TimeQuest Timing Analyzer report for rgb2vga
Sat Oct 24 00:54:26 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 59. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 65. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; rgb2vga                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; rgb2vga.out.sdc ; OK     ; Sat Oct 24 00:54:23 2015 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.682 ; 25.2 MHz   ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 8.730  ; 114.55 MHz ; 1.091 ; 5.456  ; 50.00      ; 55        ; 126         ; 45.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 70.59 MHz  ; 70.59 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 123.0 MHz  ; 123.0 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 168.95 MHz ; 168.95 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.600  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.811  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.515 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.294 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 5.739 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.925 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.097  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.117  ; 0.000         ;
; CLOCK_50                                             ; 9.835  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.591 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+-------+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.600 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 8.062      ;
; 0.605 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 8.057      ;
; 0.644 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 8.020      ;
; 0.669 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.993      ;
; 0.674 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.988      ;
; 0.713 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 7.951      ;
; 0.715 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.950      ;
; 0.733 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 7.907      ;
; 0.780 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.882      ;
; 0.784 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.881      ;
; 0.828 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.832      ;
; 0.831 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.831      ;
; 0.836 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.826      ;
; 0.838 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 7.802      ;
; 0.849 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.813      ;
; 0.871 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.791      ;
; 0.875 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 7.789      ;
; 0.876 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.786      ;
; 0.881 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.781      ;
; 0.894 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.766      ;
; 0.895 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 7.745      ;
; 0.897 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.763      ;
; 0.920 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 7.744      ;
; 0.940 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.722      ;
; 0.946 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.719      ;
; 0.961 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.704      ;
; 0.963 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.697      ;
; 0.991 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.674      ;
; 0.996 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 7.644      ;
; 1.011 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.651      ;
; 1.030 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.635      ;
; 1.056 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.606      ;
; 1.059 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.601      ;
; 1.102 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.560      ;
; 1.104 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.556      ;
; 1.125 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.535      ;
; 1.147 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.515      ;
; 1.149 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.088     ; 7.488      ;
; 1.163 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.066     ; 7.496      ;
; 1.168 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.066     ; 7.491      ;
; 1.170 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.490      ;
; 1.192 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.473      ;
; 1.207 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.064     ; 7.454      ;
; 1.234 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.428      ;
; 1.237 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.428      ;
; 1.239 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.423      ;
; 1.253 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.409      ;
; 1.278 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 7.386      ;
; 1.278 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.384      ;
; 1.320 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.087     ; 7.318      ;
; 1.322 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.340      ;
; 1.334 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.326      ;
; 1.339 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.321      ;
; 1.343 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.066     ; 7.316      ;
; 1.343 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 7.314      ;
; 1.349 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.316      ;
; 1.377 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.066     ; 7.282      ;
; 1.378 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.284      ;
; 1.398 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.068     ; 7.259      ;
; 1.414 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.248      ;
; 1.417 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.252      ;
; 1.417 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.252      ;
; 1.417 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.252      ;
; 1.417 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.252      ;
; 1.417 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.252      ;
; 1.439 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.221      ;
; 1.449 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 7.214      ;
; 1.452 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.208      ;
; 1.457 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.203      ;
; 1.460 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.209      ;
; 1.460 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.209      ;
; 1.460 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.209      ;
; 1.460 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.209      ;
; 1.460 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.209      ;
; 1.472 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.085     ; 7.168      ;
; 1.473 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.189      ;
; 1.484 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.178      ;
; 1.496 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.166      ;
; 1.514 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.146      ;
; 1.514 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.067     ; 7.144      ;
; 1.515 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.147      ;
; 1.528 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.132      ;
; 1.529 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.063     ; 7.133      ;
; 1.548 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.112      ;
; 1.563 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.106      ;
; 1.563 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.106      ;
; 1.563 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.106      ;
; 1.563 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.106      ;
; 1.563 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.106      ;
; 1.567 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 7.096      ;
; 1.574 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.067     ; 7.084      ;
; 1.595 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.087     ; 7.043      ;
; 1.595 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.060     ; 7.070      ;
; 1.625 ; sdram:dram|SdrRoutineSeq[0]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.044      ;
; 1.625 ; sdram:dram|SdrRoutineSeq[0]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.044      ;
; 1.625 ; sdram:dram|SdrRoutineSeq[0]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.044      ;
; 1.625 ; sdram:dram|SdrRoutineSeq[0]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.044      ;
; 1.625 ; sdram:dram|SdrRoutineSeq[0]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.044      ;
; 1.632 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.065     ; 7.028      ;
; 1.635 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[21]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.034      ;
+-------+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.811 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.849      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 2.890 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.770      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.127 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.535      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.163 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 6.835      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.206 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.456      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.311 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.349      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.314 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.346      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.477 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.523      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.625 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.037      ;
; 3.628 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.034      ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                     ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 25.515 ; vgaout:vgaout|pixel[2]     ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 8.732      ;
; 25.653 ; vgaout:vgaout|barcolor[2]  ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 8.594      ;
; 27.647 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.946     ;
; 27.821 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.772     ;
; 27.826 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.767     ;
; 27.845 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 11.774     ;
; 27.846 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.747     ;
; 27.850 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.743     ;
; 27.856 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.737     ;
; 27.951 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.642     ;
; 27.952 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.641     ;
; 27.990 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.603     ;
; 27.997 ; vgaout:vgaout|barcolor[9]  ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 6.250      ;
; 28.024 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.569     ;
; 28.029 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.564     ;
; 28.048 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 11.571     ;
; 28.049 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.544     ;
; 28.059 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.534     ;
; 28.113 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.480     ;
; 28.113 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.480     ;
; 28.120 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 11.499     ;
; 28.154 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.439     ;
; 28.155 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.438     ;
; 28.182 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 11.437     ;
; 28.193 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.400     ;
; 28.249 ; vgaout:vgaout|pixel[9]     ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.998      ;
; 28.316 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.277     ;
; 28.316 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.277     ;
; 28.323 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 11.296     ;
; 28.363 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 11.255     ;
; 28.385 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 11.234     ;
; 28.437 ; vgaout:vgaout|barcolor[6]  ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.810      ;
; 28.451 ; vgaout:vgaout|barcolor[7]  ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.425     ; 5.786      ;
; 28.463 ; vgaout:vgaout|barcolor[4]  ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.410     ; 5.789      ;
; 28.463 ; vgaout:vgaout|barcolor[5]  ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.784      ;
; 28.509 ; vgaout:vgaout|barcolor[10] ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.738      ;
; 28.529 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 11.083     ;
; 28.537 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 11.081     ;
; 28.542 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 11.076     ;
; 28.559 ; vgaout:vgaout|pixel[7]     ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.688      ;
; 28.560 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 11.033     ;
; 28.562 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 11.056     ;
; 28.572 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 11.046     ;
; 28.580 ; vgaout:vgaout|pixel[5]     ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.667      ;
; 28.660 ; vgaout:vgaout|pixel[6]     ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.587      ;
; 28.667 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.951     ;
; 28.668 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.950     ;
; 28.706 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.912     ;
; 28.747 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.845     ;
; 28.763 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.830     ;
; 28.804 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 10.808     ;
; 28.825 ; vgaout:vgaout|barcolor[8]  ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.422      ;
; 28.829 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.789     ;
; 28.829 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.789     ;
; 28.866 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.065     ; 10.746     ;
; 28.899 ; vgaout:vgaout|pixel[10]    ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.348      ;
; 28.908 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.685     ;
; 28.921 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.671     ;
; 28.926 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.666     ;
; 28.945 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.673     ;
; 28.946 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.646     ;
; 28.956 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.636     ;
; 29.023 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.569     ;
; 29.051 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.541     ;
; 29.052 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.540     ;
; 29.082 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.511     ;
; 29.087 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.506     ;
; 29.090 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.502     ;
; 29.106 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 10.513     ;
; 29.107 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.486     ;
; 29.117 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.476     ;
; 29.179 ; vgaout:vgaout|pixel[3]     ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 5.068      ;
; 29.197 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.395     ;
; 29.202 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.390     ;
; 29.212 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.381     ;
; 29.213 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.379     ;
; 29.213 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.379     ;
; 29.213 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.380     ;
; 29.220 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.398     ;
; 29.221 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.397     ;
; 29.222 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.370     ;
; 29.230 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.363     ;
; 29.232 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.360     ;
; 29.251 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.342     ;
; 29.271 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.322     ;
; 29.276 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.342     ;
; 29.282 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.059     ; 10.336     ;
; 29.310 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.089     ; 10.278     ;
; 29.327 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.265     ;
; 29.328 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.264     ;
; 29.349 ; vgaout:vgaout|pixel[4]     ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.415     ; 4.898      ;
; 29.366 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.085     ; 10.226     ;
; 29.374 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.219     ;
; 29.374 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.219     ;
; 29.381 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 10.238     ;
; 29.404 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.189     ;
; 29.409 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.184     ;
; 29.428 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.058     ; 10.191     ;
; 29.429 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.164     ;
; 29.439 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.084     ; 10.154     ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.294 ; genlock:genlock|col_number[8]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 0.867      ;
; 0.297 ; genlock:genlock|col_number[5]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 0.870      ;
; 0.303 ; genlock:genlock|col_number[2]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 0.876      ;
; 0.307 ; genlock:genlock|col_number[2]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.874      ;
; 0.312 ; genlock:genlock|col_number[5]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.879      ;
; 0.313 ; sdram:dram|colLoadNr[1]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.882      ;
; 0.316 ; sdram:dram|colLoadNr[3]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.885      ;
; 0.317 ; sdram:dram|colLoadNr[9]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.886      ;
; 0.328 ; genlock:genlock|col_number[4]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 0.901      ;
; 0.330 ; genlock:genlock|col_number[4]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.897      ;
; 0.330 ; genlock:genlock|col_number[6]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.897      ;
; 0.330 ; genlock:genlock|col_number[9]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 0.903      ;
; 0.334 ; genlock:genlock|col_number[9]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.901      ;
; 0.338 ; genlock:genlock|\process_a:p_pixel[7]                                                                ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 0.902      ;
; 0.344 ; sdram:dram|colLoadNr[7]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.913      ;
; 0.348 ; sdram:dram|colLoadNr[8]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.917      ;
; 0.358 ; sdram:dram|SdrBa0                                                                                    ; sdram:dram|SdrBa0                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:dram|SdrBa1                                                                                    ; sdram:dram|SdrBa1                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|row_number[0]                                                                        ; genlock:genlock|row_number[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|load_req                                                                               ; vgaout:vgaout|load_req                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|artifact_mode                                                                        ; genlock:genlock|artifact_mode                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[1]                                                          ; genlock:genlock|\channel_green:green_adc[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[6]                                                          ; genlock:genlock|\channel_green:green_adc[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[4]                                                          ; genlock:genlock|\channel_green:green_adc[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[5]                                                          ; genlock:genlock|\channel_green:green_adc[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[3]                                                          ; genlock:genlock|\channel_green:green_adc[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[0]                                                          ; genlock:genlock|\channel_green:green_adc[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_green:green_adc[2]                                                          ; genlock:genlock|\channel_green:green_adc[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_red:red_adc[4]                                                              ; genlock:genlock|\channel_red:red_adc[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_red:red_adc[5]                                                              ; genlock:genlock|\channel_red:red_adc[5]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[1]                                                            ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[0]                                                            ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[4]                                                            ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[5]                                                            ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[6]                                                            ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[3]                                                            ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:genlock|\channel_blue:blue_adc[2]                                                            ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; genlock:genlock|column[0]                                                                            ; genlock:genlock|column[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:dram|colLoadNr[0]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.928      ;
; 0.359 ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[6]                                                              ; genlock:genlock|\channel_red:red_adc[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[0]                                                              ; genlock:genlock|\channel_red:red_adc[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[3]                                                              ; genlock:genlock|\channel_red:red_adc[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[1]                                                              ; genlock:genlock|\channel_red:red_adc[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:genlock|\channel_red:red_adc[2]                                                              ; genlock:genlock|\channel_red:red_adc[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sdram:dram|colLoadNr[5]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.929      ;
; 0.361 ; genlock:genlock|vcount[0]                                                                            ; genlock:genlock|vcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sdram:dram|SdrAddress[0]                                                                             ; sdram:dram|SdrAddress[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; genlock:genlock|hcount[0]                                                                            ; genlock:genlock|hcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; sdram:dram|colLoadNr[2]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.932      ;
; 0.365 ; genlock:genlock|\process_a:p_pixel[8]                                                                ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 0.929      ;
; 0.374 ; sdram:dram|curRow[9]                                                                                 ; sdram:dram|SdrAddress[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sdram:dram|curRow[4]                                                                                 ; sdram:dram|SdrAddress[13]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.389 ; sdram:dram|colStoreNr[9]                                                                             ; sdram:dram|colStoreNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.610      ;
; 0.391 ; genlock:genlock|hcount[5]                                                                            ; genlock:genlock|hcount[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sdram:dram|colLoadNr[9]                                                                              ; sdram:dram|colLoadNr[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.610      ;
; 0.397 ; sdram:dram|SdrRoutineSeq[11]                                                                         ; sdram:dram|SdrRoutineSeq[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.615      ;
; 0.402 ; sdram:dram|SdrRoutine.SdrRoutine_StoreRow                                                            ; sdram:dram|rowStoreAck                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.620      ;
; 0.419 ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                ; sdram:dram|SdrRoutine.SdrRoutine_LoadRow                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.637      ;
; 0.480 ; sdram:dram|curRow[0]                                                                                 ; sdram:dram|SdrAddress[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.698      ;
; 0.519 ; genlock:genlock|col_number[7]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 1.092      ;
; 0.521 ; sdram:dram|colLoadNr[6]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 1.090      ;
; 0.531 ; genlock:genlock|col_number[8]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 1.098      ;
; 0.546 ; sdram:dram|pixelOut[2]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.379      ; 1.112      ;
; 0.547 ; sdram:dram|refreshDelayCounter[11]                                                                   ; sdram:dram|refreshDelayCounter[11]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.766      ;
; 0.548 ; sdram:dram|refreshDelayCounter[1]                                                                    ; sdram:dram|refreshDelayCounter[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; sdram:dram|refreshDelayCounter[23]                                                                   ; sdram:dram|refreshDelayCounter[23]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; sdram:dram|refreshDelayCounter[17]                                                                   ; sdram:dram|refreshDelayCounter[17]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; sdram:dram|refreshDelayCounter[13]                                                                   ; sdram:dram|refreshDelayCounter[13]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; sdram:dram|pixelOut[5]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.379      ; 1.116      ;
; 0.550 ; sdram:dram|colLoadNr[4]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 1.119      ;
; 0.550 ; sdram:dram|refreshDelayCounter[12]                                                                   ; sdram:dram|refreshDelayCounter[12]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; sdram:dram|refreshDelayCounter[5]                                                                    ; sdram:dram|refreshDelayCounter[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; sdram:dram|refreshDelayCounter[21]                                                                   ; sdram:dram|refreshDelayCounter[21]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; sdram:dram|refreshDelayCounter[8]                                                                    ; sdram:dram|refreshDelayCounter[8]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.555 ; sdram:dram|curRow[2]                                                                                 ; sdram:dram|SdrAddress[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.773      ;
; 0.558 ; genlock:genlock|vcount[10]                                                                           ; genlock:genlock|vcount[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; genlock:genlock|vcount[11]                                                                           ; genlock:genlock|vcount[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; genlock:genlock|vcount[12]                                                                           ; genlock:genlock|vcount[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; genlock:genlock|vcount[13]                                                                           ; genlock:genlock|vcount[13]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; sdram:dram|pixelOut[7]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.379      ; 1.126      ;
; 0.562 ; genlock:genlock|col_number[3]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 1.129      ;
; 0.568 ; sdram:dram|colStoreNr[1]                                                                             ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.306      ; 1.061      ;
; 0.570 ; sdram:dram|colStoreNr[8]                                                                             ; sdram:dram|colStoreNr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram:dram|colStoreNr[1]                                                                             ; sdram:dram|colStoreNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:genlock|vcount[4]                                                                            ; genlock:genlock|vcount[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram:dram|colLoadNr[3]                                                                              ; sdram:dram|colLoadNr[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; genlock:genlock|hcount[2]                                                                            ; genlock:genlock|hcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; sdram:dram|colStoreNr[6]                                                                             ; sdram:dram|colStoreNr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; genlock:genlock|column[4]                                                                            ; genlock:genlock|column[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; sdram:dram|colLoadNr[5]                                                                              ; sdram:dram|colLoadNr[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; sdram:dram|colLoadNr[1]                                                                              ; sdram:dram|colLoadNr[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; sdram:dram|colStoreNr[5]                                                                             ; sdram:dram|colStoreNr[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram:dram|colStoreNr[3]                                                                             ; sdram:dram|colStoreNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; genlock:genlock|column[3]                                                                            ; genlock:genlock|column[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; genlock:genlock|vcount[6]                                                                            ; genlock:genlock|vcount[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; genlock:genlock|vcount[8]                                                                            ; genlock:genlock|vcount[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.791      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; input_detect:input_detect|video_active           ; input_detect:input_detect|video_active           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:horsync    ; input_detect:input_detect|\horizontal:horsync    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hpeak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hpeak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.379 ; input_detect:input_detect|\horizontal:hcount[21] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.549 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.557 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.559 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; input_detect:input_detect|\horizontal:hcount[20] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.568 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.833 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.056      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.056      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.058      ;
; 0.841 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.847 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.849 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; input_detect:input_detect|\horizontal:hcount[20] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.855 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hpeak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.074      ;
; 0.934 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.153      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.156      ;
; 0.937 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.156      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.155      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.157      ;
; 0.943 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.950 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hpeak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.951 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.168      ;
; 0.951 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.170      ;
; 0.951 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.168      ;
; 0.952 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.170      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.170      ;
; 0.955 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.959 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.961 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.982 ; HSYNC                                            ; input_detect:input_detect|\horizontal:horsync    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.570      ;
; 1.046 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.265      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vgaout:vgaout|\bar:posy[2]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posy[1]  ; vgaout:vgaout|\bar:posy[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[1]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[2]  ; vgaout:vgaout|\bar:posx[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[3]  ; vgaout:vgaout|\bar:posx[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[4]  ; vgaout:vgaout|\bar:posx[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[5]  ; vgaout:vgaout|\bar:posx[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[6]  ; vgaout:vgaout|\bar:posx[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[7]  ; vgaout:vgaout|\bar:posx[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[8]  ; vgaout:vgaout|\bar:posx[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[9]  ; vgaout:vgaout|\bar:posx[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:vgaout|\bar:posx[10] ; vgaout:vgaout|\bar:posx[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|vcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|vcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[5]     ; vgaout:vgaout|vcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|vcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[8]     ; vgaout:vgaout|vcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.364 ; vgaout:vgaout|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.313      ; 0.864      ;
; 0.370 ; vgaout:vgaout|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.871      ;
; 0.374 ; vgaout:vgaout|hsync         ; vgaout:vgaout|barcolor[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.592      ;
; 0.376 ; vgaout:vgaout|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.313      ; 0.876      ;
; 0.389 ; vgaout:vgaout|hcount[13]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.392 ; vgaout:vgaout|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.893      ;
; 0.399 ; vgaout:vgaout|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.900      ;
; 0.400 ; vgaout:vgaout|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.901      ;
; 0.407 ; vgaout:vgaout|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.313      ; 0.907      ;
; 0.412 ; vgaout:vgaout|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.913      ;
; 0.570 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.793      ;
; 0.588 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.610 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.829      ;
; 0.634 ; vgaout:vgaout|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.135      ;
; 0.710 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.928      ;
; 0.711 ; vgaout:vgaout|hcount[0]     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 1.218      ;
; 0.835 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.055      ;
; 0.844 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.854 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.074      ;
; 0.858 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.080      ;
; 0.876 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.095      ;
; 0.877 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.878 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.098      ;
; 0.879 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.098      ;
; 0.939 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.159      ;
; 0.954 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.173      ;
; 0.956 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.176      ;
; 0.965 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.185      ;
; 0.970 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|col_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.194      ;
; 0.971 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.190      ;
; 0.975 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|col_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.199      ;
; 0.975 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.194      ;
; 0.977 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.196      ;
; 0.983 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|col_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.207      ;
; 0.989 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|col_number[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.213      ;
; 0.989 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 0.989 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.208      ;
; 0.990 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.991 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.210      ;
; 0.994 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.213      ;
; 0.995 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|col_number[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.219      ;
; 1.004 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|col_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.228      ;
; 1.006 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|col_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.230      ;
; 1.031 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.255      ;
; 1.033 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.257      ;
; 1.034 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.258      ;
; 1.051 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.269      ;
; 1.060 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.304      ;
; 1.067 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.286      ;
; 1.068 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.287      ;
; 1.085 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.306      ;
; 1.087 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.306      ;
; 1.089 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.308      ;
; 1.100 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.319      ;
; 1.103 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.322      ;
; 1.103 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.322      ;
; 1.109 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.328      ;
; 1.139 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.357      ;
; 1.143 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.362      ;
; 1.147 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.366      ;
; 1.158 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.381      ;
; 1.160 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.383      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                             ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.739 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 2.925      ;
; 5.739 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 2.925      ;
; 5.739 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 2.925      ;
; 5.739 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 2.925      ;
; 5.739 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 2.925      ;
; 6.258 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 2.391      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.426 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 2.237      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.731 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 1.936      ;
; 6.898 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 1.771      ;
; 7.369 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.062     ; 1.294      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                              ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.925 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.144      ;
; 1.436 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 1.660      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.555 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.778      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 1.863 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 2.081      ;
; 2.037 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.242      ;
; 2.533 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.785      ;
; 2.533 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.785      ;
; 2.533 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.785      ;
; 2.533 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.785      ;
; 2.533 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.785      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.097 ; 4.327        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.097 ; 4.327        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.097 ; 4.327        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.100 ; 4.330        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.100 ; 4.330        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.100 ; 4.330        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.103 ; 4.333        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux54_rtl_0|altsyncram_0201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0]     ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1]     ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]     ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[0]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[1]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[2]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[3]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[4]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[5]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[6]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[7]                                                                    ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[8]                                                                    ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|Mux34~3_OTERM1                                                                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[4]                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[5]                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[0]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[1]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[2]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[3]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[4]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[5]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[6]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[7]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[8]                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[0]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[1]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[2]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[0]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[2]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[3]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[5]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[7]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[8]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|artifact_mode                                                                            ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[0]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[10]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[11]                                                                               ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[1]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[2]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[3]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[4]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[5]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[6]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[7]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[8]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[9]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|front_porch[6]                                                                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|hcount[0]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|hcount[1]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|hcount[2]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|hcount[3]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|hcount[4]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|hcount[5]                                                                                ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_a[8]~2                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[0]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[1]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[2]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[3]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[4]                                                                             ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[5]                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:horsync|clk                                       ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                      ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                      ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                      ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                      ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|video_active|clk                                              ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                    ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                    ;
; 4.372 ; 4.372        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.591 ; 19.821       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[0]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[1]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[2]                                                                               ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[1]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[7]                                                                                ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hsync                                                                                      ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[0]                                                                                   ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[0]                                                                              ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[0]                                                                                  ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videov                                                                                     ;
; 19.593 ; 19.809       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vsync                                                                                      ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[0]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[10]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[1]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[2]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[3]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[4]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[5]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[6]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[7]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[8]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[9]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[10]                                                                               ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[2]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[3]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[4]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[5]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[6]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[8]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[9]                                                                                ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[1]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[2]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[3]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[4]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[5]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[6]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[7]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[8]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[9]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[0]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[10]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[11]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[12]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[13]                                                                                 ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[1]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[2]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[3]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[4]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[5]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[6]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[7]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[8]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[9]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[10]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[2]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[3]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[4]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[5]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[6]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[7]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[8]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[9]                                                                                   ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[1]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[2]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[3]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[4]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[5]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[6]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[7]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[8]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[9]                                                                              ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[1]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[2]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[3]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[4]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[5]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[6]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[7]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[8]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[9]                                                                                  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videoh                                                                                     ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 5.066 ; 5.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 6.394 ; 6.448 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; 6.056 ; 6.582 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 3.879 ; 4.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; 2.956 ; 3.444 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; 3.411 ; 3.896 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; 4.107 ; 4.582 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; 5.323 ; 5.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; 3.074 ; 3.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; 5.916 ; 6.458 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -3.139 ; -3.618 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.617 ; -1.690 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; -4.026 ; -4.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; -3.072 ; -3.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; -2.148 ; -2.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; -2.599 ; -3.042 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; -2.009 ; -2.560 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; -2.032 ; -2.504 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; -1.774 ; -2.213 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; -1.534 ; -1.936 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 8.539 ; 9.512 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 5.663 ; 5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 6.438 ; 6.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 6.298 ; 6.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 6.482 ; 6.590 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 6.456 ; 6.576 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 5.038 ; 5.146 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 5.927 ; 6.202 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 6.912 ; 7.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 6.241 ; 6.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 5.141 ; 5.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.840 ; 8.783 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 4.853 ; 5.007 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 5.008 ; 5.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 5.473 ; 5.769 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 5.598 ; 5.703 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 5.628 ; 5.796 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.492 ; 4.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 4.704 ; 4.918 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 5.981 ; 6.104 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 5.200 ; 5.466 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 4.591 ; 4.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 79.63 MHz  ; 79.63 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 137.8 MHz  ; 137.8 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 187.41 MHz ; 187.41 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.473  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.394  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 27.124 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.284 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.001 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.835 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.106  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.112  ; 0.000         ;
; CLOCK_50                                             ; 9.817  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.589 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+-------+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.473 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 7.197      ;
; 1.478 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 7.192      ;
; 1.510 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 7.161      ;
; 1.546 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 7.124      ;
; 1.551 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 7.119      ;
; 1.572 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 7.099      ;
; 1.583 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 7.088      ;
; 1.591 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 7.058      ;
; 1.626 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 7.043      ;
; 1.631 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 7.036      ;
; 1.645 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 7.026      ;
; 1.662 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 6.987      ;
; 1.674 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.996      ;
; 1.688 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.982      ;
; 1.693 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.977      ;
; 1.699 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.970      ;
; 1.704 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.963      ;
; 1.709 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.958      ;
; 1.715 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.955      ;
; 1.720 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.950      ;
; 1.725 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.946      ;
; 1.733 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 6.916      ;
; 1.752 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.919      ;
; 1.765 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.902      ;
; 1.766 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.904      ;
; 1.776 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.895      ;
; 1.787 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.884      ;
; 1.814 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.857      ;
; 1.827 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 6.822      ;
; 1.841 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.828      ;
; 1.846 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.821      ;
; 1.855 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.816      ;
; 1.868 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.801      ;
; 1.873 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.794      ;
; 1.907 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.760      ;
; 1.908 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.762      ;
; 1.916 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.754      ;
; 1.951 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.716      ;
; 1.958 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.709      ;
; 1.963 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.704      ;
; 1.964 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 6.682      ;
; 1.995 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.673      ;
; 1.997 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.674      ;
; 2.018 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.653      ;
; 2.022 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.648      ;
; 2.027 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.643      ;
; 2.043 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.626      ;
; 2.057 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.611      ;
; 2.059 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.612      ;
; 2.074 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.593      ;
; 2.079 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.588      ;
; 2.079 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.079     ; 6.567      ;
; 2.111 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.557      ;
; 2.111 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.059     ; 6.555      ;
; 2.112 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 6.552      ;
; 2.113 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 6.551      ;
; 2.121 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.550      ;
; 2.122 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.547      ;
; 2.143 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.524      ;
; 2.169 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.507      ;
; 2.169 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.507      ;
; 2.169 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.507      ;
; 2.169 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.507      ;
; 2.169 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.507      ;
; 2.173 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.495      ;
; 2.175 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.494      ;
; 2.180 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.487      ;
; 2.206 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.461      ;
; 2.207 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.469      ;
; 2.207 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.469      ;
; 2.207 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.469      ;
; 2.207 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.469      ;
; 2.207 ; sdram:dram|SdrRoutineSeq[2]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.469      ;
; 2.207 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.076     ; 6.442      ;
; 2.211 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.456      ;
; 2.219 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 6.451      ;
; 2.227 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.059     ; 6.439      ;
; 2.228 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[8]~0                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 6.436      ;
; 2.243 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[3]~15                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.425      ;
; 2.245 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.423      ;
; 2.258 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.409      ;
; 2.258 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[5]~9                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.058     ; 6.409      ;
; 2.264 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.405      ;
; 2.266 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[7]~3                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.061     ; 6.398      ;
; 2.285 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.056     ; 6.384      ;
; 2.294 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.382      ;
; 2.294 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.382      ;
; 2.294 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.382      ;
; 2.294 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.382      ;
; 2.294 ; sdram:dram|SdrRoutineSeq[1]         ; sdram:dram|SdrAddress[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.049     ; 6.382      ;
; 2.305 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[2]~18                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.057     ; 6.363      ;
; 2.321 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[1]~21                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.054     ; 6.350      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[8]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[7]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[6]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[2]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
; 2.327 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrAdr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 6.345      ;
+-------+-------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.394 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.273      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.416 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.220      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.459 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.208      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.680 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.988      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.702 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.912      ; 5.935      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.745 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.923      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.874 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.793      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 3.889 ; input_detect:input_detect|\horizontal:hpeak[3] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.778      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.154 ; input_detect:input_detect|\horizontal:horsync  ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.513      ;
; 4.156 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.512      ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 27.124 ; vgaout:vgaout|pixel[2]     ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 7.504      ;
; 27.252 ; vgaout:vgaout|barcolor[2]  ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 7.376      ;
; 28.859 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.746     ;
; 28.968 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.637     ;
; 29.026 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.579     ;
; 29.035 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.570     ;
; 29.037 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.568     ;
; 29.053 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 10.575     ;
; 29.058 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.547     ;
; 29.075 ; vgaout:vgaout|barcolor[9]  ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.035     ; 5.552      ;
; 29.135 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.470     ;
; 29.144 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.461     ;
; 29.146 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.459     ;
; 29.150 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.455     ;
; 29.154 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.451     ;
; 29.162 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 10.466     ;
; 29.167 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.438     ;
; 29.179 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.426     ;
; 29.259 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.346     ;
; 29.263 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.342     ;
; 29.288 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.317     ;
; 29.289 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.316     ;
; 29.293 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.312     ;
; 29.301 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 10.327     ;
; 29.326 ; vgaout:vgaout|pixel[9]     ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 5.302      ;
; 29.352 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 10.276     ;
; 29.398 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.207     ;
; 29.402 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 10.203     ;
; 29.410 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 10.218     ;
; 29.435 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 10.192     ;
; 29.461 ; vgaout:vgaout|barcolor[6]  ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.035     ; 5.166      ;
; 29.461 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 10.167     ;
; 29.496 ; vgaout:vgaout|barcolor[7]  ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.044     ; 5.122      ;
; 29.515 ; vgaout:vgaout|barcolor[4]  ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.030     ; 5.117      ;
; 29.531 ; vgaout:vgaout|barcolor[5]  ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.035     ; 5.096      ;
; 29.599 ; vgaout:vgaout|barcolor[10] ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.035     ; 5.028      ;
; 29.601 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 10.021     ;
; 29.602 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 10.025     ;
; 29.605 ; vgaout:vgaout|pixel[7]     ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 5.023      ;
; 29.611 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 10.016     ;
; 29.613 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 10.014     ;
; 29.628 ; vgaout:vgaout|pixel[5]     ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 5.000      ;
; 29.634 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.993      ;
; 29.678 ; vgaout:vgaout|pixel[6]     ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 4.950      ;
; 29.690 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.915      ;
; 29.726 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.901      ;
; 29.730 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.897      ;
; 29.755 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.872      ;
; 29.799 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.806      ;
; 29.849 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 9.773      ;
; 29.865 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.762      ;
; 29.866 ; vgaout:vgaout|barcolor[8]  ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.035     ; 4.761      ;
; 29.869 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.758      ;
; 29.884 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.720      ;
; 29.900 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.055     ; 9.722      ;
; 29.936 ; vgaout:vgaout|pixel[10]    ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 4.692      ;
; 29.998 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.607      ;
; 30.051 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.553      ;
; 30.060 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.544      ;
; 30.062 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.542      ;
; 30.078 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.549      ;
; 30.083 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.521      ;
; 30.100 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.504      ;
; 30.145 ; vgaout:vgaout|pixel[3]     ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 4.483      ;
; 30.165 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.440      ;
; 30.174 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.431      ;
; 30.175 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.429      ;
; 30.176 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.429      ;
; 30.179 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.425      ;
; 30.192 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 9.436      ;
; 30.197 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.408      ;
; 30.204 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.400      ;
; 30.210 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.395      ;
; 30.266 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.361      ;
; 30.267 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.337      ;
; 30.276 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.328      ;
; 30.278 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.326      ;
; 30.289 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.316      ;
; 30.293 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.312      ;
; 30.294 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.333      ;
; 30.299 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.305      ;
; 30.307 ; vgaout:vgaout|pixel[4]     ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 4.321      ;
; 30.314 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.290      ;
; 30.318 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.286      ;
; 30.318 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.287      ;
; 30.320 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.285      ;
; 30.326 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.301      ;
; 30.373 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.077     ; 9.227      ;
; 30.377 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 9.250      ;
; 30.377 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.228      ;
; 30.386 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.219      ;
; 30.388 ; vgaout:vgaout|barcolor[3]  ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -3.034     ; 4.240      ;
; 30.388 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.217      ;
; 30.391 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.213      ;
; 30.395 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.209      ;
; 30.404 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.049     ; 9.224      ;
; 30.409 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.196      ;
; 30.420 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.073     ; 9.184      ;
; 30.428 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.177      ;
; 30.432 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.072     ; 9.173      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.284 ; genlock:genlock|col_number[8]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 0.797      ;
; 0.287 ; genlock:genlock|col_number[5]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 0.800      ;
; 0.292 ; genlock:genlock|col_number[2]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 0.805      ;
; 0.296 ; genlock:genlock|col_number[2]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 0.804      ;
; 0.300 ; genlock:genlock|col_number[5]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 0.808      ;
; 0.306 ; sdram:dram|colLoadNr[1]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.816      ;
; 0.309 ; sdram:dram|colLoadNr[3]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.819      ;
; 0.310 ; sdram:dram|colLoadNr[9]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.820      ;
; 0.312 ; sdram:dram|SdrBa0                                                                                    ; sdram:dram|SdrBa0                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:dram|SdrBa1                                                                                    ; sdram:dram|SdrBa1                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|row_number[0]                                                                        ; genlock:genlock|row_number[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_red:red_adc[4]                                                              ; genlock:genlock|\channel_red:red_adc[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_red:red_adc[5]                                                              ; genlock:genlock|\channel_red:red_adc[5]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[1]                                                            ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[0]                                                            ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[4]                                                            ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[5]                                                            ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[6]                                                            ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[3]                                                            ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:genlock|\channel_blue:blue_adc[2]                                                            ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; genlock:genlock|column[0]                                                                            ; genlock:genlock|column[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|load_req                                                                               ; vgaout:vgaout|load_req                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|artifact_mode                                                                        ; genlock:genlock|artifact_mode                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[6]                                                              ; genlock:genlock|\channel_red:red_adc[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[0]                                                              ; genlock:genlock|\channel_red:red_adc[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[3]                                                              ; genlock:genlock|\channel_red:red_adc[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[1]                                                              ; genlock:genlock|\channel_red:red_adc[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_red:red_adc[2]                                                              ; genlock:genlock|\channel_red:red_adc[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[1]                                                          ; genlock:genlock|\channel_green:green_adc[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[6]                                                          ; genlock:genlock|\channel_green:green_adc[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[4]                                                          ; genlock:genlock|\channel_green:green_adc[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[5]                                                          ; genlock:genlock|\channel_green:green_adc[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[3]                                                          ; genlock:genlock|\channel_green:green_adc[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[0]                                                          ; genlock:genlock|\channel_green:green_adc[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:genlock|\channel_green:green_adc[2]                                                          ; genlock:genlock|\channel_green:green_adc[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.316 ; genlock:genlock|col_number[6]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 0.824      ;
; 0.316 ; genlock:genlock|col_number[4]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 0.829      ;
; 0.317 ; genlock:genlock|col_number[9]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 0.830      ;
; 0.318 ; genlock:genlock|col_number[4]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 0.826      ;
; 0.320 ; genlock:genlock|col_number[9]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 0.828      ;
; 0.320 ; genlock:genlock|vcount[0]                                                                            ; genlock:genlock|vcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; genlock:genlock|hcount[0]                                                                            ; genlock:genlock|hcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; sdram:dram|SdrAddress[0]                                                                             ; sdram:dram|SdrAddress[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.519      ;
; 0.325 ; genlock:genlock|\process_a:p_pixel[7]                                                                ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.337      ; 0.831      ;
; 0.337 ; sdram:dram|colLoadNr[7]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.847      ;
; 0.338 ; sdram:dram|colLoadNr[8]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.848      ;
; 0.341 ; sdram:dram|curRow[9]                                                                                 ; sdram:dram|SdrAddress[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sdram:dram|curRow[4]                                                                                 ; sdram:dram|SdrAddress[13]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.346 ; sdram:dram|colStoreNr[9]                                                                             ; sdram:dram|colStoreNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; genlock:genlock|hcount[5]                                                                            ; genlock:genlock|hcount[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sdram:dram|colLoadNr[0]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.859      ;
; 0.349 ; sdram:dram|colLoadNr[9]                                                                              ; sdram:dram|colLoadNr[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.547      ;
; 0.350 ; sdram:dram|colLoadNr[5]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.860      ;
; 0.351 ; sdram:dram|colLoadNr[2]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 0.861      ;
; 0.351 ; genlock:genlock|\process_a:p_pixel[8]                                                                ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.337      ; 0.857      ;
; 0.353 ; sdram:dram|SdrRoutineSeq[11]                                                                         ; sdram:dram|SdrRoutineSeq[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.551      ;
; 0.364 ; sdram:dram|SdrRoutine.SdrRoutine_StoreRow                                                            ; sdram:dram|rowStoreAck                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.563      ;
; 0.375 ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                ; sdram:dram|SdrRoutine.SdrRoutine_LoadRow                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.574      ;
; 0.433 ; sdram:dram|curRow[0]                                                                                 ; sdram:dram|SdrAddress[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.631      ;
; 0.491 ; genlock:genlock|col_number[7]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.344      ; 1.004      ;
; 0.491 ; sdram:dram|refreshDelayCounter[11]                                                                   ; sdram:dram|refreshDelayCounter[11]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; sdram:dram|refreshDelayCounter[1]                                                                    ; sdram:dram|refreshDelayCounter[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; sdram:dram|refreshDelayCounter[23]                                                                   ; sdram:dram|refreshDelayCounter[23]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; sdram:dram|refreshDelayCounter[17]                                                                   ; sdram:dram|refreshDelayCounter[17]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; sdram:dram|refreshDelayCounter[13]                                                                   ; sdram:dram|refreshDelayCounter[13]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.692      ;
; 0.495 ; sdram:dram|refreshDelayCounter[12]                                                                   ; sdram:dram|refreshDelayCounter[12]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; sdram:dram|refreshDelayCounter[5]                                                                    ; sdram:dram|refreshDelayCounter[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; sdram:dram|refreshDelayCounter[21]                                                                   ; sdram:dram|refreshDelayCounter[21]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sdram:dram|colLoadNr[6]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.341      ; 1.007      ;
; 0.497 ; sdram:dram|refreshDelayCounter[8]                                                                    ; sdram:dram|refreshDelayCounter[8]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; sdram:dram|curRow[2]                                                                                 ; sdram:dram|SdrAddress[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.697      ;
; 0.502 ; genlock:genlock|vcount[13]                                                                           ; genlock:genlock|vcount[13]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; genlock:genlock|vcount[11]                                                                           ; genlock:genlock|vcount[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; genlock:genlock|vcount[10]                                                                           ; genlock:genlock|vcount[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; genlock:genlock|vcount[12]                                                                           ; genlock:genlock|vcount[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; genlock:genlock|col_number[8]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 1.012      ;
; 0.512 ; sdram:dram|colStoreNr[8]                                                                             ; sdram:dram|colStoreNr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; sdram:dram|colStoreNr[1]                                                                             ; sdram:dram|colStoreNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; sdram:dram|colLoadNr[3]                                                                              ; sdram:dram|colLoadNr[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; genlock:genlock|hcount[2]                                                                            ; genlock:genlock|hcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; sdram:dram|colStoreNr[6]                                                                             ; sdram:dram|colStoreNr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; genlock:genlock|column[4]                                                                            ; genlock:genlock|column[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; genlock:genlock|vcount[4]                                                                            ; genlock:genlock|vcount[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; sdram:dram|colLoadNr[5]                                                                              ; sdram:dram|colLoadNr[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; genlock:genlock|column[3]                                                                            ; genlock:genlock|column[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; sdram:dram|colLoadNr[6]                                                                              ; sdram:dram|colLoadNr[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; sdram:dram|colLoadNr[1]                                                                              ; sdram:dram|colLoadNr[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.714      ;
; 0.515 ; sdram:dram|colStoreNr[5]                                                                             ; sdram:dram|colStoreNr[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:dram|colStoreNr[3]                                                                             ; sdram:dram|colStoreNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; genlock:genlock|column[2]                                                                            ; genlock:genlock|column[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; genlock:genlock|vcount[2]                                                                            ; genlock:genlock|vcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; genlock:genlock|column[6]                                                                            ; genlock:genlock|column[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; genlock:genlock|vcount[6]                                                                            ; genlock:genlock|vcount[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; genlock:genlock|vcount[8]                                                                            ; genlock:genlock|vcount[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; sdram:dram|colLoadNr[7]                                                                              ; sdram:dram|colLoadNr[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.714      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; input_detect:input_detect|video_active           ; input_detect:input_detect|video_active           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:horsync    ; input_detect:input_detect|\horizontal:horsync    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hpeak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hpeak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; input_detect:input_detect|\horizontal:hcount[21] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.493 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; input_detect:input_detect|\horizontal:hcount[20] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.738 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.937      ;
; 0.739 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.740 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.744 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.746 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.948      ;
; 0.751 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; input_detect:input_detect|\horizontal:hcount[20] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.759 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.762 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.766 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hpeak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.827 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.026      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.830 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.028      ;
; 0.830 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.029      ;
; 0.831 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.030      ;
; 0.831 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.030      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.033      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.034      ;
; 0.836 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.035      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.037      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.037      ;
; 0.840 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.039      ;
; 0.840 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.039      ;
; 0.842 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.846 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.847 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.847 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.852 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.855 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.858 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hpeak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.923 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.122      ;
; 0.924 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.123      ;
; 0.926 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.124      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; vgaout:vgaout|\bar:posy[2]                                                      ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posy[1]                                                      ; vgaout:vgaout|\bar:posy[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posy[0]                                                      ; vgaout:vgaout|\bar:posy[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[0]                                                      ; vgaout:vgaout|\bar:posx[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[1]                                                      ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[2]                                                      ; vgaout:vgaout|\bar:posx[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:vgaout|\bar:posx[3]                                                      ; vgaout:vgaout|\bar:posx[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[0]                                                         ; vgaout:vgaout|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[1]                                                         ; vgaout:vgaout|vcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[3]                                                         ; vgaout:vgaout|vcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[4]                                                         ; vgaout:vgaout|vcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[5]                                                         ; vgaout:vgaout|vcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[7]                                                         ; vgaout:vgaout|vcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[8]                                                         ; vgaout:vgaout|vcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|vcount[9]                                                         ; vgaout:vgaout|vcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[4]                                                      ; vgaout:vgaout|\bar:posx[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[5]                                                      ; vgaout:vgaout|\bar:posx[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[6]                                                      ; vgaout:vgaout|\bar:posx[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[7]                                                      ; vgaout:vgaout|\bar:posx[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[8]                                                      ; vgaout:vgaout|\bar:posx[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[9]                                                      ; vgaout:vgaout|\bar:posx[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:vgaout|\bar:posx[10]                                                     ; vgaout:vgaout|\bar:posx[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.339 ; vgaout:vgaout|hsync                                                             ; vgaout:vgaout|barcolor[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.347 ; vgaout:vgaout|hcount[13]                                                        ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.545      ;
; 0.360 ; vgaout:vgaout|col_number[9]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.805      ;
; 0.363 ; vgaout:vgaout|col_number[6]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.808      ;
; 0.371 ; vgaout:vgaout|col_number[8]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.816      ;
; 0.385 ; vgaout:vgaout|col_number[1]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.830      ;
; 0.389 ; vgaout:vgaout|col_number[2]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.834      ;
; 0.396 ; vgaout:vgaout|col_number[4]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.841      ;
; 0.400 ; vgaout:vgaout|col_number[5]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.845      ;
; 0.408 ; vgaout:vgaout|col_number[3]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 0.853      ;
; 0.513 ; vgaout:vgaout|hcount[12]                                                        ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; vgaout:vgaout|hcount[10]                                                        ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; vgaout:vgaout|hcount[11]                                                        ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; vgaout:vgaout|hcount[3]                                                         ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.713      ;
; 0.517 ; vgaout:vgaout|hcount[6]                                                         ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.715      ;
; 0.530 ; vgaout:vgaout|hcount[4]                                                         ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; vgaout:vgaout|hcount[2]                                                         ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.533 ; vgaout:vgaout|hcount[7]                                                         ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.731      ;
; 0.548 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.746      ;
; 0.608 ; vgaout:vgaout|col_number[7]                                                     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 1.053      ;
; 0.633 ; vgaout:vgaout|vcount[0]                                                         ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.831      ;
; 0.677 ; vgaout:vgaout|hcount[0]                                                         ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.127      ;
; 0.759 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; vgaout:vgaout|hcount[11]                                                        ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; vgaout:vgaout|hcount[3]                                                         ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.958      ;
; 0.762 ; vgaout:vgaout|hcount[12]                                                        ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; vgaout:vgaout|hcount[10]                                                        ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.961      ;
; 0.766 ; vgaout:vgaout|hcount[6]                                                         ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.964      ;
; 0.770 ; vgaout:vgaout|vcount[9]                                                         ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; vgaout:vgaout|hcount[10]                                                        ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.968      ;
; 0.775 ; vgaout:vgaout|vcount[1]                                                         ; vgaout:vgaout|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.974      ;
; 0.779 ; vgaout:vgaout|hcount[2]                                                         ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.977      ;
; 0.781 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.979      ;
; 0.786 ; vgaout:vgaout|hcount[4]                                                         ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.984      ;
; 0.786 ; vgaout:vgaout|hcount[2]                                                         ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.984      ;
; 0.788 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.986      ;
; 0.848 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; vgaout:vgaout|hcount[11]                                                        ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.047      ;
; 0.855 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; vgaout:vgaout|hcount[3]                                                         ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.054      ;
; 0.857 ; vgaout:vgaout|vcount[4]                                                         ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.056      ;
; 0.859 ; vgaout:vgaout|hcount[10]                                                        ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.057      ;
; 0.869 ; vgaout:vgaout|hcount[6]                                                         ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.067      ;
; 0.874 ; vgaout:vgaout|hcount[7]                                                         ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.072      ;
; 0.875 ; vgaout:vgaout|hcount[4]                                                         ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.073      ;
; 0.877 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.075      ;
; 0.882 ; vgaout:vgaout|hcount[2]                                                         ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.080      ;
; 0.883 ; vgaout:vgaout|vcount[9]                                                         ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.082      ;
; 0.884 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.082      ;
; 0.896 ; vgaout:vgaout|hcount[2]                                                         ; vgaout:vgaout|col_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.099      ;
; 0.898 ; vgaout:vgaout|hcount[6]                                                         ; vgaout:vgaout|col_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.101      ;
; 0.907 ; vgaout:vgaout|hcount[7]                                                         ; vgaout:vgaout|col_number[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.110      ;
; 0.908 ; vgaout:vgaout|vcount[2]                                                         ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.106      ;
; 0.911 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|col_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.114      ;
; 0.913 ; vgaout:vgaout|hcount[4]                                                         ; vgaout:vgaout|col_number[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.116      ;
; 0.921 ; vgaout:vgaout|hcount[3]                                                         ; vgaout:vgaout|col_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.124      ;
; 0.927 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|col_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.130      ;
; 0.945 ; vgaout:vgaout|hcount[3]                                                         ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.143      ;
; 0.951 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.149      ;
; 0.958 ; vgaout:vgaout|hcount[8]                                                         ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.179      ;
; 0.958 ; vgaout:vgaout|videoh                                                            ; vgaout:vgaout|pixel[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.159      ;
; 0.958 ; vgaout:vgaout|hcount[6]                                                         ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.156      ;
; 0.960 ; vgaout:vgaout|videoh                                                            ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.161      ;
; 0.961 ; vgaout:vgaout|videoh                                                            ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.162      ;
; 0.963 ; vgaout:vgaout|hcount[7]                                                         ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.161      ;
; 0.965 ; vgaout:vgaout|hcount[4]                                                         ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.163      ;
; 0.965 ; vgaout:vgaout|hcount[6]                                                         ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.163      ;
; 0.970 ; vgaout:vgaout|hcount[7]                                                         ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.168      ;
; 0.971 ; vgaout:vgaout|hcount[2]                                                         ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.169      ;
; 0.978 ; vgaout:vgaout|hcount[4]                                                         ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.176      ;
; 0.980 ; vgaout:vgaout|hcount[0]                                                         ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.178      ;
; 1.007 ; vgaout:vgaout|vcount[2]                                                         ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.205      ;
; 1.024 ; vgaout:vgaout|\bar:posx[0]                                                      ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.223      ;
; 1.031 ; vgaout:vgaout|\bar:posy[0]                                                      ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.230      ;
; 1.040 ; vgaout:vgaout|hcount[1]                                                         ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.238      ;
; 1.045 ; vgaout:vgaout|vcount[4]                                                         ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.241      ;
; 1.046 ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6] ; vgaout:vgaout|pixel[9]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.165     ; 1.025      ;
+-------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                              ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.001 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 2.671      ;
; 6.001 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 2.671      ;
; 6.001 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 2.671      ;
; 6.001 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 2.671      ;
; 6.001 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 2.671      ;
; 6.489 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.067     ; 2.169      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.638 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 2.032      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 6.936 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.052     ; 1.737      ;
; 7.071 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 1.604      ;
; 7.517 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.055     ; 1.153      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.835 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.034      ;
; 1.311 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.514      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.432 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.633      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.685 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.883      ;
; 1.856 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.042      ;
; 2.266 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.495      ;
; 2.266 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.495      ;
; 2.266 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.495      ;
; 2.266 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.495      ;
; 2.266 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.495      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.106 ; 4.336        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.106 ; 4.336        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.107 ; 4.337        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.107 ; 4.337        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0]     ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1]     ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]     ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[0]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[1]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[2]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[3]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[4]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[5]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[6]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[7]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[8]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[4]                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[0]                                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[1]                                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[2]                                                                      ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux54_rtl_0|altsyncram_0201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[2]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[7]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[8]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|artifact_mode                                                                            ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[3]                                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[4]                                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_adc[5]                                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_b[0]                                                                               ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_b[1]                                                                               ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_b[2]                                                                               ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM27                                                            ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                            ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                            ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[5]~9                                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM21                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25                                                             ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM15                                                                     ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|SdrDat[0]~en                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|SdrRoutine.SdrRoutine_LoadRow                                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|SdrRoutine.SdrRoutine_StoreRow                                                                ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram:dram|rowStoreAck                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|Mux34~3_OTERM1                                                                           ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[0]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[1]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[2]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[3]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[4]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[5]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[6]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[0]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[1]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[2]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[3]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[4]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[5]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[6]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[0]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[1]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[2]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[3]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[5]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[6]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[7]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[8]                                                                    ;
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[0]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[3]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[5]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[0]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[10]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[11]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[1]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[2]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[3]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[4]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[5]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[6]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[7]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[8]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|column[9]                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 4.218 ; 4.402        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:horsync|clk                                       ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                      ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                      ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                      ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                    ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|video_active|clk                                              ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 4.377 ; 4.377        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[10]                                                                              ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[4]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[5]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[6]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[7]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[8]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[9]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[0]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[1]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[2]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[10]                                                                               ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[2]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[3]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[4]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[5]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[6]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[7]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[8]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[9]                                                                                ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[0]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[2]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[3]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[8]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[9]                                                                                   ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[1]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[2]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[3]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[4]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[5]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[6]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[7]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[8]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[9]                                                                                  ;
; 19.589 ; 19.805       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videoh                                                                                     ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[0]                                                                               ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[1]                                                                               ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[2]                                                                               ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[3]                                                                               ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[1]                                                                                ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[1]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[2]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[3]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[4]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[6]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[7]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[0]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[10]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[11]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[12]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[13]                                                                                 ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[1]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[2]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[3]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[4]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[6]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[7]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hsync                                                                                      ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[10]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[4]                                                                                   ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[5]                                                                                   ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[6]                                                                                   ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[7]                                                                                   ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[0]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[1]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[2]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[3]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[4]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[5]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[6]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[7]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[8]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[9]                                                                              ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[0]                                                                                  ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videov                                                                                     ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vsync                                                                                      ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[5]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[8]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[9]                                                                              ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[5]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[8]                                                                                  ;
; 19.591 ; 19.807       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[9]                                                                                  ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 4.450 ; 4.839 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 5.735 ; 5.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; 5.375 ; 5.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 3.279 ; 3.626 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; 2.426 ; 2.798 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; 2.863 ; 3.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; 3.462 ; 3.854 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; 4.535 ; 4.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; 2.542 ; 2.923 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; 5.252 ; 5.569 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -2.719 ; -3.074 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.440 ; -1.529 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; -3.529 ; -3.956 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; -2.559 ; -2.918 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; -1.716 ; -2.094 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; -2.135 ; -2.467 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; -1.583 ; -2.012 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; -1.608 ; -1.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; -1.377 ; -1.732 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; -1.238 ; -1.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.667 ; 8.252 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 5.142 ; 5.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 5.861 ; 5.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 5.750 ; 5.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 5.915 ; 5.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 5.880 ; 5.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.576 ; 4.606 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 5.374 ; 5.510 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 6.301 ; 6.269 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 5.673 ; 5.777 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 4.665 ; 4.733 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.034 ; 7.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 4.410 ; 4.475 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 4.551 ; 4.549 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 4.981 ; 5.136 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 5.101 ; 5.099 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 5.105 ; 5.161 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 4.078 ; 4.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 4.258 ; 4.360 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 5.440 ; 5.440 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 4.707 ; 4.842 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 4.163 ; 4.230 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.651  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.522  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 30.043 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.142 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.956 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.507 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.113  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.148  ; 0.000         ;
; CLOCK_50                                             ; 9.588  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.593 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                           ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.651 ; FP7                                 ; genlock:genlock|column[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 3.651 ; FP7                                 ; genlock:genlock|column[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 1.959      ; 5.025      ;
; 4.037 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.644      ;
; 4.042 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.639      ;
; 4.086 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 4.596      ;
; 4.104 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.577      ;
; 4.107 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.576      ;
; 4.109 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.572      ;
; 4.126 ; FP5                                 ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.142      ; 4.755      ;
; 4.132 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.549      ;
; 4.153 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 4.529      ;
; 4.165 ; FP5                                 ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; 2.139      ; 4.713      ;
; 4.167 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.500      ;
; 4.174 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.509      ;
; 4.179 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.500      ;
; 4.185 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.496      ;
; 4.185 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.482      ;
; 4.190 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.491      ;
; 4.194 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.485      ;
; 4.199 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.482      ;
; 4.201 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.480      ;
; 4.206 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.475      ;
; 4.214 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.467      ;
; 4.234 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 4.448      ;
; 4.235 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.444      ;
; 4.246 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.433      ;
; 4.250 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 4.432      ;
; 4.253 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.430      ;
; 4.255 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.428      ;
; 4.262 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.405      ;
; 4.271 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.412      ;
; 4.280 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.401      ;
; 4.281 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.400      ;
; 4.296 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.385      ;
; 4.312 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.355      ;
; 4.320 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.363      ;
; 4.327 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.352      ;
; 4.330 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.349      ;
; 4.343 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.336      ;
; 4.358 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.321      ;
; 4.362 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.319      ;
; 4.378 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.303      ;
; 4.396 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.285      ;
; 4.401 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.282      ;
; 4.407 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.274      ;
; 4.412 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.269      ;
; 4.415 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.263      ;
; 4.417 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.266      ;
; 4.420 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.258      ;
; 4.421 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 4.243      ;
; 4.456 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 4.226      ;
; 4.463 ; genlock:genlock|pixel_adc[3]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.218      ;
; 4.464 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.215      ;
; 4.477 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.206      ;
; 4.483 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.195      ;
; 4.485 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 4.195      ;
; 4.488 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.190      ;
; 4.495 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.183      ;
; 4.500 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM29                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.178      ;
; 4.502 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.179      ;
; 4.510 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.168      ;
; 4.526 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 4.138      ;
; 4.532 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.147      ;
; 4.544 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[3]~15                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.135      ;
; 4.544 ; genlock:genlock|pixel_adc[5]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.137      ;
; 4.549 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.130      ;
; 4.553 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 4.127      ;
; 4.554 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.041     ; 4.122      ;
; 4.555 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.050     ; 4.112      ;
; 4.560 ; genlock:genlock|pixel_adc[4]        ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.121      ;
; 4.564 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.038     ; 4.115      ;
; 4.565 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[2]~18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 4.115      ;
; 4.568 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.041     ; 4.108      ;
; 4.575 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.103      ;
; 4.578 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.100      ;
; 4.584 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[5]~9                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.097      ;
; 4.590 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.039     ; 4.088      ;
; 4.623 ; genlock:genlock|aqua[8]             ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.034     ; 4.060      ;
; 4.625 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.041     ; 4.051      ;
; 4.631 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.053     ; 4.033      ;
; 4.631 ; genlock:genlock|aqua[0]             ; genlock:genlock|pixel_d[1]~21                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 4.049      ;
; 4.632 ; sdram:dram|SdrRoutineSeq[5]         ; sdram:dram|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 4.050      ;
; 4.636 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.041     ; 4.040      ;
; 4.637 ; genlock:genlock|\process_d:pixel[0] ; genlock:genlock|pixel_d[8]~0                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.041     ; 4.039      ;
; 4.640 ; genlock:genlock|\process_d:pixel[1] ; genlock:genlock|pixel_d[7]~3                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.041     ; 4.036      ;
; 4.643 ; genlock:genlock|aqua[2]             ; genlock:genlock|pixel_d[4]~12_OTERM19_OTERM27                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 4.038      ;
; 4.650 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[14]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 4.036      ;
; 4.650 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 4.036      ;
; 4.650 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 4.036      ;
; 4.650 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 4.036      ;
; 4.650 ; sdram:dram|SdrRoutineSeq[3]         ; sdram:dram|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.031     ; 4.036      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.522 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.164      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.723 ; HSYNC                                          ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.964      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 4.977 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.709      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.158 ; FP1                                            ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.529      ;
; 5.213 ; HSYNC                                          ; input_detect:input_detect|video_active           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.474      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.378 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.301      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.425 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.254      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.579 ; input_detect:input_detect|\horizontal:hpeak[1] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.101      ;
; 5.607 ; FP1                                            ; input_detect:input_detect|hblank_out             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.080      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.626 ; input_detect:input_detect|\horizontal:hpeak[0] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 3.054      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
; 5.653 ; input_detect:input_detect|\horizontal:hpeak[2] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.026      ;
+-------+------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 30.043 ; vgaout:vgaout|pixel[2]     ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.049     ; 5.570      ;
; 30.117 ; vgaout:vgaout|barcolor[2]  ; VGAB0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.049     ; 5.496      ;
; 31.780 ; vgaout:vgaout|barcolor[9]  ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.832      ;
; 31.940 ; vgaout:vgaout|pixel[9]     ; VGAR1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.049     ; 3.673      ;
; 32.041 ; vgaout:vgaout|barcolor[7]  ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.056     ; 3.565      ;
; 32.070 ; vgaout:vgaout|barcolor[5]  ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.542      ;
; 32.073 ; vgaout:vgaout|barcolor[6]  ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.539      ;
; 32.076 ; vgaout:vgaout|barcolor[10] ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.536      ;
; 32.103 ; vgaout:vgaout|barcolor[4]  ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.045     ; 3.514      ;
; 32.126 ; vgaout:vgaout|pixel[7]     ; VGAG2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.486      ;
; 32.163 ; vgaout:vgaout|pixel[5]     ; VGAG0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.449      ;
; 32.210 ; vgaout:vgaout|pixel[6]     ; VGAG1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.402      ;
; 32.275 ; vgaout:vgaout|barcolor[8]  ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.337      ;
; 32.323 ; vgaout:vgaout|pixel[10]    ; VGAR2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 3.289      ;
; 32.550 ; vgaout:vgaout|pixel[3]     ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.049     ; 3.063      ;
; 32.625 ; vgaout:vgaout|pixel[4]     ; VGAB2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.050     ; 2.987      ;
; 32.643 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.976      ;
; 32.700 ; vgaout:vgaout|barcolor[3]  ; VGAB1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.049     ; 2.913      ;
; 32.714 ; vgaout:vgaout|pixel[8]     ; VGAR0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.049     ; 2.899      ;
; 32.744 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.875      ;
; 32.748 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.871      ;
; 32.768 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.868      ;
; 32.774 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.845      ;
; 32.782 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.837      ;
; 32.784 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.835      ;
; 32.831 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.788      ;
; 32.838 ; vgaout:vgaout|pixel[0]     ; VGAVS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.058     ; 2.766      ;
; 32.846 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.773      ;
; 32.849 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.770      ;
; 32.875 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.744      ;
; 32.879 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.740      ;
; 32.887 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.732      ;
; 32.899 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.737      ;
; 32.910 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.726      ;
; 32.913 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.706      ;
; 32.915 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.704      ;
; 32.933 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.686      ;
; 32.939 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.697      ;
; 32.943 ; vgaout:vgaout|barcolor[1]  ; VGAHS                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -2.052     ; 2.667      ;
; 32.962 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.657      ;
; 32.977 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.642      ;
; 32.980 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.639      ;
; 33.018 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.601      ;
; 33.041 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.595      ;
; 33.064 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.555      ;
; 33.070 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.566      ;
; 33.110 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.525      ;
; 33.198 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.421      ;
; 33.211 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.424      ;
; 33.215 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 6.417      ;
; 33.215 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.420      ;
; 33.249 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.386      ;
; 33.251 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.384      ;
; 33.298 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.337      ;
; 33.313 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.322      ;
; 33.316 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.319      ;
; 33.329 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.290      ;
; 33.354 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.281      ;
; 33.357 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 6.275      ;
; 33.377 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.242      ;
; 33.386 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.037     ; 6.246      ;
; 33.400 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 6.235      ;
; 33.458 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.161      ;
; 33.478 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.141      ;
; 33.482 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.137      ;
; 33.502 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.134      ;
; 33.516 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.103      ;
; 33.518 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.101      ;
; 33.552 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.067      ;
; 33.559 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.060      ;
; 33.563 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.056      ;
; 33.565 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.054      ;
; 33.580 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.039      ;
; 33.583 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 6.053      ;
; 33.583 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.036      ;
; 33.597 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.022      ;
; 33.599 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 6.020      ;
; 33.621 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.998      ;
; 33.642 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.977      ;
; 33.644 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 5.992      ;
; 33.646 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.973      ;
; 33.653 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.966      ;
; 33.657 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.962      ;
; 33.658 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.961      ;
; 33.661 ; vgaout:vgaout|hcount[7]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.958      ;
; 33.664 ; vgaout:vgaout|hcount[0]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.955      ;
; 33.665 ; vgaout:vgaout|hcount[1]    ; vgaout:vgaout|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.034     ; 5.970      ;
; 33.667 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.952      ;
; 33.673 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 5.963      ;
; 33.677 ; vgaout:vgaout|hcount[8]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 5.959      ;
; 33.691 ; vgaout:vgaout|hcount[2]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.928      ;
; 33.693 ; vgaout:vgaout|hcount[6]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.926      ;
; 33.702 ; vgaout:vgaout|hcount[10]   ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.917      ;
; 33.719 ; vgaout:vgaout|hcount[12]   ; vgaout:vgaout|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.054     ; 5.896      ;
; 33.725 ; vgaout:vgaout|hcount[5]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 5.911      ;
; 33.740 ; vgaout:vgaout|hcount[3]    ; vgaout:vgaout|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.879      ;
; 33.743 ; vgaout:vgaout|hcount[11]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.876      ;
; 33.747 ; vgaout:vgaout|hcount[13]   ; vgaout:vgaout|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.872      ;
; 33.748 ; vgaout:vgaout|hcount[4]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.050     ; 5.871      ;
; 33.754 ; vgaout:vgaout|hcount[9]    ; vgaout:vgaout|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 39.682       ; -0.033     ; 5.882      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.142 ; genlock:genlock|col_number[8]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.469      ;
; 0.145 ; genlock:genlock|col_number[5]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.472      ;
; 0.147 ; genlock:genlock|col_number[2]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.474      ;
; 0.153 ; sdram:dram|colLoadNr[1]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; sdram:dram|colLoadNr[3]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.482      ;
; 0.156 ; sdram:dram|colLoadNr[9]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.484      ;
; 0.158 ; genlock:genlock|col_number[2]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; genlock:genlock|col_number[4]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; genlock:genlock|col_number[5]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.162 ; genlock:genlock|col_number[9]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.489      ;
; 0.164 ; genlock:genlock|col_number[4]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.488      ;
; 0.166 ; genlock:genlock|\process_a:p_pixel[7]                                                                ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; genlock:genlock|col_number[9]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.491      ;
; 0.170 ; sdram:dram|colLoadNr[7]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.498      ;
; 0.171 ; genlock:genlock|col_number[6]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; sdram:dram|colLoadNr[8]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.499      ;
; 0.177 ; sdram:dram|colLoadNr[2]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.505      ;
; 0.179 ; sdram:dram|colLoadNr[0]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.507      ;
; 0.179 ; sdram:dram|colLoadNr[5]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.507      ;
; 0.182 ; genlock:genlock|\process_a:p_pixel[8]                                                                ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; genlock:genlock|\channel_red:red_adc[4]                                                              ; genlock:genlock|\channel_red:red_adc[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:genlock|\channel_red:red_adc[5]                                                              ; genlock:genlock|\channel_red:red_adc[5]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:genlock|\channel_blue:blue_adc[4]                                                            ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:genlock|\channel_blue:blue_adc[5]                                                            ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram:dram|SdrBa0                                                                                    ; sdram:dram|SdrBa0                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:dram|SdrBa1                                                                                    ; sdram:dram|SdrBa1                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|row_number[0]                                                                        ; genlock:genlock|row_number[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|column[0]                                                                            ; genlock:genlock|column[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Init                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                ; sdram:dram|SdrRoutine.SdrRoutine_Null                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|load_req                                                                               ; vgaout:vgaout|load_req                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|artifact_mode                                                                        ; genlock:genlock|artifact_mode                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[1]                                                            ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[0]                                                            ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[6]                                                            ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[3]                                                            ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:genlock|\channel_blue:blue_adc[2]                                                            ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[6]                                                              ; genlock:genlock|\channel_red:red_adc[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[0]                                                              ; genlock:genlock|\channel_red:red_adc[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[3]                                                              ; genlock:genlock|\channel_red:red_adc[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[1]                                                              ; genlock:genlock|\channel_red:red_adc[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_red:red_adc[2]                                                              ; genlock:genlock|\channel_red:red_adc[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[1]                                                          ; genlock:genlock|\channel_green:green_adc[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[6]                                                          ; genlock:genlock|\channel_green:green_adc[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[4]                                                          ; genlock:genlock|\channel_green:green_adc[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[5]                                                          ; genlock:genlock|\channel_green:green_adc[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[3]                                                          ; genlock:genlock|\channel_green:green_adc[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[0]                                                          ; genlock:genlock|\channel_green:green_adc[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; genlock:genlock|\channel_green:green_adc[2]                                                          ; genlock:genlock|\channel_green:green_adc[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram:dram|curRow[9]                                                                                 ; sdram:dram|SdrAddress[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:genlock|hcount[0]                                                                            ; genlock:genlock|hcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:genlock|vcount[0]                                                                            ; genlock:genlock|vcount[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram:dram|SdrAddress[0]                                                                             ; sdram:dram|SdrAddress[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sdram:dram|curRow[4]                                                                                 ; sdram:dram|SdrAddress[13]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; sdram:dram|colStoreNr[9]                                                                             ; sdram:dram|colStoreNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sdram:dram|colLoadNr[9]                                                                              ; sdram:dram|colLoadNr[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; genlock:genlock|hcount[5]                                                                            ; genlock:genlock|hcount[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; sdram:dram|SdrRoutineSeq[11]                                                                         ; sdram:dram|SdrRoutineSeq[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sdram:dram|SdrRoutine.SdrRoutine_StoreRow                                                            ; sdram:dram|rowStoreAck                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.220 ; sdram:dram|SdrRoutine.SdrRoutine_Idle                                                                ; sdram:dram|SdrRoutine.SdrRoutine_LoadRow                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.340      ;
; 0.254 ; sdram:dram|curRow[0]                                                                                 ; sdram:dram|SdrAddress[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.374      ;
; 0.260 ; genlock:genlock|col_number[7]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.587      ;
; 0.262 ; sdram:dram|colLoadNr[6]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.590      ;
; 0.275 ; genlock:genlock|col_number[8]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.599      ;
; 0.280 ; sdram:dram|colLoadNr[4]                                                                              ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.608      ;
; 0.288 ; sdram:dram|pixelOut[2]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.612      ;
; 0.290 ; sdram:dram|pixelOut[5]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.614      ;
; 0.291 ; sdram:dram|refreshDelayCounter[11]                                                                   ; sdram:dram|refreshDelayCounter[11]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sdram:dram|pixelOut[8]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.616      ;
; 0.292 ; sdram:dram|refreshDelayCounter[1]                                                                    ; sdram:dram|refreshDelayCounter[1]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sdram:dram|refreshDelayCounter[23]                                                                   ; sdram:dram|refreshDelayCounter[23]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:dram|refreshDelayCounter[17]                                                                   ; sdram:dram|refreshDelayCounter[17]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:dram|refreshDelayCounter[13]                                                                   ; sdram:dram|refreshDelayCounter[13]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; sdram:dram|refreshDelayCounter[21]                                                                   ; sdram:dram|refreshDelayCounter[21]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram:dram|refreshDelayCounter[12]                                                                   ; sdram:dram|refreshDelayCounter[12]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram:dram|refreshDelayCounter[5]                                                                    ; sdram:dram|refreshDelayCounter[5]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sdram:dram|refreshDelayCounter[8]                                                                    ; sdram:dram|refreshDelayCounter[8]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram:dram|curRow[2]                                                                                 ; sdram:dram|SdrAddress[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram:dram|pixelOut[7]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.621      ;
; 0.298 ; genlock:genlock|vcount[13]                                                                           ; genlock:genlock|vcount[13]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; genlock:genlock|vcount[12]                                                                           ; genlock:genlock|vcount[12]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; genlock:genlock|vcount[10]                                                                           ; genlock:genlock|vcount[10]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; genlock:genlock|vcount[11]                                                                           ; genlock:genlock|vcount[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.419      ;
; 0.302 ; sdram:dram|colStoreNr[1]                                                                             ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 0.580      ;
; 0.303 ; genlock:genlock|col_number[3]                                                                        ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.627      ;
; 0.304 ; sdram:dram|pixelOut[6]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.628      ;
; 0.305 ; sdram:dram|colStoreNr[1]                                                                             ; sdram:dram|colStoreNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; genlock:genlock|column[4]                                                                            ; genlock:genlock|column[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:dram|pixelOut[0]                                                                               ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.629      ;
; 0.305 ; sdram:dram|colLoadNr[5]                                                                              ; sdram:dram|colLoadNr[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:dram|colLoadNr[3]                                                                              ; sdram:dram|colLoadNr[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:dram|colLoadNr[1]                                                                              ; sdram:dram|colLoadNr[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1] ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; genlock:genlock|hcount[2]                                                                            ; genlock:genlock|hcount[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram:dram|colStoreNr[8]                                                                             ; sdram:dram|colStoreNr[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:dram|colStoreNr[6]                                                                             ; sdram:dram|colStoreNr[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:dram|colStoreNr[3]                                                                             ; sdram:dram|colStoreNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; genlock:genlock|column[6]                                                                            ; genlock:genlock|column[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posy[2]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posy[1]  ; vgaout:vgaout|\bar:posy[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[1]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[2]  ; vgaout:vgaout|\bar:posx[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[3]  ; vgaout:vgaout|\bar:posx[3]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[4]  ; vgaout:vgaout|\bar:posx[4]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[5]  ; vgaout:vgaout|\bar:posx[5]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[6]  ; vgaout:vgaout|\bar:posx[6]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[7]  ; vgaout:vgaout|\bar:posx[7]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[8]  ; vgaout:vgaout|\bar:posx[8]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[9]  ; vgaout:vgaout|\bar:posx[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:vgaout|\bar:posx[10] ; vgaout:vgaout|\bar:posx[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|vcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[3]     ; vgaout:vgaout|vcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[5]     ; vgaout:vgaout|vcount[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[7]     ; vgaout:vgaout|vcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[8]     ; vgaout:vgaout|vcount[8]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vcount[9]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; vgaout:vgaout|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.471      ;
; 0.191 ; vgaout:vgaout|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.473      ;
; 0.194 ; vgaout:vgaout|hsync         ; vgaout:vgaout|barcolor[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; vgaout:vgaout|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.480      ;
; 0.201 ; vgaout:vgaout|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.483      ;
; 0.203 ; vgaout:vgaout|hcount[13]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; vgaout:vgaout|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.486      ;
; 0.207 ; vgaout:vgaout|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.489      ;
; 0.210 ; vgaout:vgaout|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.492      ;
; 0.214 ; vgaout:vgaout|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.496      ;
; 0.304 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.316 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.328 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.449      ;
; 0.337 ; vgaout:vgaout|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.619      ;
; 0.381 ; vgaout:vgaout|hcount[0]     ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.667      ;
; 0.387 ; vgaout:vgaout|vcount[0]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.508      ;
; 0.438 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.560      ;
; 0.451 ; vgaout:vgaout|vcount[1]     ; vgaout:vgaout|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.573      ;
; 0.453 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; vgaout:vgaout|hcount[12]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.474 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.596      ;
; 0.477 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.598      ;
; 0.478 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.599      ;
; 0.498 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.620      ;
; 0.512 ; vgaout:vgaout|vcount[9]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.634      ;
; 0.516 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|col_number[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; vgaout:vgaout|hcount[11]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|col_number[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.643      ;
; 0.519 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|vsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|col_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.647      ;
; 0.528 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|col_number[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.652      ;
; 0.529 ; vgaout:vgaout|hcount[10]    ; vgaout:vgaout|hcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.650      ;
; 0.531 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.654      ;
; 0.537 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|col_number[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.661      ;
; 0.538 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|col_number[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.662      ;
; 0.540 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[3]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.662      ;
; 0.543 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|col_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.667      ;
; 0.543 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.664      ;
; 0.544 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[4]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.665      ;
; 0.548 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hsync                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.668      ;
; 0.563 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.686      ;
; 0.564 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.687      ;
; 0.566 ; vgaout:vgaout|videoh        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.689      ;
; 0.569 ; vgaout:vgaout|hcount[8]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 0.706      ;
; 0.583 ; vgaout:vgaout|hcount[3]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; vgaout:vgaout|hcount[1]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.706      ;
; 0.594 ; vgaout:vgaout|vcount[2]     ; vgaout:vgaout|videov                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.715      ;
; 0.596 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; vgaout:vgaout|hcount[7]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; vgaout:vgaout|hcount[6]     ; vgaout:vgaout|hcount[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.606 ; vgaout:vgaout|hcount[2]     ; vgaout:vgaout|hcount[7]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; vgaout:vgaout|hcount[4]     ; vgaout:vgaout|hcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.730      ;
; 0.610 ; vgaout:vgaout|hcount[0]     ; vgaout:vgaout|hcount[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.731      ;
; 0.613 ; vgaout:vgaout|\bar:posx[0]  ; vgaout:vgaout|\bar:posx[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.734      ;
; 0.616 ; vgaout:vgaout|vcount[4]     ; vgaout:vgaout|row_number[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.736      ;
; 0.616 ; vgaout:vgaout|\bar:posy[0]  ; vgaout:vgaout|\bar:posy[2]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.737      ;
; 0.622 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.748      ;
; 0.624 ; vgaout:vgaout|videov        ; vgaout:vgaout|pixel[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.750      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; input_detect:input_detect|video_active           ; input_detect:input_detect|video_active           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; input_detect:input_detect|\horizontal:horsync    ; input_detect:input_detect|\horizontal:horsync    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hpeak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hpeak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; input_detect:input_detect|\horizontal:hcount[21] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.293 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; input_detect:input_detect|\horizontal:hcount[20] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.442 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.448 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hpeak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; input_detect:input_detect|\horizontal:hcount[20] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.505 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hpeak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[7]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[9]  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[5]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[13] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; input_detect:input_detect|\horizontal:hcount[19] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.514 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; input_detect:input_detect|\horizontal:hcount[0]  ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; input_detect:input_detect|\horizontal:hcount[10] ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[2]  ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[6]  ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[8]  ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[12] ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; input_detect:input_detect|\horizontal:hcount[4]  ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; input_detect:input_detect|\horizontal:hcount[18] ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; input_detect:input_detect|\horizontal:hcount[14] ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.571 ; input_detect:input_detect|\horizontal:hcount[1]  ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.572 ; input_detect:input_detect|\horizontal:hcount[11] ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.572 ; input_detect:input_detect|\horizontal:hcount[3]  ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                              ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.956 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.726      ;
; 6.956 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.726      ;
; 6.956 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.726      ;
; 6.956 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.726      ;
; 6.956 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.726      ;
; 7.248 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.043     ; 1.426      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.407 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.037     ; 1.273      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.537 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.035     ; 1.145      ;
; 7.652 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.033     ; 1.032      ;
; 7.950 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.730        ; -0.036     ; 0.731      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.507 ; genlock:genlock|vblank ; genlock:genlock|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.796 ; sdram:dram|rowStoreAck ; genlock:genlock|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.918      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 0.861 ; genlock:genlock|vblank ; genlock:genlock|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.981      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.071 ; genlock:genlock|vblank ; genlock:genlock|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.190      ;
; 1.134 ; sdram:dram|rowLoadAck  ; vgaout:vgaout|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.029      ; 1.247      ;
; 1.443 ; genlock:genlock|vblank ; genlock:genlock|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.584      ;
; 1.443 ; genlock:genlock|vblank ; genlock:genlock|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.584      ;
; 1.443 ; genlock:genlock|vblank ; genlock:genlock|hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.584      ;
; 1.443 ; genlock:genlock|vblank ; genlock:genlock|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.584      ;
; 1.443 ; genlock:genlock|vblank ; genlock:genlock|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 1.584      ;
+-------+------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux92_rtl_0|altsyncram_1201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux57_rtl_0|altsyncram_2201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux60_rtl_0|altsyncram_4201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux89_rtl_0|altsyncram_v101:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux95_rtl_0|altsyncram_3201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|altsyncram:Mux54_rtl_0|altsyncram_0201:auto_generated|ram_block1a0~porta_address_reg0    ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM23                                                             ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM11_OTERM25                                                             ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|pixel_d[6]~6_OTERM15                                                                     ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[0]     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[1]     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; dac_counter:dac_counter|lpm_counter:LPM_COUNTER_component|cntr_b7i:auto_generated|counter_reg_bit[2]     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|Mux34~3_OTERM1                                                                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[0]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[1]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[2]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[3]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[4]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[5]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_blue:blue_adc[6]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[0]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[1]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[2]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[3]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[4]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[5]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_green:green_adc[6]                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[0]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[1]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[2]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[3]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[4]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[5]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\channel_red:red_adc[6]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[0]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[1]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[2]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[3]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[4]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[5]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[6]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[7]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_a:p_pixel[8]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[0]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[3]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[4]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[5]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[6]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[7]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:p_pixel[8]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[0]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[1]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|\process_d:pixel[2]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[2]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[5]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[7]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|aqua[8]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|artifact_mode                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|col_number[0]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|col_number[1]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|col_number[2]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|col_number[3]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|col_number[4]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; genlock:genlock|col_number[5]                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                    ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:horsync|clk                                       ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                      ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                      ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                      ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                      ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|video_active|clk                                              ;
; 4.361 ; 4.361        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.361 ; 4.361        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.369 ; 4.369        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.369 ; 4.369        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 4.370 ; 4.370        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.593 ; 19.823       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 19.624 ; 19.854       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[0]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[10]                                                                              ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[1]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[2]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[3]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[4]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[5]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[6]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[7]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[8]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posx[9]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[0]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[1]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|\bar:posy[2]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[10]                                                                               ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[2]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[3]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[5]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[6]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[7]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[8]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[9]                                                                                ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[0]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[10]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[2]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[3]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[4]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[5]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[6]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[7]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[8]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|pixel[9]                                                                                   ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[1]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[2]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[3]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[4]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[5]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[6]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[7]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[8]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[9]                                                                                  ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videoh                                                                                     ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[1]                                                                                ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|barcolor[4]                                                                                ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[1]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[2]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[3]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[4]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[5]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[6]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[7]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[8]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|col_number[9]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[0]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[10]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[11]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[12]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[13]                                                                                 ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[1]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[2]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[3]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[4]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[5]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[6]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[7]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[8]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hcount[9]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|hsync                                                                                      ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[0]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[1]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[2]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[3]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[4]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[5]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[6]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[7]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[8]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|row_number[9]                                                                              ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|vcount[0]                                                                                  ;
; 19.626 ; 19.842       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:vgaout|videov                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 2.905 ; 3.526 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 3.760 ; 3.981 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; 3.432 ; 4.216 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 1.793 ; 2.437 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; 1.227 ; 1.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; 1.471 ; 2.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; 1.949 ; 2.544 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; 2.730 ; 3.286 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; 1.288 ; 1.937 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; 2.889 ; 3.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.785 ; -2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.019 ; -1.257 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; -2.303 ; -3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; -1.273 ; -1.888 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; -0.762 ; -1.412 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; -0.995 ; -1.652 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; -0.702 ; -1.375 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; -0.697 ; -1.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; -0.557 ; -1.161 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; -0.400 ; -1.018 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 5.266 ; 5.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 3.318 ; 3.481 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 3.731 ; 3.928 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 3.718 ; 3.961 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 3.761 ; 3.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 3.717 ; 3.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 2.974 ; 3.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 3.458 ; 3.756 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 3.965 ; 4.251 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 3.647 ; 3.955 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 3.053 ; 3.193 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.854 ; 5.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 2.844 ; 2.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 2.924 ; 3.061 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 3.238 ; 3.461 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 3.263 ; 3.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 3.252 ; 3.504 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 2.647 ; 2.757 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 2.759 ; 2.985 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 3.446 ; 3.693 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 3.047 ; 3.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 2.722 ; 2.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.600  ; 0.142 ; 5.739    ; 0.507   ; 4.097               ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.588               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.811  ; 0.187 ; N/A      ; N/A     ; 4.112               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 25.515 ; 0.186 ; N/A      ; N/A     ; 19.589              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.600  ; 0.142 ; 5.739    ; 0.507   ; 4.097               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 5.066 ; 5.575 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 6.394 ; 6.448 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; 6.056 ; 6.582 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 3.879 ; 4.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; 2.956 ; 3.444 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; 3.411 ; 3.896 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; 4.107 ; 4.582 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; 5.323 ; 5.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; 3.074 ; 3.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; 5.916 ; 6.458 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.785 ; -2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.019 ; -1.257 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; FP0       ; CLOCK_50   ; -2.303 ; -3.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; -1.273 ; -1.888 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP2       ; CLOCK_50   ; -0.762 ; -1.412 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP3       ; CLOCK_50   ; -0.995 ; -1.652 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP4       ; CLOCK_50   ; -0.702 ; -1.375 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP5       ; CLOCK_50   ; -0.697 ; -1.328 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP6       ; CLOCK_50   ; -0.557 ; -1.161 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; FP7       ; CLOCK_50   ; -0.400 ; -1.018 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 8.539 ; 9.512 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 5.663 ; 5.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 6.438 ; 6.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 6.298 ; 6.564 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 6.482 ; 6.590 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 6.456 ; 6.576 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 5.038 ; 5.146 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 5.927 ; 6.202 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 6.912 ; 7.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 6.241 ; 6.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 5.141 ; 5.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.854 ; 5.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1     ; CLOCK_50   ; 2.844 ; 2.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB2     ; CLOCK_50   ; 2.924 ; 3.061 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0     ; CLOCK_50   ; 3.238 ; 3.461 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1     ; CLOCK_50   ; 3.263 ; 3.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2     ; CLOCK_50   ; 3.252 ; 3.504 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS     ; CLOCK_50   ; 2.647 ; 2.757 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0     ; CLOCK_50   ; 2.759 ; 2.985 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1     ; CLOCK_50   ; 3.446 ; 3.693 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2     ; CLOCK_50   ; 3.047 ; 3.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS     ; CLOCK_50   ; 2.722 ; 2.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAVS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAHS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIFFB                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFBn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFG                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFGn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFR                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFRn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BRIGHT                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.33 V              ; -0.00166 V          ; 0.209 V                              ; 0.107 V                              ; 5.19e-09 s                  ; 5.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.33 V             ; -0.00166 V         ; 0.209 V                             ; 0.107 V                             ; 5.19e-09 s                 ; 5.87e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.32 V              ; 2.78e-06 V          ; 0.135 V                              ; 0.077 V                              ; 6.17e-09 s                  ; 7.57e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.32 V             ; 2.78e-06 V         ; 0.135 V                             ; 0.077 V                             ; 6.17e-09 s                 ; 7.57e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.63 V              ; -0.0038 V           ; 0.24 V                               ; 0.186 V                              ; 4.3e-09 s                   ; 4.98e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.63 V             ; -0.0038 V          ; 0.24 V                              ; 0.186 V                             ; 4.3e-09 s                  ; 4.98e-09 s                 ; No                        ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1684       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 59996      ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 70791      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1684       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 59996      ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 70791      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 34         ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 34         ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Oct 24 00:54:22 2015
Info: Command: quartus_sta rgb2vga -c rgb2vga
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'rgb2vga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at rgb2vga.out.sdc(266): sdram:dram|SdrCmd[3] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at rgb2vga.out.sdc(266): Argument <from> is not an object ID
    Info (332050): set_false_path -from {sdram:dram|SdrCmd[3]} -to {DRAM_CS_N}
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.600               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.811               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    25.515               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.739               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.925               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.097               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.117               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.591               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.600
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.600 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|aqua[2]
    Info (332115): To Node      : genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.888      0.797  R        clock network delay
    Info (332115):      2.087      0.199     uTco  genlock:genlock|aqua[2]
    Info (332115):      2.087      0.000 FF  CELL  genlock|aqua[2]|q
    Info (332115):      2.799      0.712 FF    IC  genlock|Mux20~6|datac
    Info (332115):      3.041      0.242 FF  CELL  genlock|Mux20~6|combout
    Info (332115):      3.908      0.867 FF    IC  genlock|Mux35~3_RESYN54|datad
    Info (332115):      4.018      0.110 FF  CELL  genlock|Mux35~3_RESYN54|combout
    Info (332115):      4.257      0.239 FF    IC  genlock|Mux35~3|datab
    Info (332115):      4.599      0.342 FF  CELL  genlock|Mux35~3|combout
    Info (332115):      4.845      0.246 FF    IC  genlock|Mux35~5|dataa
    Info (332115):      5.212      0.367 FF  CELL  genlock|Mux35~5|combout
    Info (332115):      5.633      0.421 FF    IC  genlock|a_pixel~66|datab
    Info (332115):      6.002      0.369 FF  CELL  genlock|a_pixel~66|combout
    Info (332115):      6.204      0.202 FF    IC  genlock|a_pixel~67|datad
    Info (332115):      6.314      0.110 FF  CELL  genlock|a_pixel~67|combout
    Info (332115):      7.151      0.837 FF    IC  genlock|process_d~2|datac
    Info (332115):      7.393      0.242 FF  CELL  genlock|process_d~2|combout
    Info (332115):      7.598      0.205 FF    IC  genlock|process_d~3|datac
    Info (332115):      7.840      0.242 FF  CELL  genlock|process_d~3|combout
    Info (332115):      8.525      0.685 FF    IC  genlock|Mux84~6|datac
    Info (332115):      8.767      0.242 FF  CELL  genlock|Mux84~6|combout
    Info (332115):      8.996      0.229 FF    IC  genlock|Mux84~9|datac
    Info (332115):      9.238      0.242 FF  CELL  genlock|Mux84~9|combout
    Info (332115):      9.490      0.252 FF    IC  genlock|Mux84~11|datab
    Info (332115):      9.859      0.369 FF  CELL  genlock|Mux84~11|combout
    Info (332115):      9.859      0.000 FF    IC  genlock|pixel_d[4]~12_OTERM19_NEW_REG30|d
    Info (332115):      9.950      0.091 FF  CELL  genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.196      0.375  R        clock network delay
    Info (332115):     10.555      0.359           clock pessimism removed
    Info (332115):     10.535     -0.020           clock uncertainty
    Info (332115):     10.550      0.015     uTsu  genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.950
    Info (332115): Data Required Time :    10.550
    Info (332115): Slack              :     0.600 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.811
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.811 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.796      0.796  R        clock network delay
    Info (332115):      0.995      0.199     uTco  input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115):      0.995      0.000 FF  CELL  input_detect|\horizontal:hpeak[1]|q
    Info (332115):      1.318      0.323 FF    IC  input_detect|Add0~2|datab
    Info (332115):      1.764      0.446 FR  CELL  input_detect|Add0~2|cout
    Info (332115):      1.764      0.000 RR    IC  input_detect|Add0~4|cin
    Info (332115):      2.219      0.455 RR  CELL  input_detect|Add0~4|combout
    Info (332115):      2.393      0.174 RR    IC  input_detect|hpeak~0|datad
    Info (332115):      2.523      0.130 RR  CELL  input_detect|hpeak~0|combout
    Info (332115):      3.081      0.558 RR    IC  input_detect|horizontal~1|datac
    Info (332115):      3.322      0.241 RR  CELL  input_detect|horizontal~1|combout
    Info (332115):      3.996      0.674 RR    IC  input_detect|video_active~0|dataa
    Info (332115):      4.372      0.376 RF  CELL  input_detect|video_active~0|combout
    Info (332115):      5.015      0.643 FF    IC  input_detect|\horizontal:hcount[0]~3|datab
    Info (332115):      5.396      0.381 FR  CELL  input_detect|\horizontal:hcount[0]~3|combout
    Info (332115):      6.035      0.639 RR    IC  input_detect|\horizontal:hcount[21]|ena
    Info (332115):      6.645      0.610 RR  CELL  input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.102      0.372  R        clock network delay
    Info (332115):      9.461      0.359           clock pessimism removed
    Info (332115):      9.441     -0.020           clock uncertainty
    Info (332115):      9.456      0.015     uTsu  input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.645
    Info (332115): Data Required Time :     9.456
    Info (332115): Slack              :     2.811 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.515
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.515 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.780      0.780  R        clock network delay
    Info (332115):      0.979      0.199     uTco  vgaout:vgaout|pixel[2]
    Info (332115):      0.979      0.000 FF  CELL  vgaout|pixel[2]|q
    Info (332115):      1.269      0.290 FF    IC  vgaout|vga_out[2]~4|datac
    Info (332115):      1.511      0.242 FF  CELL  vgaout|vga_out[2]~4|combout
    Info (332115):      3.526      2.015 FF    IC  VGAB0~output|i
    Info (332115):      9.512      5.986 FF  CELL  VGAB0~output|o
    Info (332115):      9.512      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     36.781     -2.901  R        clock network delay
    Info (332115):     37.047      0.266           clock pessimism removed
    Info (332115):     37.027     -0.020           clock uncertainty
    Info (332115):     35.027     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.512
    Info (332115): Data Required Time :    35.027
    Info (332115): Slack              :    25.515 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.294 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|col_number[8]
    Info (332115): To Node      : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.451      0.360  R        clock network delay
    Info (332115):      1.650      0.199     uTco  genlock:genlock|col_number[8]
    Info (332115):      1.650      0.000 RR  CELL  genlock|col_number[8]|q
    Info (332115):      2.260      0.610 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|portaaddr[8]
    Info (332115):      2.318      0.058 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      2.196      1.105  R        clock network delay
    Info (332115):      1.837     -0.359           clock pessimism removed
    Info (332115):      1.837      0.000           clock uncertainty
    Info (332115):      2.024      0.187      uTh  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.318
    Info (332115): Data Required Time :     2.024
    Info (332115): Slack              :     0.294 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.374      0.374  R        clock network delay
    Info (332115):      0.573      0.199     uTco  input_detect:input_detect|video_active
    Info (332115):      0.573      0.000 RR  CELL  input_detect|video_active|q
    Info (332115):      0.573      0.000 RR    IC  input_detect|video_active~1|datac
    Info (332115):      0.892      0.319 RR  CELL  input_detect|video_active~1|combout
    Info (332115):      0.892      0.000 RR    IC  input_detect|video_active|d
    Info (332115):      0.951      0.059 RR  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.795      0.795  R        clock network delay
    Info (332115):      0.436     -0.359           clock pessimism removed
    Info (332115):      0.436      0.000           clock uncertainty
    Info (332115):      0.593      0.157      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.951
    Info (332115): Data Required Time :     0.593
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|\bar:posy[2]
    Info (332115): To Node      : vgaout:vgaout|\bar:posy[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.370      0.370  R        clock network delay
    Info (332115):      0.569      0.199     uTco  vgaout:vgaout|\bar:posy[2]
    Info (332115):      0.569      0.000 RR  CELL  vgaout|\bar:posy[2]|q
    Info (332115):      0.569      0.000 RR    IC  vgaout|posy~5|datac
    Info (332115):      0.888      0.319 RR  CELL  vgaout|posy~5|combout
    Info (332115):      0.888      0.000 RR    IC  vgaout|\bar:posy[2]|d
    Info (332115):      0.947      0.059 RR  CELL  vgaout:vgaout|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.791      0.791  R        clock network delay
    Info (332115):      0.432     -0.359           clock pessimism removed
    Info (332115):      0.432      0.000           clock uncertainty
    Info (332115):      0.589      0.157      uTh  vgaout:vgaout|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.947
    Info (332115): Data Required Time :     0.589
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.739
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.739 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|hcount[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.872      0.781  R        clock network delay
    Info (332115):      2.071      0.199     uTco  genlock:genlock|vblank
    Info (332115):      2.071      0.000 FF  CELL  genlock|vblank|q
    Info (332115):      2.391      0.320 FF    IC  genlock|hraster~0|datad
    Info (332115):      2.520      0.129 FR  CELL  genlock|hraster~0|combout
    Info (332115):      4.124      1.604 RR    IC  genlock|hcount[1]|clrn
    Info (332115):      4.797      0.673 RF  CELL  genlock:genlock|hcount[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.198      0.377  R        clock network delay
    Info (332115):     10.541      0.343           clock pessimism removed
    Info (332115):     10.521     -0.020           clock uncertainty
    Info (332115):     10.536      0.015     uTsu  genlock:genlock|hcount[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.797
    Info (332115): Data Required Time :    10.536
    Info (332115): Slack              :     5.739 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.925
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.925 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|vcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.451      0.360  R        clock network delay
    Info (332115):      1.650      0.199     uTco  genlock:genlock|vblank
    Info (332115):      1.650      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.921      0.271 RR    IC  genlock|vcount[0]|clrn
    Info (332115):      2.595      0.674 RR  CELL  genlock:genlock|vcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.872      0.781  R        clock network delay
    Info (332115):      1.513     -0.359           clock pessimism removed
    Info (332115):      1.513      0.000           clock uncertainty
    Info (332115):      1.670      0.157      uTh  genlock:genlock|vcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.595
    Info (332115): Data Required Time :     1.670
    Info (332115): Slack              :     0.925 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.097
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.097 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.970      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.304      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.821     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.821      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      4.695      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      4.695      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      5.725      1.030 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      6.599      0.874 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.335      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.576      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      6.920     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      6.920      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      8.734      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      8.734      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      9.708      0.974 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):     10.506      0.798 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):     10.926      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.327
    Info (332113): Slack            :     4.097
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.117
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.117 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:hcount[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.848      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.635     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.635      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.745      1.890 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.745      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.276      1.021 RR    IC  input_detect|\horizontal:hcount[0]|clk
    Info (332113):      0.795      0.519 RR  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.879      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.120      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.464     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.464      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.263      1.799 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.263      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.250      0.987 FF    IC  input_detect|\horizontal:hcount[0]|clk
    Info (332113):      4.707      0.457 FF  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332113):      5.128      0.421           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.333
    Info (332113): Slack            :     4.117
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.835 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.679      0.679 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.835
    Info (332113): Slack            :     9.835
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.591
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.591 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_50
    Info (332113):     19.841      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.355      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.689      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.206     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.206      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     19.080      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     19.080      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     20.090      1.010 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     20.887      0.797 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     39.682     39.682           launch edge time
    Info (332113):     39.682      0.000           source latency
    Info (332113):     39.682      0.000           CLOCK_50
    Info (332113):     39.682      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     40.196      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     42.437      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     36.781     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     36.781      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     38.595      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     38.595      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     39.557      0.962 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     40.294      0.737 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     40.708      0.414           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    19.821
    Info (332113): Slack            :    19.591
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.473               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.394               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    27.124               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.001               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.835               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.106               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.112               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.817               0.000 CLOCK_50 
    Info (332119):    19.589               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.473
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.473 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|aqua[2]
    Info (332115): To Node      : genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.857      0.766  R        clock network delay
    Info (332115):      2.037      0.180     uTco  genlock:genlock|aqua[2]
    Info (332115):      2.037      0.000 FF  CELL  genlock|aqua[2]|q
    Info (332115):      2.664      0.627 FF    IC  genlock|Mux20~6|datac
    Info (332115):      2.880      0.216 FF  CELL  genlock|Mux20~6|combout
    Info (332115):      3.658      0.778 FF    IC  genlock|Mux35~3_RESYN54|datad
    Info (332115):      3.753      0.095 FF  CELL  genlock|Mux35~3_RESYN54|combout
    Info (332115):      3.969      0.216 FF    IC  genlock|Mux35~3|datab
    Info (332115):      4.269      0.300 FF  CELL  genlock|Mux35~3|combout
    Info (332115):      4.491      0.222 FF    IC  genlock|Mux35~5|dataa
    Info (332115):      4.814      0.323 FF  CELL  genlock|Mux35~5|combout
    Info (332115):      5.190      0.376 FF    IC  genlock|a_pixel~66|datab
    Info (332115):      5.514      0.324 FF  CELL  genlock|a_pixel~66|combout
    Info (332115):      5.697      0.183 FF    IC  genlock|a_pixel~67|datad
    Info (332115):      5.813      0.116 FR  CELL  genlock|a_pixel~67|combout
    Info (332115):      6.574      0.761 RR    IC  genlock|process_d~2|datac
    Info (332115):      6.777      0.203 RF  CELL  genlock|process_d~2|combout
    Info (332115):      6.964      0.187 FF    IC  genlock|process_d~3|datac
    Info (332115):      7.180      0.216 FF  CELL  genlock|process_d~3|combout
    Info (332115):      7.786      0.606 FF    IC  genlock|Mux84~6|datac
    Info (332115):      8.002      0.216 FF  CELL  genlock|Mux84~6|combout
    Info (332115):      8.208      0.206 FF    IC  genlock|Mux84~9|datac
    Info (332115):      8.424      0.216 FF  CELL  genlock|Mux84~9|combout
    Info (332115):      8.652      0.228 FF    IC  genlock|Mux84~11|datab
    Info (332115):      8.976      0.324 FF  CELL  genlock|Mux84~11|combout
    Info (332115):      8.976      0.000 FF    IC  genlock|pixel_d[4]~12_OTERM19_NEW_REG30|d
    Info (332115):      9.054      0.078 FF  CELL  genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.215      0.394  R        clock network delay
    Info (332115):     10.532      0.317           clock pessimism removed
    Info (332115):     10.512     -0.020           clock uncertainty
    Info (332115):     10.527      0.015     uTsu  genlock:genlock|pixel_d[4]~12_OTERM19_OTERM31
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.054
    Info (332115): Data Required Time :    10.527
    Info (332115): Slack              :     1.473 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.394
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.394 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.765      0.765  R        clock network delay
    Info (332115):      0.945      0.180     uTco  input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115):      0.945      0.000 FF  CELL  input_detect|\horizontal:hpeak[1]|q
    Info (332115):      1.234      0.289 FF    IC  input_detect|Add0~2|datab
    Info (332115):      1.619      0.385 FR  CELL  input_detect|Add0~2|cout
    Info (332115):      1.619      0.000 RR    IC  input_detect|Add0~4|cin
    Info (332115):      2.027      0.408 RR  CELL  input_detect|Add0~4|combout
    Info (332115):      2.186      0.159 RR    IC  input_detect|hpeak~0|datad
    Info (332115):      2.305      0.119 RR  CELL  input_detect|hpeak~0|combout
    Info (332115):      2.814      0.509 RR    IC  input_detect|horizontal~1|datac
    Info (332115):      3.032      0.218 RR  CELL  input_detect|horizontal~1|combout
    Info (332115):      3.656      0.624 RR    IC  input_detect|video_active~0|dataa
    Info (332115):      3.988      0.332 RF  CELL  input_detect|video_active~0|combout
    Info (332115):      4.558      0.570 FF    IC  input_detect|\horizontal:hcount[0]~3|datab
    Info (332115):      4.894      0.336 FR  CELL  input_detect|\horizontal:hcount[0]~3|combout
    Info (332115):      5.485      0.591 RR    IC  input_detect|\horizontal:hcount[21]|ena
    Info (332115):      6.038      0.553 RR  CELL  input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.120      0.390  R        clock network delay
    Info (332115):      9.437      0.317           clock pessimism removed
    Info (332115):      9.417     -0.020           clock uncertainty
    Info (332115):      9.432      0.015     uTsu  input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.038
    Info (332115): Data Required Time :     9.432
    Info (332115): Slack              :     3.394 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.124
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 27.124 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.748      0.748  R        clock network delay
    Info (332115):      0.928      0.180     uTco  vgaout:vgaout|pixel[2]
    Info (332115):      0.928      0.000 FF  CELL  vgaout|pixel[2]|q
    Info (332115):      1.189      0.261 FF    IC  vgaout|vga_out[2]~4|datac
    Info (332115):      1.405      0.216 FF  CELL  vgaout|vga_out[2]~4|combout
    Info (332115):      3.215      1.810 FF    IC  VGAB0~output|i
    Info (332115):      8.252      5.037 FF  CELL  VGAB0~output|o
    Info (332115):      8.252      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     37.161     -2.521  R        clock network delay
    Info (332115):     37.396      0.235           clock pessimism removed
    Info (332115):     37.376     -0.020           clock uncertainty
    Info (332115):     35.376     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.252
    Info (332115): Data Required Time :    35.376
    Info (332115): Slack              :    27.124 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.284
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.284 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|col_number[8]
    Info (332115): To Node      : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.470      0.379  R        clock network delay
    Info (332115):      1.650      0.180     uTco  genlock:genlock|col_number[8]
    Info (332115):      1.650      0.000 RR  CELL  genlock|col_number[8]|q
    Info (332115):      2.208      0.558 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|portaaddr[8]
    Info (332115):      2.267      0.059 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      2.131      1.040  R        clock network delay
    Info (332115):      1.814     -0.317           clock pessimism removed
    Info (332115):      1.814      0.000           clock uncertainty
    Info (332115):      1.983      0.169      uTh  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.267
    Info (332115): Data Required Time :     1.983
    Info (332115): Slack              :     0.284 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.391      0.391  R        clock network delay
    Info (332115):      0.571      0.180     uTco  input_detect:input_detect|video_active
    Info (332115):      0.571      0.000 FF  CELL  input_detect|video_active|q
    Info (332115):      0.571      0.000 FF    IC  input_detect|video_active~1|datac
    Info (332115):      0.845      0.274 FF  CELL  input_detect|video_active~1|combout
    Info (332115):      0.845      0.000 FF    IC  input_detect|video_active|d
    Info (332115):      0.902      0.057 FF  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.763      0.763  R        clock network delay
    Info (332115):      0.446     -0.317           clock pessimism removed
    Info (332115):      0.446      0.000           clock uncertainty
    Info (332115):      0.590      0.144      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.902
    Info (332115): Data Required Time :     0.590
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|\bar:posy[2]
    Info (332115): To Node      : vgaout:vgaout|\bar:posy[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.387      0.387  R        clock network delay
    Info (332115):      0.567      0.180     uTco  vgaout:vgaout|\bar:posy[2]
    Info (332115):      0.567      0.000 FF  CELL  vgaout|\bar:posy[2]|q
    Info (332115):      0.567      0.000 FF    IC  vgaout|posy~5|datac
    Info (332115):      0.841      0.274 FF  CELL  vgaout|posy~5|combout
    Info (332115):      0.841      0.000 FF    IC  vgaout|\bar:posy[2]|d
    Info (332115):      0.898      0.057 FF  CELL  vgaout:vgaout|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.759      0.759  R        clock network delay
    Info (332115):      0.442     -0.317           clock pessimism removed
    Info (332115):      0.442      0.000           clock uncertainty
    Info (332115):      0.586      0.144      uTh  vgaout:vgaout|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.898
    Info (332115): Data Required Time :     0.586
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.001
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.001 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|hcount[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.842      0.751  R        clock network delay
    Info (332115):      2.022      0.180     uTco  genlock:genlock|vblank
    Info (332115):      2.022      0.000 FF  CELL  genlock|vblank|q
    Info (332115):      2.308      0.286 FF    IC  genlock|hraster~0|datad
    Info (332115):      2.424      0.116 FR  CELL  genlock|hraster~0|combout
    Info (332115):      3.913      1.489 RR    IC  genlock|hcount[1]|clrn
    Info (332115):      4.513      0.600 RF  CELL  genlock:genlock|hcount[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.216      0.395  R        clock network delay
    Info (332115):     10.519      0.303           clock pessimism removed
    Info (332115):     10.499     -0.020           clock uncertainty
    Info (332115):     10.514      0.015     uTsu  genlock:genlock|hcount[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.513
    Info (332115): Data Required Time :    10.514
    Info (332115): Slack              :     6.001 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.835
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.835 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|vcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.470      0.379  R        clock network delay
    Info (332115):      1.650      0.180     uTco  genlock:genlock|vblank
    Info (332115):      1.650      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.897      0.247 RR    IC  genlock|vcount[0]|clrn
    Info (332115):      2.504      0.607 RR  CELL  genlock:genlock|vcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.842      0.751  R        clock network delay
    Info (332115):      1.525     -0.317           clock pessimism removed
    Info (332115):      1.525      0.000           clock uncertainty
    Info (332115):      1.669      0.144      uTh  genlock:genlock|vcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.504
    Info (332115): Data Required Time :     1.669
    Info (332115): Slack              :     0.835 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.106 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.955      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.033      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.170     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.170      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      4.838      1.668 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      4.838      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      5.732      0.894 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.519      0.787 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.320      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.315      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.300     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.300      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      8.918      1.618 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      8.918      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      9.768      0.850 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.481      0.713 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.855      0.374           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.336
    Info (332113): Slack            :     4.106
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.112 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:horsync
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.577      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.286     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.286      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.601      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.601      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.295      0.896 RR    IC  input_detect|\horizontal:horsync|clk
    Info (332113):      0.765      0.470 RR  CELL  input_detect:input_detect|\horizontal:horsync
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.864      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      6.859      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.844     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.844      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.445      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.445      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.309      0.864 FF    IC  input_detect|\horizontal:horsync|clk
    Info (332113):      4.721      0.412 FF  CELL  input_detect:input_detect|\horizontal:horsync
    Info (332113):      5.093      0.372           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.328
    Info (332113): Slack            :     4.112
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.817 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.643      0.643 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.698      2.055 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.894     -4.804 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.894      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.494      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.479     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.479      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     17.711      0.232           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.817
    Info (332113): Slack            :     9.817
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.589
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.589 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:vgaout|\bar:posx[10]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.577      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.286     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.286      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     -0.601      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     -0.601      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      0.294      0.895 RR    IC  vgaout|\bar:posx[10]|clk
    Info (332113):      0.764      0.470 RR  CELL  vgaout:vgaout|\bar:posx[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_50
    Info (332113):     19.841      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.340      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.335      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.320     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.320      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     18.921      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     18.921      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.786      0.865 FF    IC  vgaout|\bar:posx[10]|clk
    Info (332113):     20.198      0.412 FF  CELL  vgaout:vgaout|\bar:posx[10]
    Info (332113):     20.569      0.371           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    19.805
    Info (332113): Slack            :    19.589
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.651               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.522               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    30.043               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.956
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.956               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.113               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.148               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.588               0.000 CLOCK_50 
    Info (332119):    19.593               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.651
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.651 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP7
    Info (332115): To Node      : genlock:genlock|column[10]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):     -0.540     -1.631  R        clock network delay
    Info (332115):      1.460      2.000  F  iExt  FP7
    Info (332115):      1.460      0.000 FF    IC  FP7~input|i
    Info (332115):      2.077      0.617 FF  CELL  FP7~input|o
    Info (332115):      3.995      1.918 FF    IC  genlock|column[11]~29|datad
    Info (332115):      4.058      0.063 FF  CELL  genlock|column[11]~29|combout
    Info (332115):      5.002      0.944 FF    IC  genlock|column[11]~30|datab
    Info (332115):      5.176      0.174 FF  CELL  genlock|column[11]~30|combout
    Info (332115):      6.162      0.986 FF    IC  genlock|column[10]|ena
    Info (332115):      6.485      0.323 FF  CELL  genlock:genlock|column[10]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.987      0.166  R        clock network delay
    Info (332115):     10.149      0.162           clock pessimism removed
    Info (332115):     10.129     -0.020           clock uncertainty
    Info (332115):     10.136      0.007     uTsu  genlock:genlock|column[10]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.485
    Info (332115): Data Required Time :    10.136
    Info (332115): Slack              :     3.651 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.522
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.522 
    Info (332115): ===================================================================
    Info (332115): From Node    : HSYNC
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -1.631     -1.631  R        clock network delay
    Info (332115):      0.369      2.000  F  iExt  HSYNC
    Info (332115):      0.369      0.000 FF    IC  HSYNC~input|i
    Info (332115):      0.986      0.617 FF  CELL  HSYNC~input|o
    Info (332115):      1.983      0.997 FF    IC  input_detect|hpeak~0|dataa
    Info (332115):      2.176      0.193 FF  CELL  input_detect|hpeak~0|combout
    Info (332115):      2.502      0.326 FF    IC  input_detect|horizontal~1|datac
    Info (332115):      2.635      0.133 FF  CELL  input_detect|horizontal~1|combout
    Info (332115):      3.063      0.428 FF    IC  input_detect|video_active~0|dataa
    Info (332115):      3.276      0.213 FR  CELL  input_detect|video_active~0|combout
    Info (332115):      3.609      0.333 RR    IC  input_detect|\horizontal:hcount[0]~3|datab
    Info (332115):      3.818      0.209 RF  CELL  input_detect|\horizontal:hcount[0]~3|combout
    Info (332115):      4.210      0.392 FF    IC  input_detect|\horizontal:hcount[21]|ena
    Info (332115):      4.533      0.323 FF  CELL  input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      8.906      0.176  R        clock network delay
    Info (332115):      9.068      0.162           clock pessimism removed
    Info (332115):      9.048     -0.020           clock uncertainty
    Info (332115):      9.055      0.007     uTsu  input_detect:input_detect|\horizontal:hcount[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.533
    Info (332115): Data Required Time :     9.055
    Info (332115): Slack              :     4.522 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.043
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 30.043 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.418      0.418  R        clock network delay
    Info (332115):      0.523      0.105     uTco  vgaout:vgaout|pixel[2]
    Info (332115):      0.523      0.000 FF  CELL  vgaout|pixel[2]|q
    Info (332115):      0.681      0.158 FF    IC  vgaout|vga_out[2]~4|datac
    Info (332115):      0.814      0.133 FF  CELL  vgaout|vga_out[2]~4|combout
    Info (332115):      2.069      1.255 FF    IC  VGAB0~output|i
    Info (332115):      5.988      3.919 FF  CELL  VGAB0~output|o
    Info (332115):      5.988      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     37.889     -1.793  R        clock network delay
    Info (332115):     38.051      0.162           clock pessimism removed
    Info (332115):     38.031     -0.020           clock uncertainty
    Info (332115):     36.031     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.988
    Info (332115): Data Required Time :    36.031
    Info (332115): Slack              :    30.043 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.142 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|col_number[8]
    Info (332115): To Node      : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.258      0.167  R        clock network delay
    Info (332115):      1.363      0.105     uTco  genlock:genlock|col_number[8]
    Info (332115):      1.363      0.000 RR  CELL  genlock|col_number[8]|q
    Info (332115):      1.690      0.327 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|portaaddr[8]
    Info (332115):      1.727      0.037 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.699      0.608  R        clock network delay
    Info (332115):      1.481     -0.218           clock pessimism removed
    Info (332115):      1.481      0.000           clock uncertainty
    Info (332115):      1.585      0.104      uTh  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.727
    Info (332115): Data Required Time :     1.585
    Info (332115): Slack              :     0.142 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.186 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:vgaout|vcount[0]
    Info (332115): To Node      : vgaout:vgaout|vcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.160      0.160  R        clock network delay
    Info (332115):      0.265      0.105     uTco  vgaout:vgaout|vcount[0]
    Info (332115):      0.265      0.000 RR  CELL  vgaout|vcount[0]|q
    Info (332115):      0.265      0.000 RR    IC  vgaout|vcount[0]~4|datac
    Info (332115):      0.436      0.171 RR  CELL  vgaout|vcount[0]~4|combout
    Info (332115):      0.436      0.000 RR    IC  vgaout|vcount[0]|d
    Info (332115):      0.467      0.031 RR  CELL  vgaout:vgaout|vcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.414      0.414  R        clock network delay
    Info (332115):      0.197     -0.217           clock pessimism removed
    Info (332115):      0.197      0.000           clock uncertainty
    Info (332115):      0.281      0.084      uTh  vgaout:vgaout|vcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.467
    Info (332115): Data Required Time :     0.281
    Info (332115): Slack              :     0.186 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.187 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.177      0.177  R        clock network delay
    Info (332115):      0.282      0.105     uTco  input_detect:input_detect|video_active
    Info (332115):      0.282      0.000 RR  CELL  input_detect|video_active|q
    Info (332115):      0.282      0.000 RR    IC  input_detect|video_active~1|datac
    Info (332115):      0.453      0.171 RR  CELL  input_detect|video_active~1|combout
    Info (332115):      0.453      0.000 RR    IC  input_detect|video_active|d
    Info (332115):      0.484      0.031 RR  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.431      0.431  R        clock network delay
    Info (332115):      0.213     -0.218           clock pessimism removed
    Info (332115):      0.213      0.000           clock uncertainty
    Info (332115):      0.297      0.084      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.484
    Info (332115): Data Required Time :     0.297
    Info (332115): Slack              :     0.187 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.956
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.956 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|hcount[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.512      0.421  R        clock network delay
    Info (332115):      1.617      0.105     uTco  genlock:genlock|vblank
    Info (332115):      1.617      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.753      0.136 RR    IC  genlock|hraster~0|datad
    Info (332115):      1.819      0.066 RF  CELL  genlock|hraster~0|combout
    Info (332115):      2.847      1.028 FF    IC  genlock|hcount[1]|clrn
    Info (332115):      3.238      0.391 FR  CELL  genlock:genlock|hcount[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.999      0.178  R        clock network delay
    Info (332115):     10.207      0.208           clock pessimism removed
    Info (332115):     10.187     -0.020           clock uncertainty
    Info (332115):     10.194      0.007     uTsu  genlock:genlock|hcount[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.238
    Info (332115): Data Required Time :    10.194
    Info (332115): Slack              :     6.956 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.507
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.507 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:genlock|vblank
    Info (332115): To Node      : genlock:genlock|vcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.258      0.167  R        clock network delay
    Info (332115):      1.363      0.105     uTco  genlock:genlock|vblank
    Info (332115):      1.363      0.000 RR  CELL  genlock|vblank|q
    Info (332115):      1.511      0.148 RR    IC  genlock|vcount[0]|clrn
    Info (332115):      1.885      0.374 RR  CELL  genlock:genlock|vcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.512      0.421  R        clock network delay
    Info (332115):      1.294     -0.218           clock pessimism removed
    Info (332115):      1.294      0.000           clock uncertainty
    Info (332115):      1.378      0.084      uTh  genlock:genlock|vcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.885
    Info (332115): Data Required Time :     1.378
    Info (332115): Slack              :     0.507 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.113 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.694      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.105      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.825     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.825      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      4.958      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      4.958      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      5.595      0.637 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      6.083      0.488 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.059      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     11.414      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.028     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.028      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):      9.120      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):      9.120      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      9.719      0.599 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):     10.167      0.448 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):     10.426      0.259           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.343
    Info (332113): Slack            :     4.113
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.148
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.148 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:hcount[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.649      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -1.631     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -1.631      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.494      1.137 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.494      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.136      0.630 RR    IC  input_detect|\horizontal:hcount[0]|clk
    Info (332113):      0.431      0.295 RR  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.603      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      5.958      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.572     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.572      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.660      1.088 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.660      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.274      0.614 FF    IC  input_detect|\horizontal:hcount[0]|clk
    Info (332113):      4.541      0.267 FF  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332113):      4.795      0.254           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.364
    Info (332113): Slack            :     4.148
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.588 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.617      0.617 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.017      1.400 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.780     -3.237 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.780      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.593      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     18.207     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     18.207      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     18.368      0.161           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.588
    Info (332113): Slack            :     9.588
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.593
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.593 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_50
    Info (332113):     19.841      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.079      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.490      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     18.210     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     18.210      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     19.343      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     19.343      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     19.968      0.625 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     20.415      0.447 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     39.682     39.682           launch edge time
    Info (332113):     39.682      0.000           source latency
    Info (332113):     39.682      0.000           CLOCK_50
    Info (332113):     39.682      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     39.920      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     41.275      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     37.889     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     37.889      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):     38.981      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):     38.981      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):     39.570      0.589 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     39.986      0.416 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     40.238      0.252           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    19.823
    Info (332113): Slack            :    19.593
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Sat Oct 24 00:54:26 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


