// Seed: 1125647712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  integer id_9;
  tri id_10 = -1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  reg id_1, id_2, id_3, id_4, id_5;
  always_ff id_4 <= id_4;
  always
    if (-1) begin : LABEL_0
      begin : LABEL_0
        id_2 = 1;
      end
      @(id_5);
    end else if ("") id_4 <= -1'h0;
  wire id_6;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
