{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 19:04:43 2018 " "Info: Processing started: Tue Mar 13 19:04:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Video_Generator -c VGA_Video_Generator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Video_Generator -c VGA_Video_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Video_Generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA_Video_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Video_Generator-behavior " "Info: Found design unit 1: VGA_Video_Generator-behavior" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Video_Generator " "Info: Found entity 1: VGA_Video_Generator" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Video_Generator " "Info: Elaborating entity \"VGA_Video_Generator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[0\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[0\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[0\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[1\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[1\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[1\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[2\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[2\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[2\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[3\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[3\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[3\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[4\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[4\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[4\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[5\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[5\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[5\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[6\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[6\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[6\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "B\[7\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"B\[7\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"B\[7\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[0\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[0\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[0\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[1\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[1\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[1\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[2\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[2\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[2\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[3\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[3\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[3\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[4\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[4\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[4\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[5\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[5\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[5\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[6\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[6\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[6\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "G\[7\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"G\[7\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"G\[7\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "R\[0\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"R\[0\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"R\[0\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "R\[1\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"R\[1\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"R\[1\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "R\[2\] VGA_Video_Generator.vhd(29) " "Error (10818): Can't infer register for \"R\[2\]\" at VGA_Video_Generator.vhd(29) because it does not hold its value outside the clock edge" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] VGA_Video_Generator.vhd(23) " "Info (10041): Inferred latch for \"R\[2\]\" at VGA_Video_Generator.vhd(23)" {  } { { "VGA_Video_Generator.vhd" "" { Text "D:/711M/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Error: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 13 19:04:44 2018 " "Error: Processing ended: Tue Mar 13 19:04:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
