\hypertarget{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s}{}\section{\+\_\+\+A\+R\+M\+\_\+\+S\+P\+I\+\_\+\+C\+A\+P\+A\+B\+I\+L\+I\+T\+I\+ES Struct Reference}
\label{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s}\index{\_ARM\_SPI\_CAPABILITIES@{\_ARM\_SPI\_CAPABILITIES}}


S\+PI Driver Capabilities.  




{\ttfamily \#include $<$Driver\+\_\+\+S\+P\+I.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_af244e2c2facf6414e3886495ee6b40bc}\label{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_af244e2c2facf6414e3886495ee6b40bc}} 
uint32\+\_\+t \mbox{\hyperlink{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_af244e2c2facf6414e3886495ee6b40bc}{simplex}}\+: 1
\begin{DoxyCompactList}\small\item\em supports Simplex Mode (Master and Slave) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a8053c540e5d531b692224bdc2463f36a}\label{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a8053c540e5d531b692224bdc2463f36a}} 
uint32\+\_\+t \mbox{\hyperlink{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a8053c540e5d531b692224bdc2463f36a}{ti\+\_\+ssi}}\+: 1
\begin{DoxyCompactList}\small\item\em supports TI Synchronous Serial Interface \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a9b4e858eb1d414128994742bf121f94c}\label{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a9b4e858eb1d414128994742bf121f94c}} 
uint32\+\_\+t \mbox{\hyperlink{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a9b4e858eb1d414128994742bf121f94c}{microwire}}\+: 1
\begin{DoxyCompactList}\small\item\em supports Microwire Interface \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a309619714f0c4febaa497ebdb9b7e3ca}\label{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a309619714f0c4febaa497ebdb9b7e3ca}} 
uint32\+\_\+t \mbox{\hyperlink{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_a309619714f0c4febaa497ebdb9b7e3ca}{event\+\_\+mode\+\_\+fault}}\+: 1
\begin{DoxyCompactList}\small\item\em Signal Mode Fault event\+: A\+R\+M\+\_\+\+S\+P\+I\+\_\+\+E\+V\+E\+N\+T\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+LT. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_aa43c4c21b173ada1b6b7568956f0d650}\label{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_aa43c4c21b173ada1b6b7568956f0d650}} 
uint32\+\_\+t \mbox{\hyperlink{struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s_aa43c4c21b173ada1b6b7568956f0d650}{reserved}}\+: 28
\begin{DoxyCompactList}\small\item\em Reserved (must be zero) \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+PI Driver Capabilities. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S\+\_\+driver/Driver\+\_\+\+S\+P\+I.\+h\end{DoxyCompactItemize}
