{"Source Block": ["verilog-ethernet/rtl/eth_mux_64_4.v@121:131@HdlIdDef", "reg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mux_2.v@90:100", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@90:100", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_4.v@119:129", "reg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@118:128", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@120:130", "reg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@91:101", "\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@125:135", "reg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@116:126", "reg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@121:131", "reg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@92:102", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@114:124", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@117:127", "reg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\nreg output_3_eth_hdr_valid_reg = 0, output_3_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@90:100", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@121:131", "reg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@93:103", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@117:127", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@97:107", "reg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@89:99", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@112:122", "reg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\nreg output_3_eth_hdr_valid_reg = 0, output_3_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@90:100", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@116:126", "reg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@87:97", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@124:134", "reg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@120:130", "reg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@91:101", "\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@88:98", "\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@115:125", "reg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@115:125", "reg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@89:99", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@119:129", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@93:103", "reg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@115:125", "reg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@112:122", "reg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\nreg output_3_eth_hdr_valid_reg = 0, output_3_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@87:97", "reg input_1_eth_hdr_ready_reg = 0, input_1_eth_hdr_ready_next;\n\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@120:130", "reg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@96:106", "reg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@114:124", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@88:98", "\nreg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@93:103", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@92:102", "reg input_0_eth_payload_tready_reg = 0, input_0_eth_payload_tready_next;\nreg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_demux_64_4.v@117:127", "reg output_1_eth_hdr_valid_reg = 0, output_1_eth_hdr_valid_next;\nreg output_2_eth_hdr_valid_reg = 0, output_2_eth_hdr_valid_next;\nreg output_3_eth_hdr_valid_reg = 0, output_3_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@119:129", "reg input_1_eth_payload_tready_reg = 0, input_1_eth_payload_tready_next;\nreg input_2_eth_payload_tready_reg = 0, input_2_eth_payload_tready_next;\nreg input_3_eth_payload_tready_reg = 0, input_3_eth_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0, output_eth_dest_mac_next;\nreg [47:0] output_eth_src_mac_reg = 0, output_eth_src_mac_next;\nreg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"]], "Diff Content": {"Delete": [[126, "reg [15:0] output_eth_type_reg = 0, output_eth_type_next;\n"]], "Add": [[126, "reg output_eth_hdr_valid_reg = 1'b0, output_eth_hdr_valid_next;\n"], [126, "reg [47:0] output_eth_dest_mac_reg = 48'd0, output_eth_dest_mac_next;\n"], [126, "reg [47:0] output_eth_src_mac_reg = 48'd0, output_eth_src_mac_next;\n"], [126, "reg [15:0] output_eth_type_reg = 16'd0, output_eth_type_next;\n"]]}}