<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>TimeQuest Timing Analyzer Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime TimeQuest Timing Analyzer<ul><li class="info_message">Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition</li><li class="info_message">Info: Processing started: Sun Apr 17 21:53:36 2016</li></ul></li><li class="info_message">Info: Command: quartus_sta master_example -c master_example</li><li class="info_message">Info: qsta_default_script.tcl version: #1</li><li class="warning_message">Warning (136023): Incompatible bus dimensions on node name &quot;PCIE_RX_P[0]&quot;, expecting &lt;= 0 dimension(s)  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="warning_message">Warning (136023): Incompatible bus dimensions on node name &quot;PCIE_RX_P[1]&quot;, expecting &lt;= 0 dimension(s)  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="warning_message">Warning (136023): Incompatible bus dimensions on node name &quot;PCIE_TX_P[0]&quot;, expecting &lt;= 0 dimension(s)  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="warning_message">Warning (136023): Incompatible bus dimensions on node name &quot;PCIE_TX_P[1]&quot;, expecting &lt;= 0 dimension(s)  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (332164): Evaluating HDL-embedded SDC commands<ul><li class="info_message">Info (332165): Entity dcfifo_h0k1<ul><li class="info_message">Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* </li><li class="info_message">Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* </li></ul></li></ul></li><li class="info_message">Info (332104): Reading SDC File: &apos;amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc&apos;</li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14</li><li class="warning_message">Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument &lt;targets&gt; is not an object ID File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14<ul><li class="info_message">Info (332050): create_clock -period &quot;100 MHz&quot; -name {refclk_pci_express} {*refclk_export} File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16</li><li class="warning_message">Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument &lt;to&gt; is not an object ID File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16<ul><li class="info_message">Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17</li><li class="warning_message">Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument &lt;to&gt; is not an object ID File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17<ul><li class="info_message">Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li><li class="warning_message">Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18<ul><li class="info_message">Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li></ul></li><li class="warning_message">Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li><li class="info_message">Info (332104): Reading SDC File: &apos;master_example.sdc&apos;</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(4): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4<ul><li class="info_message">Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li></ul></li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(4): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(5): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5<ul><li class="info_message">Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li></ul></li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(5): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li><li class="info_message">Info (332110): Deriving PLL clocks<ul><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[1]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[2]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[2]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]}</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000</li></ul></li><li class="info_message">Info (332151): Clock uncertainty is not calculated until you update the timing netlist.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON</li><li class="info_message">Info: Analyzing Slow 1200mV 85C Model</li><li class="critical_warning_message">Critical Warning (332148): Timing requirements not met<ul><li class="info_message">Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.</li></ul></li><li class="info_message">Info (332146): Worst-case setup slack is -0.929<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):    -0.929             -86.380 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     8.924               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):    10.102               0.000 clock_50_1 </li><li class="info_message">Info (332119):    13.796               0.000 n/a </li><li class="info_message">Info (332119):    33.770               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.217<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.217               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     0.323               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     0.374               0.000 clock_50_1 </li><li class="info_message">Info (332119):     0.378               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li><li class="info_message">Info (332119):     5.620               0.000 n/a </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 3.742<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     3.742               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):    13.879               0.000 clock_50_1 </li><li class="info_message">Info (332119):    14.766               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 1.031<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     1.031               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     1.952               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     4.406               0.000 clock_50_1 </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 2.000<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout </li><li class="info_message">Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout </li><li class="info_message">Info (332119):     3.575               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     3.977               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 </li><li class="info_message">Info (332119):     4.980               0.000 pcie_ref_clk </li><li class="info_message">Info (332119):     9.612               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     9.721               0.000 clock_50_1 </li><li class="info_message">Info (332119):    19.617               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li></ul></li><li class="warning_message">Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.</li><li class="info_message">Info (332114): Report Metastability: Found 74 synchronizer chains.<ul><li class="info_message">Info (332114): Design MTBF is not calculated because the design doesn&apos;t meet its timing requirements.</li></ul></li><li class="info_message">Info: Analyzing Slow 1200mV 0C Model</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="critical_warning_message">Critical Warning (332148): Timing requirements not met<ul><li class="info_message">Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.</li></ul></li><li class="info_message">Info (332146): Worst-case setup slack is -0.148<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):    -0.148              -1.861 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     9.725               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):    10.753               0.000 clock_50_1 </li><li class="info_message">Info (332119):    14.291               0.000 n/a </li><li class="info_message">Info (332119):    34.344               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.221<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.221               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     0.323               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     0.327               0.000 clock_50_1 </li><li class="info_message">Info (332119):     0.331               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li><li class="info_message">Info (332119):     5.131               0.000 n/a </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 4.153<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     4.153               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):    14.401               0.000 clock_50_1 </li><li class="info_message">Info (332119):    15.243               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 0.938<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.938               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     1.746               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     3.912               0.000 clock_50_1 </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 2.000<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout </li><li class="info_message">Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout </li><li class="info_message">Info (332119):     3.525               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     3.971               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 </li><li class="info_message">Info (332119):     4.975               0.000 pcie_ref_clk </li><li class="info_message">Info (332119):     9.607               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     9.711               0.000 clock_50_1 </li><li class="info_message">Info (332119):    19.604               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li></ul></li><li class="warning_message">Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.</li><li class="info_message">Info (332114): Report Metastability: Found 74 synchronizer chains.<ul><li class="info_message">Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.
</li><li class="info_message">Info (332114): Number of Synchronizer Chains Found: 74</li><li class="info_message">Info (332114): Shortest Synchronizer Chain: 2 Registers</li><li class="info_message">Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.568</li><li class="info_message">Info (332114): Worst Case Available Settling Time: 7.722 ns</li><li class="info_message">Info (332114): </li><li class="info_message">Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.</li><li class="info_message">Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9</li></ul></li><li class="info_message">Info: Analyzing Fast 1200mV 0C Model</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332146): Worst-case setup slack is 3.496<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     3.496               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):    14.193               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):    14.895               0.000 clock_50_1 </li><li class="info_message">Info (332119):    16.800               0.000 n/a </li><li class="info_message">Info (332119):    37.161               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li></ul></li><li class="info_message">Info (332146): Worst-case hold slack is 0.060<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.060               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     0.134               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     0.166               0.000 clock_50_1 </li><li class="info_message">Info (332119):     0.170               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li><li class="info_message">Info (332119):     2.837               0.000 n/a </li></ul></li><li class="info_message">Info (332146): Worst-case recovery slack is 5.763<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     5.763               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):    16.725               0.000 clock_50_1 </li><li class="info_message">Info (332119):    17.163               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li></ul></li><li class="info_message">Info (332146): Worst-case removal slack is 0.490<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     0.490               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     0.933               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):     2.297               0.000 clock_50_1 </li></ul></li><li class="info_message">Info (332146): Worst-case minimum pulse width slack is 2.000<ul><li class="info_message">Info (332119):     Slack       End Point TNS Clock </li><li class="info_message">Info (332119): ========= =================== =====================</li><li class="info_message">Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout </li><li class="info_message">Info (332119):     2.000               0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout </li><li class="info_message">Info (332119):     3.685               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout </li><li class="info_message">Info (332119):     3.994               0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 </li><li class="info_message">Info (332119):     4.989               0.000 pcie_ref_clk </li><li class="info_message">Info (332119):     9.457               0.000 clock_50_1 </li><li class="info_message">Info (332119):     9.729               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1] </li><li class="info_message">Info (332119):    19.729               0.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2] </li></ul></li><li class="warning_message">Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.</li><li class="info_message">Info (332114): Report Metastability: Found 74 synchronizer chains.<ul><li class="info_message">Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.
</li><li class="info_message">Info (332114): Number of Synchronizer Chains Found: 74</li><li class="info_message">Info (332114): Shortest Synchronizer Chain: 2 Registers</li><li class="info_message">Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.568</li><li class="info_message">Info (332114): Worst Case Available Settling Time: 11.615 ns</li><li class="info_message">Info (332114): </li><li class="info_message">Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.</li><li class="info_message">Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9</li></ul></li><li class="info_message">Info (332102): Design is not fully constrained for setup requirements</li><li class="info_message">Info (332102): Design is not fully constrained for hold requirements</li><li class="info_message">Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings<ul><li class="info_message">Info: Peak virtual memory: 1155 megabytes</li><li class="info_message">Info: Processing ended: Sun Apr 17 21:53:53 2016</li><li class="info_message">Info: Elapsed time: 00:00:17</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:18</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
