<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="system86.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cus27.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cus27.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cus27.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cus27_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cus27_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cus27_rtl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cus27_rtl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cus27_rtl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cus27_rtl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cus27_rtl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cus27_rtl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cus27_rtl_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cus27_rtl_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cus27_rtl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cus27_rtl_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cus27_rtl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cus27_rtl_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cus27_rtl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cus27_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="system86.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="system86.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="system86.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="system86.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system86.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="system86.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="system86.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="system86.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="system86_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system86_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="system86_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system86_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="system86_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="system86_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="system86_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="system86_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_logger_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1555358071" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1555358070">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1555365342" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1555365342" xil_pn:in_ck="4253938540941580371" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../../../lib/system86/rtl/custom/cus27.v"/>
      <outfile xil_pn:name="../../../../../../../lib/system86/simulation/system86_tb.v"/>
      <outfile xil_pn:name="../../../../../../../lib/video_lib/rtl/Sync_To_Count.v"/>
      <outfile xil_pn:name="../../../../../../../lib/video_lib/rtl/Test_Pattern_Gen.v"/>
      <outfile xil_pn:name="../../../../../../../lib/video_lib/simulation/vga_logger.v"/>
      <outfile xil_pn:name="../../hdl/vhdl/system86.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1555365342" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4460280370906137887" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1555365342" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1918572884309542179" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1555365342" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4141301967558568452" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1555365342" xil_pn:in_ck="4253938540941580371" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../../../lib/system86/rtl/custom/cus27.v"/>
      <outfile xil_pn:name="../../../../../../../lib/system86/simulation/system86_tb.v"/>
      <outfile xil_pn:name="../../../../../../../lib/video_lib/rtl/Sync_To_Count.v"/>
      <outfile xil_pn:name="../../../../../../../lib/video_lib/rtl/Test_Pattern_Gen.v"/>
      <outfile xil_pn:name="../../../../../../../lib/video_lib/simulation/vga_logger.v"/>
      <outfile xil_pn:name="../../hdl/vhdl/system86.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1555365358" xil_pn:in_ck="4253938540941580371" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4350324855994339261" xil_pn:start_ts="1555365342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="system86_tb_beh.prj"/>
      <outfile xil_pn:name="system86_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1555365358" xil_pn:in_ck="-5908166535330153304" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7741809783154361248" xil_pn:start_ts="1555365358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="system86_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1554211396" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554211396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554297888" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5596270904735417453" xil_pn:start_ts="1554297888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554297888" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4141301967558568452" xil_pn:start_ts="1554297888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554211396" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1554211396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554297888" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6076320159079266283" xil_pn:start_ts="1554297888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554211396" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1554211396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554297888" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6342248738959776654" xil_pn:start_ts="1554297888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554298323" xil_pn:in_ck="4176579846748783572" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4183220194039485779" xil_pn:start_ts="1554298316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
