

================================================================
== Vivado HLS Report for 'myproject_entry3'
================================================================
* Date:           Mon Aug 30 19:39:32 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      36|    -|
|Register             |        -|      -|        3|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        3|      38|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done              |   9|          2|    1|          2|
    |input_1_V_blk_n      |   9|          2|    1|          2|
    |input_1_V_out_blk_n  |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  36|          8|    4|          8|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | myproject.entry3 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | myproject.entry3 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | myproject.entry3 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | myproject.entry3 | return value |
|ap_done               | out |    1| ap_ctrl_hs | myproject.entry3 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | myproject.entry3 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | myproject.entry3 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | myproject.entry3 | return value |
|start_out             | out |    1| ap_ctrl_hs | myproject.entry3 | return value |
|start_write           | out |    1| ap_ctrl_hs | myproject.entry3 | return value |
|input_1_V             |  in |  128|   ap_vld   |     input_1_V    |    pointer   |
|input_1_V_ap_vld      |  in |    1|   ap_vld   |     input_1_V    |    pointer   |
|input_1_V_out_din     | out |  128|   ap_fifo  |   input_1_V_out  |    pointer   |
|input_1_V_out_full_n  |  in |    1|   ap_fifo  |   input_1_V_out  |    pointer   |
|input_1_V_out_write   | out |    1|   ap_fifo  |   input_1_V_out  |    pointer   |
+----------------------+-----+-----+------------+------------------+--------------+

