#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Oct 24 16:36:00 2025
# Process ID: 426738
# Current directory: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1
# Command line: vivado -log design_riscv_cache_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_riscv_cache_wrapper.tcl -notrace
# Log file: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper.vdi
# Journal file: /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/vivado.jou
# Running On: sogang-500TGA-500SGA, OS: Linux, CPU Frequency: 800.380 MHz, CPU Physical cores: 10, Host memory: 16429 MB
#-----------------------------------------------------------
source design_riscv_cache_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/confmc/2020.06/hwlib/trx_axi/gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_riscv_cache_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_axi_bram_ctrl_0_0/design_riscv_cache_axi_bram_ctrl_0_0.dcp' for cell 'design_riscv_cache_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_axi_bram_ctrl_0_bram_0/design_riscv_cache_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_riscv_cache_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_bfm_axi_if_0_0/design_riscv_cache_bfm_axi_if_0_0.dcp' for cell 'design_riscv_cache_i/bfm_axi_if_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.dcp' for cell 'design_riscv_cache_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.dcp' for cell 'design_riscv_cache_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_riscv_cache_soc_0_0/design_riscv_cache_riscv_cache_soc_0_0.dcp' for cell 'design_riscv_cache_i/riscv_cache_soc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_rstmgra_0_0/design_riscv_cache_rstmgra_0_0.dcp' for cell 'design_riscv_cache_i/rstmgra_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2872.035 ; gain = 0.000 ; free physical = 5024 ; free virtual = 81670
INFO: [Netlist 29-17] Analyzing 1073 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[10]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[10]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[10]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[11]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[11]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[11]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[12]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[12]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[12]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[13]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[13]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[13]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[14]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[14]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[14]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[15]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[15]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[15]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[16]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[16]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[16]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[17]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[17]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[17]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[18]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[18]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[18]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[19]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[19]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[19]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[20]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[20]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[20]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[21]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[21]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[21]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[22]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[22]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[22]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[23]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[23]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[23]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[24]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[24]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[24]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[25]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[25]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[25]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[26]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[26]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[26]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[27]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[27]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[27]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[28]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[28]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[28]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[29]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[29]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[29]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[30]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[30]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[30]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[31]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[31]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[31]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[4]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[4]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[4]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[5]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[5]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[5]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[6]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[6]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[6]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[7]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[7]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[7]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[8]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[8]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[8]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[9]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[9]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_riscv_cache_i/bfm_axi_if_0/SL_DT[9]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0_board.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0_board.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_clk_wiz_0_0/design_riscv_cache_clk_wiz_0_0.xdc] for cell 'design_riscv_cache_i/clk_wiz_0/inst'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0_board.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0_board.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.gen/sources_1/bd/design_riscv_cache/ip/design_riscv_cache_proc_sys_reset_0_0/design_riscv_cache_proc_sys_reset_0_0.xdc] for cell 'design_riscv_cache_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc]
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks BIVB-1]' to undo this change. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc:29]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_etc.xdc]
Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc]
WARNING: [Constraints 18-619] A clock with name 'BOARD_CLK_IN' already exists, overwriting the previous clock with the same name. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:13]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:50]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:51]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:52]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:53]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:54]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:55]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:56]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:57]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:60]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:61]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:62]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:63]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:64]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:65]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:66]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:67]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:73]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:74]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:81]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:82]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:83]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:84]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:87]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:88]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:89]
CRITICAL WARNING: [Common 17-170] Unknown option '->', please type 'set_property -help' for usage info. [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc:90]
Finished Parsing XDC File [/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/xdc/fpga_zed.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[0].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[10].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[11].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[12].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[13].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[14].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[15].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[16].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[17].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[18].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[19].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[1].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[20].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[21].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[22].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[23].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[24].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[25].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[26].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[27].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[28].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[29].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[2].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[30].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[31].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[3].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[4].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[5].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[6].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[7].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[8].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/IDX_SL_DT[9].IOPAD_SL_DT has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_AD_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_OE_N_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_PKTEND_N_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_RD_N_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/SL_WR_N_reg has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.844 ; gain = 0.000 ; free physical = 4583 ; free virtual = 81245
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 56 instances

20 Infos, 134 Warnings, 27 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2955.844 ; gain = 83.809 ; free physical = 4583 ; free virtual = 81245
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3019.875 ; gain = 64.031 ; free physical = 4588 ; free virtual = 81249

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 134dbdde0

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3019.875 ; gain = 0.000 ; free physical = 4583 ; free virtual = 81244

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int[16]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[16]_i_1 into driver instance design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/SYS_RST_N_INST_0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/u2f_wr_full_inferred_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tready_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head[4]_i_1__0 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/fifo_head[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head[4]_i_1 into driver instance design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_u2f_fifo/fifo_head[4]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s0/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__0 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s1/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_s2/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/arlen_reg[0]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/arlen_reg[5]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_1__2 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_mtos_sd/u_axi_arbiter_mtos_m3/u_axi_fifo_sync/fifo_head[4]_i_2__2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/dividend_q[3]_i_2 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/divisor_q[62]_i_3, which resulted in an inversion of 127 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/dividend_q[31]_i_24 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/csr_wdata_e1_q[31]_i_3, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/divisor_q[62]_i_5 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/operand_b_e1_q[32]_i_2, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q[31]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q[31]_i_4, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_mux/select_q_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_mux/select_q_i_2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/pc_f_q[31]_i_1 into driver instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/pc_f_q[31]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15333ef63

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4348 ; free virtual = 81010
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Retarget, 166 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1741bb119

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4348 ; free virtual = 81010
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 581 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a664b514

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4350 ; free virtual = 81012
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 922 cells
INFO: [Opt 31-1021] In phase Sweep, 510 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a664b514

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4349 ; free virtual = 81011
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a664b514

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4349 ; free virtual = 81011
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_regfile/result_q[31]_i_3 into driver instance design_riscv_cache_i/rstmgra_0/inst/cpu_resetn_INST_0, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 18ebcceff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4350 ; free virtual = 81012
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 178 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |             116  |                                            166  |
|  Constant propagation         |              13  |             581  |                                            167  |
|  Sweep                        |              12  |             922  |                                            510  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            178  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4350 ; free virtual = 81012
Ending Logic Optimization Task | Checksum: 2c9499d51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3201.969 ; gain = 0.000 ; free physical = 4350 ; free virtual = 81012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 36 BRAM(s) out of a total of 79 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 1 Total Ports: 158
Ending PowerOpt Patch Enables Task | Checksum: 245cd2f16

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4279 ; free virtual = 80946
Ending Power Optimization Task | Checksum: 245cd2f16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3596.438 ; gain = 394.469 ; free physical = 4287 ; free virtual = 80955

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2087587b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4271 ; free virtual = 80939
Ending Final Cleanup Task | Checksum: 2087587b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4271 ; free virtual = 80939

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4271 ; free virtual = 80939
Ending Netlist Obfuscation Task | Checksum: 2087587b5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4271 ; free virtual = 80939
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 134 Warnings, 27 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.438 ; gain = 640.594 ; free physical = 4271 ; free virtual = 80939
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4273 ; free virtual = 80943
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_riscv_cache_wrapper_drc_opted.rpt -pb design_riscv_cache_wrapper_drc_opted.pb -rpx design_riscv_cache_wrapper_drc_opted.rpx
Command: report_drc -file design_riscv_cache_wrapper_drc_opted.rpt -pb design_riscv_cache_wrapper_drc_opted.pb -rpx design_riscv_cache_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[0] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[0]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[2]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[1] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[1]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[3]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[2] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[2]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[4]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[3] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[5]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[4] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[4]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[6]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[5] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[5]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[7]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[6] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[6]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[8]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[7] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[7]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[9]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[8]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[10]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRARDADDR[9] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRARDADDR[9]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Twaddr_reg[11]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[10] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[10]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[12]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[11] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[11]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[13]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[12] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[12]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[14]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[13] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[13]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[15]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0 has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/mem_reg_0_0_0/ADDRBWRADDR[14] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/u_mem_axi_core/ADDRBWRADDR[14]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_mem_axi/Traddr_reg[16]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_cu2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_gpif2mst/u_du2f/WIDTH_32.BLK_512.u_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u2f_ready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_read_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_read_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_read_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/u_f2u_fifo/rd_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/FSM_onehot_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/regArid_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/regArid_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_head_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_tail_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg has an input control pin design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/Mem_reg/ADDRARDADDR[8] (net: design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/u_fifo/bram_addr_rd[3]) which is driven by a register (design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi_switch_m3s3/u_axi_stom_m0/u_axi_arbiter_stom_s3/rgrant_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4198 ; free virtual = 80861
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19ee80615

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4198 ; free virtual = 80861
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4198 ; free virtual = 80861

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10bc259ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4222 ; free virtual = 80890

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1794c51a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4267 ; free virtual = 80938

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1794c51a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4267 ; free virtual = 80938
Phase 1 Placer Initialization | Checksum: 1794c51a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4267 ; free virtual = 80938

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ec81a11a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4297 ; free virtual = 80968

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c3aa2498

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4297 ; free virtual = 80968

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1911402e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4297 ; free virtual = 80968

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 384 LUTNM shape to break, 533 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 94, two critical 290, total 384, new lutff created 51
INFO: [Physopt 32-1138] End 1 Pass. Optimized 615 nets or LUTs. Breaked 384 LUTs, combined 231 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4329 ; free virtual = 81004

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          384  |            231  |                   615  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          384  |            231  |                   615  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 682212b9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4327 ; free virtual = 81002
Phase 2.4 Global Placement Core | Checksum: 12213c1e5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4325 ; free virtual = 81000
Phase 2 Global Placement | Checksum: 12213c1e5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4325 ; free virtual = 81000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c2664a8c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4324 ; free virtual = 80999

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c484f73d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4320 ; free virtual = 80995

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ea8baa65

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4320 ; free virtual = 80995

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15d5238ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4320 ; free virtual = 80995

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 142766862

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4326 ; free virtual = 81002

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e81e4cfa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4291 ; free virtual = 80967

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a90c4aa8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4292 ; free virtual = 80968

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f3c5fc42

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4292 ; free virtual = 80968

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15303cb9d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4289 ; free virtual = 80965
Phase 3 Detail Placement | Checksum: 15303cb9d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4272 ; free virtual = 80948

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f144f60e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.521 | TNS=-9726.969 |
Phase 1 Physical Synthesis Initialization | Checksum: b7062564

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4277 ; free virtual = 80952
INFO: [Place 46-33] Processed net design_riscv_cache_i/rstmgra_0/inst/GPIN[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 152920d61

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4277 ; free virtual = 80953
Phase 4.1.1.1 BUFG Insertion | Checksum: f144f60e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4278 ; free virtual = 80954

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.801. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20f0ae469

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4280 ; free virtual = 80956

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4280 ; free virtual = 80956
Phase 4.1 Post Commit Optimization | Checksum: 20f0ae469

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4280 ; free virtual = 80956

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20f0ae469

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20f0ae469

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958
Phase 4.3 Placer Reporting | Checksum: 20f0ae469

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c8688c9b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958
Ending Placer Task | Checksum: 1ceac4371

Time (s): cpu = 00:00:58 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4282 ; free virtual = 80958
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 176 Warnings, 27 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4309 ; free virtual = 80985
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4263 ; free virtual = 80960
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_riscv_cache_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4217 ; free virtual = 80898
INFO: [runtcl-4] Executing : report_utilization -file design_riscv_cache_wrapper_utilization_placed.rpt -pb design_riscv_cache_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_riscv_cache_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4217 ; free virtual = 80899
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.99s |  WALL: 0.81s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4202 ; free virtual = 80884

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.801 | TNS=-9097.339 |
Phase 1 Physical Synthesis Initialization | Checksum: 16be34509

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4202 ; free virtual = 80885
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.801 | TNS=-9097.339 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16be34509

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4202 ; free virtual = 80885

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.801 | TNS=-9097.339 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/dcache_cacheable_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_cacheable_q. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_cacheable_q_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag1/mem_unaligned_e2_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.763 | TNS=-9097.058 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[11]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_data_wr_q[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.690 | TNS=-9097.042 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.668 | TNS=-9096.839 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_data_wr_q[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[0]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_wr_q[3]_i_14_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.532 | TNS=-9091.805 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_10_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.518 | TNS=-9083.122 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_cacheable_q_reg_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/take_interrupt_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.513 | TNS=-9083.116 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/mem_wr_q_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.509 | TNS=-9064.273 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.436 | TNS=-9059.087 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[7].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[7]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.435 | TNS=-9059.211 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[25]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.435 | TNS=-9059.436 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[27]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.433 | TNS=-9059.644 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[17].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[17]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.433 | TNS=-9059.770 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[23]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.428 | TNS=-9059.901 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[28].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[28]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.428 | TNS=-9060.110 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[29].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[29]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.428 | TNS=-9060.247 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[31]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.423 | TNS=-9060.448 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[10]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.423 | TNS=-9060.551 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.382 | TNS=-9049.090 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[7].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[7]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.376 | TNS=-9048.967 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/u_lsu/mem_addr_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.333 | TNS=-9046.853 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.236 | TNS=-9008.068 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[17].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[17]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.236 | TNS=-9008.142 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[29].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[29]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.225 | TNS=-9008.350 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[23]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.208 | TNS=-9008.436 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.205 | TNS=-9008.481 |
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/scoreboard_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.192 | TNS=-8894.955 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[27]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.190 | TNS=-8894.969 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[10]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.188 | TNS=-8894.936 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[28].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[28]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.176 | TNS=-8895.003 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[31]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.063 | TNS=-8895.146 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.053 | TNS=-8889.522 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/scoreboard_r1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_171_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.047 | TNS=-8803.289 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[28].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[28]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.027 | TNS=-8803.015 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.012 | TNS=-8756.151 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[29].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[29]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.010 | TNS=-8755.805 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[31]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.896 | TNS=-8755.461 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[27]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.894 | TNS=-8755.240 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.890 | TNS=-8755.101 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[17].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[17]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.878 | TNS=-8754.901 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/take_interrupt_q_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.872 | TNS=-8730.317 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[10]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.862 | TNS=-8730.246 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.850 | TNS=-8728.874 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_3_comp_4.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/exception_e1_q[4]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.846 | TNS=-8716.478 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.842 | TNS=-8713.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.839 | TNS=-8710.585 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag1_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag1_hit_w0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/lookup_addr_q_reg[24][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.805 | TNS=-8667.371 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/lookup_addr_q_reg[24][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.748 | TNS=-8546.643 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_8_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_8
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.718 | TNS=-8546.313 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.713 | TNS=-8542.153 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.690 | TNS=-8523.150 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/lookup_addr_q_reg[24][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.669 | TNS=-8451.487 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q00_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q0_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/S[0]. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/i__carry_i_4__0_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/pmem_rd_q_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.634 | TNS=-8448.433 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.630 | TNS=-8440.533 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.629 | TNS=-8440.356 |
INFO: [Physopt 32-710] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.624 | TNS=-8440.178 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.618 | TNS=-8407.440 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.601 | TNS=-8394.035 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.599 | TNS=-8394.003 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.589 | TNS=-8393.929 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.584 | TNS=-8382.892 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/pmem_addr_q00_in[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/pmem_rd_q_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/data_write_addr_q[10]_i_9_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/data_write_addr_q[10]_i_9
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/data_write_addr_q[10]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.544 | TNS=-8366.382 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.542 | TNS=-8366.316 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.533 | TNS=-8366.261 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23].  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q_reg[23]
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.528 | TNS=-8366.045 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.524 | TNS=-8365.936 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.519 | TNS=-8365.722 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/data_write_addr_q[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/pmem_len_q[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/pmem_len_q[7]_i_17_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/pmem_len_q[7]_i_17
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_dcache/u_core/u_tag0/pmem_len_q[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.494 | TNS=-8283.483 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_pc_q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/skid_valid_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/u_exec/branch_taken_r01_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/u_exec/branch_taken_r0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.487 | TNS=-8282.916 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.486 | TNS=-8282.823 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.485 | TNS=-8282.787 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/u_exec/less_than_signed01_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_139_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[11][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/writeback_mem_value_w[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.478 | TNS=-8281.284 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.469 | TNS=-8281.111 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.467 | TNS=-8281.061 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_77_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.466 | TNS=-8280.243 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[4]_i_6_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[4]_i_6
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[4]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.454 | TNS=-8280.190 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_comp
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[29]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.454 | TNS=-8279.875 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_75_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.451 | TNS=-8277.807 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[19]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.447 | TNS=-8277.597 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.446 | TNS=-8277.581 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.432 | TNS=-8277.525 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_2
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.426 | TNS=-8277.519 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/branch_d_exec_request_w_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/icache_rd_w. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/branch_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.425 | TNS=-8220.775 |
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.419 | TNS=-8220.759 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.419 | TNS=-8220.668 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.418 | TNS=-8220.510 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.418 | TNS=-8220.351 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[31]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.417 | TNS=-8220.074 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.413 | TNS=-8218.752 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.409 | TNS=-8218.651 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.406 | TNS=-8218.532 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_4_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_4
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.396 | TNS=-8218.506 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/writeback_mem_value_w[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.393 | TNS=-8216.567 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.391 | TNS=-8216.412 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[15]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/writeback_mem_value_w[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.384 | TNS=-8214.867 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[30]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.383 | TNS=-8214.754 |
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_11_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_11
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[28]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.381 | TNS=-8214.660 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[12]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.380 | TNS=-8214.372 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_exec/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[9]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/u_exec/greater_than_signed00_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[30][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/u_lsu_request/writeback_mem_value_w[29]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[23]_i_13
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_6_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[7]_i_6
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[27][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[11][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_2_n_0.  Re-placed instance design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[17]_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/exception_e1_q[4]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/result_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/pipe_result_e2_w[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/result_q[20]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/scoreboard_r1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[1]. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 16be34509

Time (s): cpu = 00:01:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4216 ; free virtual = 80891

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/scoreboard_r1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_lsu/mem_data_wr_q_reg[31]_0[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/clk_wiz_0/inst/clk_out2_design_riscv_cache_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_unaligned_e2_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_valid_q_reg_48[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/mem_addr_q[7]_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/take_interrupt_q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/opcode_issue_r3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q_reg[31]_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/rd_result_e1_q[31]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/scoreboard_r1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/rd_result_e1_q[31]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_data0/u_core/fetch_dec_instr_w[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag1/ram_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/tag0_hit_w0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/lookup_addr_q_reg[24][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_issue/u_pipe_ctrl/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_icache/u_tag0/tag0_data_out_w[1]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 16be34509

Time (s): cpu = 00:01:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4214 ; free virtual = 80889
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4214 ; free virtual = 80889
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.306 | TNS=-8208.276 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.495  |        889.063  |            0  |              0  |                   110  |           0  |           2  |  00:00:14  |
|  Total          |          1.495  |        889.063  |            0  |              0  |                   110  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4214 ; free virtual = 80889
Ending Physical Synthesis Task | Checksum: 146c92f44

Time (s): cpu = 00:01:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4214 ; free virtual = 80889
INFO: [Common 17-83] Releasing license: Implementation
625 Infos, 176 Warnings, 27 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4214 ; free virtual = 80889
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4191 ; free virtual = 80887
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 86cee017 ConstDB: 0 ShapeSum: 357c992f RouteDB: 0
Post Restoration Checksum: NetGraph: caba19c5 NumContArr: 68fd5bbc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 133b77581

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4067 ; free virtual = 80748

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133b77581

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4073 ; free virtual = 80754

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 133b77581

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4038 ; free virtual = 80720

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 133b77581

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4038 ; free virtual = 80720
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15140dfe4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4017 ; free virtual = 80699
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.993 | TNS=-7063.948| WHS=-0.186 | THS=-106.735|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1b98b4bd2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4035 ; free virtual = 80718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.993 | TNS=-6867.326| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d6abdaf2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4034 ; free virtual = 80717

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00491871 %
  Global Horizontal Routing Utilization  = 0.00878972 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12697
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12665
  Number of Partially Routed Nets     = 32
  Number of Node Overlaps             = 16

Phase 2 Router Initialization | Checksum: 1319a557a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4010 ; free virtual = 80693

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1319a557a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.438 ; gain = 0.000 ; free physical = 4010 ; free virtual = 80693
Phase 3 Initial Routing | Checksum: 259230f71

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 4010 ; free virtual = 80694
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=========================================+=========================================+=======================================================================================================+
| Launch Clock                            | Capture Clock                           | Pin                                                                                                   |
+=========================================+=========================================+=======================================================================================================+
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_buffer_q_reg[38]/D |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_riscv_cache_core/u_core/u_fetch/skid_buffer_q_reg[39]/D |
+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4392
 Number of Nodes with overlaps = 1564
 Number of Nodes with overlaps = 841
 Number of Nodes with overlaps = 554
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.127 | TNS=-10550.599| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1de294497

Time (s): cpu = 00:01:10 ; elapsed = 00:00:30 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 4066 ; free virtual = 80750

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 557
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.889 | TNS=-9945.078| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1215fed2e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 4042 ; free virtual = 80730

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 678
 Number of Nodes with overlaps = 496
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.505 | TNS=-9627.269| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 238961515

Time (s): cpu = 00:01:47 ; elapsed = 00:00:46 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 4058 ; free virtual = 80747

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 739
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.594 | TNS=-9838.478| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14951063f

Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3935 ; free virtual = 80741
Phase 4 Rip-up And Reroute | Checksum: 14951063f

Time (s): cpu = 00:02:07 ; elapsed = 00:00:54 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3934 ; free virtual = 80740

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23946c037

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3924 ; free virtual = 80742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.390 | TNS=-9330.666| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15cdff9f1

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3913 ; free virtual = 80731

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15cdff9f1

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3913 ; free virtual = 80732
Phase 5 Delay and Skew Optimization | Checksum: 15cdff9f1

Time (s): cpu = 00:02:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3914 ; free virtual = 80734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 112c822db

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3898 ; free virtual = 80744
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.372 | TNS=-9295.075| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17f8fc28b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3897 ; free virtual = 80744
Phase 6 Post Hold Fix | Checksum: 17f8fc28b

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3897 ; free virtual = 80744

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.23905 %
  Global Horizontal Routing Utilization  = 6.1474 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X45Y35 -> INT_R_X45Y35
   INT_R_X45Y32 -> INT_R_X45Y32
   INT_R_X47Y32 -> INT_R_X47Y32
   INT_L_X34Y30 -> INT_L_X34Y30
   INT_R_X41Y30 -> INT_R_X41Y30
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X46Y31 -> INT_L_X46Y31
   INT_L_X46Y30 -> INT_L_X46Y30

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 15c094726

Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3886 ; free virtual = 80739

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15c094726

Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 3599.590 ; gain = 3.152 ; free physical = 3885 ; free virtual = 80739

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121f3b06f

Time (s): cpu = 00:02:11 ; elapsed = 00:00:56 . Memory (MB): peak = 3647.613 ; gain = 51.176 ; free physical = 3856 ; free virtual = 80735

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.372 | TNS=-9295.075| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 121f3b06f

Time (s): cpu = 00:02:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3647.613 ; gain = 51.176 ; free physical = 3841 ; free virtual = 80753
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:12 ; elapsed = 00:00:56 . Memory (MB): peak = 3647.613 ; gain = 51.176 ; free physical = 3899 ; free virtual = 80815

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
647 Infos, 177 Warnings, 27 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:15 ; elapsed = 00:00:57 . Memory (MB): peak = 3647.613 ; gain = 51.176 ; free physical = 3899 ; free virtual = 80815
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3647.613 ; gain = 0.000 ; free physical = 3796 ; free virtual = 80796
INFO: [Common 17-1381] The checkpoint '/home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_riscv_cache_wrapper_drc_routed.rpt -pb design_riscv_cache_wrapper_drc_routed.pb -rpx design_riscv_cache_wrapper_drc_routed.rpx
Command: report_drc -file design_riscv_cache_wrapper_drc_routed.rpt -pb design_riscv_cache_wrapper_drc_routed.pb -rpx design_riscv_cache_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_riscv_cache_wrapper_methodology_drc_routed.rpt -pb design_riscv_cache_wrapper_methodology_drc_routed.pb -rpx design_riscv_cache_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_riscv_cache_wrapper_methodology_drc_routed.rpt -pb design_riscv_cache_wrapper_methodology_drc_routed.pb -rpx design_riscv_cache_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sogang/pjt/team2/codes/riscv_platform/riscv32im_soc/hw/impl.ip_integrator/zed.confmc/project_design_riscv_cache/project_design_riscv_cache.runs/impl_1/design_riscv_cache_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_riscv_cache_wrapper_power_routed.rpt -pb design_riscv_cache_wrapper_power_summary_routed.pb -rpx design_riscv_cache_wrapper_power_routed.rpx
Command: report_power -file design_riscv_cache_wrapper_power_routed.rpt -pb design_riscv_cache_wrapper_power_summary_routed.pb -rpx design_riscv_cache_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
659 Infos, 177 Warnings, 27 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_riscv_cache_wrapper_route_status.rpt -pb design_riscv_cache_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_riscv_cache_wrapper_timing_summary_routed.rpt -pb design_riscv_cache_wrapper_timing_summary_routed.pb -rpx design_riscv_cache_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_riscv_cache_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_riscv_cache_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_riscv_cache_wrapper_bus_skew_routed.rpt -pb design_riscv_cache_wrapper_bus_skew_routed.pb -rpx design_riscv_cache_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 16:38:22 2025...
