make[1]: Entering directory '/workspaces/practice/risc-v'
ðŸ”§ Compiling assembly: concepts/load.s      
riscv64-unknown-elf-gcc -c -march=rv32i -mabi=ilp32 -nostartfiles -nostdlib -g -O0 -o build/load.o concepts/load.s
concepts/load.s: Assembler messages:
concepts/load.s: Warning: end of file not at end of a line; newline inserted
ðŸ”— Linking for simulation: build/load-sim.elf     
riscv64-unknown-elf-gcc -march=rv32i -mabi=ilp32 -nostartfiles -nostdlib -g -O0 -Wl,--build-id=none -Wl,-Map,build/load.map -T linker_sim.ld -o build/load-sim.elf build/load.o
ðŸŽ¯ STEP 4: Running hardware simulation for concept 'load'
   Testing: rtl/load.v            with tests/load.sim.cpp     
verilator -cc rtl/load.v            --exe tests/load.sim.cpp      \
	-CFLAGS "-O2 -std=c++17" -o load-sim
make -C obj_dir -f Vload.mk
make[2]: Entering directory '/workspaces/practice/risc-v/obj_dir'
g++  -I.  -MMD -I/opt/oss-cad-suite/share/verilator/include -I/opt/oss-cad-suite/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O2 -std=c++17   -Os -c -o load.o ../tests/load.sim.cpp
g++ -Os  -I.  -MMD -I/opt/oss-cad-suite/share/verilator/include -I/opt/oss-cad-suite/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O2 -std=c++17   -c -o verilated.o /opt/oss-cad-suite/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/opt/oss-cad-suite/share/verilator/include -I/opt/oss-cad-suite/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O2 -std=c++17   -c -o verilated_threads.o /opt/oss-cad-suite/share/verilator/include/verilated_threads.cpp
python3 /opt/oss-cad-suite/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vload.cpp Vload___024root__DepSet_h2dbf5192__0.cpp Vload___024root__DepSet_hb5b5c11e__0.cpp Vload___024root__Slow.cpp Vload___024root__DepSet_h2dbf5192__0__Slow.cpp Vload___024root__DepSet_hb5b5c11e__0__Slow.cpp Vload__Syms.cpp > Vload__ALL.cpp
g++ -Os  -I.  -MMD -I/opt/oss-cad-suite/share/verilator/include -I/opt/oss-cad-suite/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O2 -std=c++17   -c -o Vload__ALL.o Vload__ALL.cpp
echo "" > Vload__ALL.verilator_deplist.tmp
Archive ar -rcs Vload__ALL.a Vload__ALL.o
g++    load.o verilated.o verilated_threads.o Vload__ALL.a    -pthread -lpthread -latomic   -o load-sim
rm Vload__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/workspaces/practice/risc-v/obj_dir'
cp obj_dir/load-sim build/load-sim
   Simulation results:
build/load-sim
=== RISC-V Load Operation Simulation ===
Testing: li x31,1337; sw x31,0(x0); lw x7,0(x0)
Expected result: x7 should contain 1337

Reset complete, starting simulation...
Fetch: PC=0x00000000, Instr=0x53900f93
Cycle 1
ADDI x31, x0, 1337 -> x31 = 0x00000000
Cycle 2
Fetch: PC=0x00000004, Instr=0x00000297
Cycle 3
AUIPC x5, 0x00000 -> x5 = 0x00000004
Cycle 4
Fetch: PC=0x00000008, Instr=0xffc28293
Cycle 5
ADDI x5, x5, 4294967292 -> x5 = 0x00000004
Cycle 6
Fetch: PC=0x0000000c, Instr=0x01f2a023
Cycle 7
SW x31, 0(x5) -> Mem[0x00000000] = 0x00000539
Cycle 8
Fetch: PC=0x00000010, Instr=0x0002a383
Cycle 9
LW x7, 0(x5) -> x7 = 0x00000539
Cycle 10
Fetch: PC=0x00000014, Instr=0x0000006f
Cycle 11
Program finished: x7 = 1337
Cycle 12

=== Results ===
Simulation completed in 12 cycles
Final result: 1337
TEST_RESULT: PASS
âœ… Load operation worked correctly!
LOADED_VALUE: 1337
make[1]: Leaving directory '/workspaces/practice/risc-v'
