{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@224:239@HdlStmProcess", "    .outclock (eth_tx_clk),\n    .dataout (eth_tx_clk_out));\n\n  assign eth_tx_reset_s = ~sys_pll_locked_s;\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n  end\n\n  genvar n;\n  generate\n  for (n = 0; n < 4; n = n + 1) begin: g_align_1\n  ad_jesd_align i_jesd_align (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[229, "  always @(posedge rx_clk) begin\n"], [230, "    rx_sysref_m1 <= rx_sysref_s;\n"], [231, "    rx_sysref_m2 <= rx_sysref_m1;\n"], [232, "    rx_sysref_m3 <= rx_sysref_m2;\n"], [233, "    rx_sysref <= rx_sysref_m2 & ~rx_sysref_m3;\n"], [234, "  end\n"]], "Add": []}}