{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@62:78@HdlStmProcess", "wire [WIDTH-1+58:0] full_state;\n\nassign full_state = {state,DESCRAMBLE ? data_in : feedback};\nassign feedback = full_state[WIDTH-1+58:58] ^ full_state[WIDTH-1:39] ^ data_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    data_out = data_in;\n  end else begin\n    data_out = feedback;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= {1'b1,57'b0};\n  end else begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@55:65", "\n  input [WIDTH-1:0] data_in,\n  output reg [WIDTH-1:0] data_out\n);\n\nreg [57:0] state = {1'b1,57'b0};\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+58:0] full_state;\n\nassign full_state = {state,DESCRAMBLE ? data_in : feedback};\nassign feedback = full_state[WIDTH-1+58:58] ^ full_state[WIDTH-1:39] ^ data_in;\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@56:66", "  input [WIDTH-1:0] data_in,\n  output reg [WIDTH-1:0] data_out\n);\n\nreg [57:0] state = {1'b1,57'b0};\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+58:0] full_state;\n\nassign full_state = {state,DESCRAMBLE ? data_in : feedback};\nassign feedback = full_state[WIDTH-1+58:58] ^ full_state[WIDTH-1:39] ^ data_in;\n\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@57:67", "  output reg [WIDTH-1:0] data_out\n);\n\nreg [57:0] state = {1'b1,57'b0};\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+58:0] full_state;\n\nassign full_state = {state,DESCRAMBLE ? data_in : feedback};\nassign feedback = full_state[WIDTH-1+58:58] ^ full_state[WIDTH-1:39] ^ data_in;\n\nalways @(*) begin\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@60:70", "reg [57:0] state = {1'b1,57'b0};\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+58:0] full_state;\n\nassign full_state = {state,DESCRAMBLE ? data_in : feedback};\nassign feedback = full_state[WIDTH-1+58:58] ^ full_state[WIDTH-1:39] ^ data_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    data_out = data_in;\n  end else begin\n"], ["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@59:69", "\nreg [57:0] state = {1'b1,57'b0};\nwire [WIDTH-1:0] feedback;\nwire [WIDTH-1+58:0] full_state;\n\nassign full_state = {state,DESCRAMBLE ? data_in : feedback};\nassign feedback = full_state[WIDTH-1+58:58] ^ full_state[WIDTH-1:39] ^ data_in;\n\nalways @(*) begin\n  if (enable == 1'b0) begin\n    data_out = data_in;\n"]], "Diff Content": {"Delete": [[67, "always @(*) begin\n"], [68, "  if (enable == 1'b0) begin\n"], [69, "    data_out = data_in;\n"], [70, "  end else begin\n"], [71, "    data_out = feedback;\n"], [73, "end\n"]], "Add": [[71, "  always @(*) begin\n"], [71, "    if (enable == 1'b0) begin\n"], [71, "      data_out = data_in;\n"], [71, "    end else begin\n"], [71, "      data_out = feedback;\n"], [71, "    end\n"]]}}