# TCL File Generated by Component Editor 18.0
# Wed Apr 08 12:34:35 MDT 2020
# DO NOT MODIFY


# 
# mux_ddr "mux_ddr" v1.0
#  2020.04.08.12:34:35
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module mux_ddr
# 
set_module_property DESCRIPTION ""
set_module_property NAME mux_ddr
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME mux_ddr
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property GROUP "FPGA Open Speech Tools"

# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mux_ddr
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file mux_ddr.v VERILOG PATH mux_ddr.v TOP_LEVEL_FILE
add_fileset_file mux_ddr_hw.tcl OTHER PATH mux_ddr_hw.tcl


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_sink
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock clk Input 1


# 
# connection point altera_axi_master
# 
add_interface altera_axi_master axi start
set_interface_property altera_axi_master associatedClock clock_sink
set_interface_property altera_axi_master associatedReset reset
set_interface_property altera_axi_master readIssuingCapability 1
set_interface_property altera_axi_master writeIssuingCapability 1
set_interface_property altera_axi_master combinedIssuingCapability 1
set_interface_property altera_axi_master ENABLED true
set_interface_property altera_axi_master EXPORT_OF ""
set_interface_property altera_axi_master PORT_NAME_MAP ""
set_interface_property altera_axi_master CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_master SVD_ADDRESS_GROUP ""

add_interface_port altera_axi_master hps_master_araddr araddr Output 32
add_interface_port altera_axi_master hps_master_arburst arburst Output 2
add_interface_port altera_axi_master hps_master_arcache arcache Output 4
add_interface_port altera_axi_master hps_master_arid arid Output 4
add_interface_port altera_axi_master hps_master_arlen arlen Output 4
add_interface_port altera_axi_master hps_master_arlock arlock Output 2
add_interface_port altera_axi_master hps_master_arprot arprot Output 3
add_interface_port altera_axi_master hps_master_arready arready Input 1
add_interface_port altera_axi_master hps_master_arsize arsize Output 3
add_interface_port altera_axi_master hps_master_aruser aruser Output 5
add_interface_port altera_axi_master hps_master_arvalid arvalid Output 1
add_interface_port altera_axi_master hps_master_awaddr awaddr Output 32
add_interface_port altera_axi_master hps_master_awburst awburst Output 2
add_interface_port altera_axi_master hps_master_awcache awcache Output 4
add_interface_port altera_axi_master hps_master_awid awid Output 4
add_interface_port altera_axi_master hps_master_awlen awlen Output 4
add_interface_port altera_axi_master hps_master_awlock awlock Output 2
add_interface_port altera_axi_master hps_master_awprot awprot Output 3
add_interface_port altera_axi_master hps_master_awready awready Input 1
add_interface_port altera_axi_master hps_master_awsize awsize Output 3
add_interface_port altera_axi_master hps_master_awuser awuser Output 5
add_interface_port altera_axi_master hps_master_awvalid awvalid Output 1
add_interface_port altera_axi_master hps_master_bid bid Input 4
add_interface_port altera_axi_master hps_master_bready bready Output 1
add_interface_port altera_axi_master hps_master_bresp bresp Input 2
add_interface_port altera_axi_master hps_master_bvalid bvalid Input 1
add_interface_port altera_axi_master hps_master_rdata rdata Input 32
add_interface_port altera_axi_master hps_master_rid rid Input 4
add_interface_port altera_axi_master hps_master_rlast rlast Input 1
add_interface_port altera_axi_master hps_master_rready rready Output 1
add_interface_port altera_axi_master hps_master_rresp rresp Input 2
add_interface_port altera_axi_master hps_master_rvalid rvalid Input 1
add_interface_port altera_axi_master hps_master_wdata wdata Output 32
add_interface_port altera_axi_master hps_master_wid wid Output 4
add_interface_port altera_axi_master hps_master_wlast wlast Output 1
add_interface_port altera_axi_master hps_master_wready wready Input 1
add_interface_port altera_axi_master hps_master_wstrb wstrb Output 4
add_interface_port altera_axi_master hps_master_wvalid wvalid Output 1


# 
# connection point altera_axi_slave
# 
add_interface altera_axi_slave axi end
set_interface_property altera_axi_slave associatedClock clock_sink
set_interface_property altera_axi_slave associatedReset reset
set_interface_property altera_axi_slave readAcceptanceCapability 1
set_interface_property altera_axi_slave writeAcceptanceCapability 1
set_interface_property altera_axi_slave combinedAcceptanceCapability 1
set_interface_property altera_axi_slave readDataReorderingDepth 1
set_interface_property altera_axi_slave bridgesToMaster ""
set_interface_property altera_axi_slave ENABLED true
set_interface_property altera_axi_slave EXPORT_OF ""
set_interface_property altera_axi_slave PORT_NAME_MAP ""
set_interface_property altera_axi_slave CMSIS_SVD_VARIABLES ""
set_interface_property altera_axi_slave SVD_ADDRESS_GROUP ""

add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awid awid Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awaddr awaddr Input 29
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awlen awlen Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awsize awsize Input 3
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awburst awburst Input 2
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awlock awlock Input 2
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awcache awcache Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awprot awprot Input 3
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awvalid awvalid Input 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awready awready Output 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_awuser awuser Input 5
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_wid wid Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_wdata wdata Input 32
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_wstrb wstrb Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_wlast wlast Input 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_wvalid wvalid Input 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_wready wready Output 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_bid bid Output 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_bresp bresp Output 2
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_bvalid bvalid Output 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_bready bready Input 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arid arid Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_araddr araddr Input 29
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arlen arlen Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arsize arsize Input 3
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arburst arburst Input 2
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arlock arlock Input 2
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arcache arcache Input 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arprot arprot Input 3
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arvalid arvalid Input 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_arready arready Output 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_aruser aruser Input 5
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_rid rid Output 4
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_rdata rdata Output 32
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_rresp rresp Output 2
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_rlast rlast Output 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_rvalid rvalid Output 1
add_interface_port altera_axi_slave arria10_hps_0_h2f_axi_master_rready rready Input 1


# 
# connection point addr_sel_pio
# 
add_interface addr_sel_pio conduit end
set_interface_property addr_sel_pio associatedClock clock_sink
set_interface_property addr_sel_pio associatedReset reset
set_interface_property addr_sel_pio ENABLED true
set_interface_property addr_sel_pio EXPORT_OF ""
set_interface_property addr_sel_pio PORT_NAME_MAP ""
set_interface_property addr_sel_pio CMSIS_SVD_VARIABLES ""
set_interface_property addr_sel_pio SVD_ADDRESS_GROUP ""

add_interface_port addr_sel_pio add_sel add_sel Input 3

