#ifndef RES_R04_00_H
#define RES_R04_00_H

enum dRes_INDEX_R04_00 {
    /* BMDR */
    dRes_INDEX_R04_00_BMD_MODEL_e=0x7,
    /* DZR  */
    dRes_INDEX_R04_00_DZR_ROOM_e=0xA,
    /* EVT  */
    dRes_INDEX_R04_00_DAT_EVENT_LIST_e=0xD,
    dRes_INDEX_R04_00_STB_MIRROR_e=0xE,
    dRes_INDEX_R04_00_STB_SW_DEMO32_01_e=0xF,
    /* KCL  */
    dRes_INDEX_R04_00_KCL_ROOM_e=0x12,
    /* PLC  */
    dRes_INDEX_R04_00_PLC_ROOM_e=0x15,
};

enum dRes_ID_R04_00 {
    /* BMDR */
    dRes_ID_R04_00_BMD_MODEL_e=0x7,
    /* DZR  */
    dRes_ID_R04_00_DZR_ROOM_e=0xA,
    /* EVT  */
    dRes_ID_R04_00_DAT_EVENT_LIST_e=0xD,
    dRes_ID_R04_00_STB_MIRROR_e=0xE,
    dRes_ID_R04_00_STB_SW_DEMO32_01_e=0xF,
    /* KCL  */
    dRes_ID_R04_00_KCL_ROOM_e=0x12,
    /* PLC  */
    dRes_ID_R04_00_PLC_ROOM_e=0x15,
};

#endif /* !RES_R04_00_H */