/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  reg [8:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[1] ? celloutsig_0_1z : in_data[64];
  assign celloutsig_0_49z = celloutsig_0_4z ? celloutsig_0_18z : celloutsig_0_36z;
  assign celloutsig_1_3z = celloutsig_1_0z[5] ? celloutsig_1_1z : celloutsig_1_2z[0];
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? celloutsig_1_2z[3] : celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_3z ? in_data[148] : celloutsig_1_2z[2];
  assign celloutsig_1_10z = celloutsig_1_6z ? in_data[159] : celloutsig_1_8z;
  assign celloutsig_1_13z = celloutsig_1_7z[0] ? celloutsig_1_12z[2] : celloutsig_1_2z[2];
  assign celloutsig_0_11z = celloutsig_0_4z ? celloutsig_0_5z[8] : celloutsig_0_1z;
  assign celloutsig_0_18z = celloutsig_0_8z[0] ? celloutsig_0_1z : celloutsig_0_8z[2];
  assign celloutsig_0_24z = celloutsig_0_5z[4] ? celloutsig_0_14z : celloutsig_0_3z;
  assign celloutsig_1_4z = !(celloutsig_1_0z[9] ? celloutsig_1_0z[9] : celloutsig_1_1z);
  assign celloutsig_1_11z = !(celloutsig_1_6z ? celloutsig_1_10z : celloutsig_1_6z);
  assign celloutsig_1_14z = !(celloutsig_1_11z ? celloutsig_1_12z[2] : celloutsig_1_6z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[4] ? in_data[68] : in_data[72]);
  assign celloutsig_0_17z = !(celloutsig_0_14z ? celloutsig_0_15z : celloutsig_0_2z[4]);
  assign celloutsig_1_1z = | in_data[113:110];
  assign celloutsig_1_8z = | celloutsig_1_7z;
  assign celloutsig_0_36z = | { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, in_data[79:71], celloutsig_0_0z[6] };
  assign celloutsig_0_41z = | { celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_4z = | in_data[51:48];
  assign celloutsig_1_6z = | { celloutsig_1_3z, celloutsig_1_0z[9:3] };
  assign celloutsig_1_16z = | in_data[116:112];
  assign celloutsig_1_18z = | { celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, in_data[191:190], in_data[116:112] };
  assign celloutsig_1_19z = | { celloutsig_1_17z[3:2], celloutsig_1_2z };
  assign celloutsig_0_14z = | { celloutsig_0_11z, celloutsig_0_0z[4:0] };
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_1z, in_data[79:71] };
  assign celloutsig_0_23z = | { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z[8:7], celloutsig_0_1z, in_data[79:71] };
  assign celloutsig_0_0z = in_data[57:45] >>> in_data[92:80];
  assign celloutsig_1_0z = in_data[138:129] >>> in_data[124:115];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >>> in_data[187:183];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } >>> { celloutsig_1_2z[4:1], celloutsig_1_6z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:1] >>> celloutsig_0_5z[8:4];
  assign celloutsig_0_8z = { celloutsig_0_6z[4:2], celloutsig_0_4z, celloutsig_0_1z } >>> celloutsig_0_7z[5:1];
  assign celloutsig_0_2z = in_data[28:23] >>> { celloutsig_0_0z[9:5], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_12z } >>> { celloutsig_0_0z[8:1], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_50z = celloutsig_0_25z[7:5] ~^ { celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_17z };
  assign celloutsig_0_5z = celloutsig_0_0z[8:0] ~^ { celloutsig_0_2z[4], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_0z[4:3], celloutsig_1_10z } ~^ { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_17z = { in_data[148:147], celloutsig_1_4z, celloutsig_1_11z } ~^ { celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z } ~^ { celloutsig_0_8z[0], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_6z[3:1] ~^ { celloutsig_0_2z[4], celloutsig_0_4z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_5z[7], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
