
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/xilinx/Vivado/2014.2/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/xilinx/Vivado/2014.2/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/constrs_1/imports/audio_lab/zed_audio_constraints.xdc]
Finished Parsing XDC File [/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.srcs/constrs_1/imports/audio_lab/zed_audio_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1040.074 ; gain = 259.922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1051.102 ; gain = 9.902
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 167ab8f9d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1484.617 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 78 cells.
Phase 2 Constant Propagation | Checksum: 14cd96939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1484.617 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 199 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 177 unconnected cells.
Phase 3 Sweep | Checksum: fcb28900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.617 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fcb28900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.617 ; gain = 0.000
Implement Debug Cores | Checksum: 18a3a6fed
Logic Optimization | Checksum: 18a3a6fed

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
Ending Power Optimization Task | Checksum: fcb28900

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1484.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1484.617 ; gain = 444.480
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1484.680 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: af80f44b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1484.742 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1484.742 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1484.742 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 70f1da91

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1484.742 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 70f1da91

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1484.742 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 70f1da91

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1484.742 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: bcf5ec63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.645 ; gain = 69.902
Phase 2.1.4 Build Shapes/ HD Config | Checksum: bcf5ec63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.645 ; gain = 69.902

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 70f1da91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.645 ; gain = 69.902
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 70f1da91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.645 ; gain = 70.902

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 70f1da91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.645 ; gain = 70.902

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 0c57ed7a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.645 ; gain = 70.902
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 585bff4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.645 ; gain = 70.902

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 14c5ee427

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1558.645 ; gain = 73.902

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 13f7b50c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.645 ; gain = 74.902

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: f801d76a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902
Phase 2.1.6.1 Place Init Design | Checksum: 1308111ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1308111ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1308111ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1308111ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902
Phase 2.1 Placer Initialization Core | Checksum: 1308111ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902
Phase 2 Placer Initialization | Checksum: 1308111ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.645 ; gain = 74.902

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1075d44db

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 1604.656 ; gain = 119.914

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1075d44db

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 1604.656 ; gain = 119.914

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 118eadd50

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 1604.656 ; gain = 119.914

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 15c4f9354

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 1604.656 ; gain = 119.914

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 198329fbd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1604.656 ; gain = 119.914

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1a635b1ca

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1604.656 ; gain = 119.914
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1ac559508

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.602 ; gain = 139.859

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1ac559508

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.602 ; gain = 139.859
Phase 4 Detail Placement | Checksum: 1ac559508

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.602 ; gain = 139.859

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 196c6bddc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.602 ; gain = 139.859

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.263. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 210229077

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859
Phase 5.2 Post Placement Optimization | Checksum: 210229077

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 210229077

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 210229077

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859
Phase 5.4 Placer Reporting | Checksum: 210229077

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 29b2dec01

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 29b2dec01

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859
Ending Placer Task | Checksum: 1bb81e915

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.602 ; gain = 139.859
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 1624.602 ; gain = 139.922
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1624.664 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1624.664 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15426413f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1798.086 ; gain = 162.484

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15426413f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1798.086 ; gain = 162.484
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 14a3ad44d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.2    | TNS=0      | WHS=-0.185 | THS=-34    |

Phase 2 Router Initialization | Checksum: 14a3ad44d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19457631b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10b51da01

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.71   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 3f642195

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14112092a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.71   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14112092a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1807.125 ; gain = 171.523
Phase 4 Rip-up And Reroute | Checksum: 14112092a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 14112092a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.83   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14112092a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 14112092a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14112092a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.83   | TNS=0      | WHS=0.025  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 14112092a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.42187 %
  Global Horizontal Routing Utilization  = 0.473884 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14112092a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14112092a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: d71be059

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.83   | TNS=0      | WHS=0.025  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: d71be059

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: d71be059

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523

Routing Is Done.

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1807.125 ; gain = 171.523
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1807.125 ; gain = 182.461
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1807.125 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/student/svr24/ece5775/final_proj/audio_lab/audio/audio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  2 23:33:54 2015. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2014.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2084.957 ; gain = 277.832
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 23:33:54 2015...
