# Compile of project-phase2-testbench.v was successful.
vsim -voptargs=+acc work.cpu_ptb
# vsim -voptargs="+acc" work.cpu_ptb 
# Start time: 16:41:48 on Mar 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.PC_ad(fast)
# Loading work.Register(fast)
# Loading work.memory1c(fast)
# Loading work.br_control(fast)
# Loading work.control(fast)
# Loading work.BR_ad(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.CLA_4bit(fast)
# Loading work.Shifter(fast)
# Loading work.full_adder_1bit(fast)
# Loading work.BitCell(fast)
add wave -position insertpoint sim:/cpu_ptb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sskher  Hostname: WIN-8004  ProcessID: 3516
#           Attempting to use alternate WLF file "./wlft34zzwx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft34zzwx
add wave -position insertpoint sim:/cpu_ptb/DUT/*
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $stop    : I:/552/552_project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# Break in Module cpu_ptb at I:/552/552_project/project-phase2-testbench.v line 123
# Compile of RegFile.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.PC_ad(fast)
# Loading work.Register(fast)
# Loading work.memory1c(fast)
# Loading work.br_control(fast)
# Loading work.control(fast)
# Loading work.BR_ad(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.CLA_4bit(fast)
# Loading work.Shifter(fast)
# Loading work.full_adder_1bit(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $stop    : I:/552/552_project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# Break in Module cpu_ptb at I:/552/552_project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.PC_ad(fast)
# Loading work.Register(fast)
# Loading work.memory1c(fast)
# Loading work.br_control(fast)
# Loading work.control(fast)
# Loading work.BR_ad(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.CLA_4bit(fast)
# Loading work.Shifter(fast)
# Loading work.full_adder_1bit(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $stop    : I:/552/552_project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# Break in Module cpu_ptb at I:/552/552_project/project-phase2-testbench.v line 123
# End time: 17:05:20 on Mar 25,2024, Elapsed time: 0:23:32
# Errors: 0, Warnings: 1
