<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="gerbangAND.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chip.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chip.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="chip.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="chip.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chip.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="chip.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="chip.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="chip.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="chip.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="chip.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="chip.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="chip.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="chip.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chip.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="chip.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="chip.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="chip.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="chip.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="chip.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="chip.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chip.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="chip.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="chip.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="chip_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="chip_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="chip_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="chip_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="chip_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="chip_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="chip_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chip_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="chip_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="chip_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chip_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gerbangAND.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gerbangAND.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gerbangAND.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modAND2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modAND2.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="modAND2.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modAND2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modNOT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modNOT.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="modNOT.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modNOT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modOR2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="modOR2.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="modOR2.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="modOR2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3307068794489182882" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5052165852430981965" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1154405370919050076" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487257" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3896433013832646167" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487266" xil_pn:in_ck="-1124680377503054830" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7555518985752447586" xil_pn:start_ts="1417487257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="chip.lso"/>
      <outfile xil_pn:name="chip.ngc"/>
      <outfile xil_pn:name="chip.ngr"/>
      <outfile xil_pn:name="chip.prj"/>
      <outfile xil_pn:name="chip.stx"/>
      <outfile xil_pn:name="chip.syr"/>
      <outfile xil_pn:name="chip.xst"/>
      <outfile xil_pn:name="chip_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1417487286" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1241850745863519249" xil_pn:start_ts="1417487286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417487293" xil_pn:in_ck="4357782339306" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7138281334538744762" xil_pn:start_ts="1417487286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="chip.bld"/>
      <outfile xil_pn:name="chip.ngd"/>
      <outfile xil_pn:name="chip_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1417487300" xil_pn:in_ck="4357782339307" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4426187071945941580" xil_pn:start_ts="1417487293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="chip.pcf"/>
      <outfile xil_pn:name="chip_map.map"/>
      <outfile xil_pn:name="chip_map.mrp"/>
      <outfile xil_pn:name="chip_map.ncd"/>
      <outfile xil_pn:name="chip_map.ngm"/>
      <outfile xil_pn:name="chip_map.xrpt"/>
      <outfile xil_pn:name="chip_summary.xml"/>
      <outfile xil_pn:name="chip_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1417487311" xil_pn:in_ck="5167987676406729604" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1417487300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="chip.ncd"/>
      <outfile xil_pn:name="chip.pad"/>
      <outfile xil_pn:name="chip.par"/>
      <outfile xil_pn:name="chip.ptwx"/>
      <outfile xil_pn:name="chip.unroutes"/>
      <outfile xil_pn:name="chip.xpi"/>
      <outfile xil_pn:name="chip_pad.csv"/>
      <outfile xil_pn:name="chip_pad.txt"/>
      <outfile xil_pn:name="chip_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1417487319" xil_pn:in_ck="4357782339175" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-1527716537122635241" xil_pn:start_ts="1417487311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chip.bgn"/>
      <outfile xil_pn:name="chip.bit"/>
      <outfile xil_pn:name="chip.drc"/>
      <outfile xil_pn:name="chip.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1417487311" xil_pn:in_ck="4357782339175" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1417487309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="chip.twr"/>
      <outfile xil_pn:name="chip.twx"/>
    </transform>
  </transforms>

</generated_project>
