{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637379445617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637379445627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 11:37:25 2021 " "Processing started: Sat Nov 20 11:37:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637379445627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379445627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BPNetwork -c BPNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off BPNetwork -c BPNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379445627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637379446566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637379446567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MULT_LATENCY mult_latency lay1_mod.v(21) " "Verilog HDL Declaration information at lay1_mod.v(21): object \"MULT_LATENCY\" differs only in case from object \"mult_latency\" in the same scope" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637379455923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD_LATENCY add_latency lay1_mod.v(22) " "Verilog HDL Declaration information at lay1_mod.v(22): object \"ADD_LATENCY\" differs only in case from object \"add_latency\" in the same scope" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637379455923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lay1_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lay1_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 lay1_mod " "Found entity 1: lay1_mod" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379455925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379455925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MULT_LATENCY mult_latency lay2_mod.v(20) " "Verilog HDL Declaration information at lay2_mod.v(20): object \"MULT_LATENCY\" differs only in case from object \"mult_latency\" in the same scope" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637379455930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD_LATENCY add_latency lay2_mod.v(21) " "Verilog HDL Declaration information at lay2_mod.v(21): object \"ADD_LATENCY\" differs only in case from object \"add_latency\" in the same scope" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637379455931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lay2_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lay2_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 lay2_mod " "Found entity 1: lay2_mod" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379455932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379455932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bpnetwork.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bpnetwork.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpnetwork " "Found entity 1: bpnetwork" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379455937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379455937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/bpparams.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/bpparams.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpparams " "Found entity 1: bpparams" {  } { { "ip_core/bpparams.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379455943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379455943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sigmoid_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sigmoid_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_lut " "Found entity 1: sigmoid_lut" {  } { { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379455949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379455949 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/IntelFPGA/BPNetwork/ip_core/ADD.v D:/IntelFPGA/BPNetwork/db/ADD.v " "Clear box output file D:/IntelFPGA/BPNetwork/ip_core/ADD.v is not compatible with the current compile. Used regenerated output file D:/IntelFPGA/BPNetwork/db/ADD.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1637379456047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add.v 22 22 " "Found 22 design units, including 22 entities, in source file db/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_altbarrel_shift_ltd " "Found entity 1: ADD_altbarrel_shift_ltd" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADD_altbarrel_shift_aeb " "Found entity 2: ADD_altbarrel_shift_aeb" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADD_altpriority_encoder_3e8 " "Found entity 3: ADD_altpriority_encoder_3e8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADD_altpriority_encoder_6e8 " "Found entity 4: ADD_altpriority_encoder_6e8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADD_altpriority_encoder_be8 " "Found entity 5: ADD_altpriority_encoder_be8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADD_altpriority_encoder_3v7 " "Found entity 6: ADD_altpriority_encoder_3v7" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADD_altpriority_encoder_6v7 " "Found entity 7: ADD_altpriority_encoder_6v7" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADD_altpriority_encoder_bv7 " "Found entity 8: ADD_altpriority_encoder_bv7" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADD_altpriority_encoder_r08 " "Found entity 9: ADD_altpriority_encoder_r08" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADD_altpriority_encoder_rf8 " "Found entity 10: ADD_altpriority_encoder_rf8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADD_altpriority_encoder_qb6 " "Found entity 11: ADD_altpriority_encoder_qb6" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADD_altpriority_encoder_nh8 " "Found entity 12: ADD_altpriority_encoder_nh8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADD_altpriority_encoder_qh8 " "Found entity 13: ADD_altpriority_encoder_qh8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADD_altpriority_encoder_vh8 " "Found entity 14: ADD_altpriority_encoder_vh8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADD_altpriority_encoder_fj8 " "Found entity 15: ADD_altpriority_encoder_fj8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADD_altpriority_encoder_n28 " "Found entity 16: ADD_altpriority_encoder_n28" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADD_altpriority_encoder_q28 " "Found entity 17: ADD_altpriority_encoder_q28" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADD_altpriority_encoder_v28 " "Found entity 18: ADD_altpriority_encoder_v28" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADD_altpriority_encoder_f48 " "Found entity 19: ADD_altpriority_encoder_f48" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADD_altpriority_encoder_e48 " "Found entity 20: ADD_altpriority_encoder_e48" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADD_altfp_add_sub_55j " "Found entity 21: ADD_altfp_add_sub_55j" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADD " "Found entity 22: ADD" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456070 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/IntelFPGA/BPNetwork/ip_core/MULT.v D:/IntelFPGA/BPNetwork/db/MULT.v " "Clear box output file D:/IntelFPGA/BPNetwork/ip_core/MULT.v is not compatible with the current compile. Used regenerated output file D:/IntelFPGA/BPNetwork/db/MULT.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1637379456144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file db/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_altfp_mult_trn " "Found entity 1: MULT_altfp_mult_trn" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456150 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULT " "Found entity 2: MULT" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Found entity 1: seg_display" {  } { { "src/seg_display.v" "" { Text "D:/IntelFPGA/BPNetwork/src/seg_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/IntelFPGA/BPNetwork/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379456168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637379456516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:seg_display_u " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:seg_display_u\"" {  } { { "src/top.v" "seg_display_u" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456520 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_display.v(25) " "Verilog HDL Case Statement information at seg_display.v(25): all case item expressions in this case statement are onehot" {  } { { "src/seg_display.v" "" { Text "D:/IntelFPGA/BPNetwork/src/seg_display.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637379456521 "|top|seg_display:seg_display_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpnetwork bpnetwork:bpnetwork_u " "Elaborating entity \"bpnetwork\" for hierarchy \"bpnetwork:bpnetwork_u\"" {  } { { "src/top.v" "bpnetwork_u" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456523 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[0\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[0\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[1\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[1\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[2\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[2\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[3\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[3\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[4\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[4\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[5\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[5\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[6\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[6\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[7\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[7\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[8\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[8\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] bpnetwork.v(44) " "Inferred latch for \"result\[0\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456526 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] bpnetwork.v(44) " "Inferred latch for \"result\[1\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] bpnetwork.v(44) " "Inferred latch for \"result\[2\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] bpnetwork.v(44) " "Inferred latch for \"result\[3\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] bpnetwork.v(44) " "Inferred latch for \"result\[4\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] bpnetwork.v(44) " "Inferred latch for \"result\[5\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] bpnetwork.v(44) " "Inferred latch for \"result\[6\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] bpnetwork.v(44) " "Inferred latch for \"result\[7\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] bpnetwork.v(44) " "Inferred latch for \"result\[8\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] bpnetwork.v(44) " "Inferred latch for \"result\[9\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379456527 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lay1_mod bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u " "Elaborating entity \"lay1_mod\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\"" {  } { { "src/bpnetwork.v" "lay1_mod_u" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lay1_mod.v(72) " "Verilog HDL assignment warning at lay1_mod.v(72): truncated value with size 32 to match size of target (7)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456545 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(152) " "Verilog HDL assignment warning at lay1_mod.v(152): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(167) " "Verilog HDL assignment warning at lay1_mod.v(167): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lay1_mod.v(182) " "Verilog HDL assignment warning at lay1_mod.v(182): truncated value with size 32 to match size of target (3)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lay1_mod.v(188) " "Verilog HDL assignment warning at lay1_mod.v(188): truncated value with size 32 to match size of target (3)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(192) " "Verilog HDL assignment warning at lay1_mod.v(192): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(196) " "Verilog HDL assignment warning at lay1_mod.v(196): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lay1_mod.v(209) " "Verilog HDL assignment warning at lay1_mod.v(209): truncated value with size 32 to match size of target (6)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay1_mod.v(212) " "Verilog HDL assignment warning at lay1_mod.v(212): truncated value with size 32 to match size of target (2)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay1_mod.v(317) " "Verilog HDL assignment warning at lay1_mod.v(317): truncated value with size 32 to match size of target (2)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lay1_mod.v(242) " "Verilog HDL Case Statement information at lay1_mod.v(242): all case item expressions in this case statement are onehot" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 242 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637379456546 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1 " "Elaborating entity \"ADD\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\"" {  } { { "src/lay1_mod.v" "add_1" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altfp_add_sub_55j bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component " "Elaborating entity \"ADD_altfp_add_sub_55j\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\"" {  } { { "db/ADD.v" "ADD_altfp_add_sub_55j_component" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altbarrel_shift_ltd bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"ADD_altbarrel_shift_ltd\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "db/ADD.v" "lbarrel_shift" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altbarrel_shift_aeb bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"ADD_altbarrel_shift_aeb\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "db/ADD.v" "rbarrel_shift" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_qb6 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"ADD_altpriority_encoder_qb6\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "db/ADD.v" "leading_zeroes_cnt" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_r08 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"ADD_altpriority_encoder_r08\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "db/ADD.v" "altpriority_encoder7" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_be8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"ADD_altpriority_encoder_be8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "db/ADD.v" "altpriority_encoder10" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_6e8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"ADD_altpriority_encoder_6e8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "db/ADD.v" "altpriority_encoder11" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_3e8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11\|ADD_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"ADD_altpriority_encoder_3e8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11\|ADD_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "db/ADD.v" "altpriority_encoder13" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_bv7 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"ADD_altpriority_encoder_bv7\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "db/ADD.v" "altpriority_encoder9" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_6v7 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"ADD_altpriority_encoder_6v7\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "db/ADD.v" "altpriority_encoder15" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_3v7 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15\|ADD_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"ADD_altpriority_encoder_3v7\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15\|ADD_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "db/ADD.v" "altpriority_encoder17" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_rf8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"ADD_altpriority_encoder_rf8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "db/ADD.v" "altpriority_encoder8" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_e48 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"ADD_altpriority_encoder_e48\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "db/ADD.v" "trailing_zeros_cnt" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_fj8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"ADD_altpriority_encoder_fj8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "db/ADD.v" "altpriority_encoder21" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_vh8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"ADD_altpriority_encoder_vh8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "db/ADD.v" "altpriority_encoder23" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_qh8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"ADD_altpriority_encoder_qh8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "db/ADD.v" "altpriority_encoder25" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_nh8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25\|ADD_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"ADD_altpriority_encoder_nh8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25\|ADD_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "db/ADD.v" "altpriority_encoder27" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_f48 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"ADD_altpriority_encoder_f48\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "db/ADD.v" "altpriority_encoder22" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379456945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_v28 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"ADD_altpriority_encoder_v28\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "db/ADD.v" "altpriority_encoder30" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_q28 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"ADD_altpriority_encoder_q28\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "db/ADD.v" "altpriority_encoder32" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_n28 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32\|ADD_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"ADD_altpriority_encoder_n28\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32\|ADD_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "db/ADD.v" "altpriority_encoder34" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "db/ADD.v" "add_sub1" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457122 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_soe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "db/ADD.v" "add_sub3" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457223 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "db/ADD.v" "add_sub4" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457302 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "db/ADD.v" "add_sub5" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457380 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_pdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ADD.v" "man_2comp_res_lower" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1939 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457473 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1939 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6i " "Found entity 1: add_sub_p6i" {  } { { "db/add_sub_p6i.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_p6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6i bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated " "Elaborating entity \"add_sub_p6i\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ADD.v" "man_2comp_res_upper0" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1956 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457553 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1956 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unh " "Found entity 1: add_sub_unh" {  } { { "db/add_sub_unh.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_unh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unh bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated " "Elaborating entity \"add_sub_unh\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ADD.v" "man_2comp_res_upper1" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1973 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457630 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1973 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ADD.v" "man_res_rounding_add_sub_lower" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2049 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457694 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2049 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ADD.v" "man_res_rounding_add_sub_upper1" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2074 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457774 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2074 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ADD.v" "trailing_zeros_limit_comparator" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379457905 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379457905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379457964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379457964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1 " "Elaborating entity \"MULT\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\"" {  } { { "src/lay1_mod.v" "mult_1" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_altfp_mult_trn bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component " "Elaborating entity \"MULT_altfp_mult_trn\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\"" {  } { { "db/MULT.v" "MULT_altfp_mult_trn_component" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379457991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/MULT.v" "exp_add_adder" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458003 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379458003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_a9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379458061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379458061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/MULT.v" "exp_adj_adder" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458081 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379458081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_kka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379458142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379458142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/MULT.v" "exp_bias_subtr" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458161 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379458161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379458221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379458221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/MULT.v" "man_round_adder" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458241 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379458241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379458301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379458301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "db/MULT.v" "man_product2_mult" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458389 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379458389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "D:/IntelFPGA/BPNetwork/db/mult_ncs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379458454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379458454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid_lut bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1 " "Elaborating entity \"sigmoid_lut\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\"" {  } { { "src/lay1_mod.v" "lut_1" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/sigmoid_lut.v" "altsyncram_component" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/IntelFPGA/BPNetwork/simulation/modelsim/sigmoid_lut.hex " "Parameter \"init_file\" = \"D:/IntelFPGA/BPNetwork/simulation/modelsim/sigmoid_lut.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379458594 ""}  } { { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379458594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17k1 " "Found entity 1: altsyncram_17k1" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379458670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379458670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17k1 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated " "Elaborating entity \"altsyncram_17k1\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lay2_mod bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u " "Elaborating entity \"lay2_mod\" for hierarchy \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\"" {  } { { "src/bpnetwork.v" "lay2_mod_u" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379458745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lay2_mod.v(56) " "Verilog HDL assignment warning at lay2_mod.v(56): truncated value with size 32 to match size of target (7)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458748 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay2_mod.v(131) " "Verilog HDL assignment warning at lay2_mod.v(131): truncated value with size 32 to match size of target (4)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458748 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay2_mod.v(139) " "Verilog HDL assignment warning at lay2_mod.v(139): truncated value with size 32 to match size of target (4)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458748 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay2_mod.v(144) " "Verilog HDL assignment warning at lay2_mod.v(144): truncated value with size 32 to match size of target (2)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458748 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay2_mod.v(156) " "Verilog HDL assignment warning at lay2_mod.v(156): truncated value with size 32 to match size of target (2)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458748 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay2_mod.v(159) " "Verilog HDL assignment warning at lay2_mod.v(159): truncated value with size 32 to match size of target (4)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458749 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay2_mod.v(218) " "Verilog HDL assignment warning at lay2_mod.v(218): truncated value with size 32 to match size of target (2)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637379458749 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpparams bpnetwork:bpnetwork_u\|bpparams:bpparams_u " "Elaborating entity \"bpparams\" for hierarchy \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\"" {  } { { "src/bpnetwork.v" "bpparams_u" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379459559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\"" {  } { { "ip_core/bpparams.v" "altsyncram_component" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379459572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\"" {  } { { "ip_core/bpparams.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379459573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/IntelFPGA/BPNetwork/simulation/modelsim/bpparams.hex " "Parameter \"init_file\" = \"D:/IntelFPGA/BPNetwork/simulation/modelsim/bpparams.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637379459573 ""}  } { { "ip_core/bpparams.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637379459573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cc2 " "Found entity 1: altsyncram_4cc2" {  } { { "db/altsyncram_4cc2.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_4cc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637379459653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379459653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cc2 bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\|altsyncram_4cc2:auto_generated " "Elaborating entity \"altsyncram_4cc2\" for hierarchy \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\|altsyncram_4cc2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379459656 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[0\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[1\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[2\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[3\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[4\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[5\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[6\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[7\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[8\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[9\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[10\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[11\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[12\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[13\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[14\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[15\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[16\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[17\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[18\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[19\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[20\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[31\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637379460099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637379460099 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637379460099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637379460906 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~1 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~1\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~5 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~5\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~9 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~9\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~13 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~13\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~17 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~17\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~21 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~21\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~25 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~25\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~29 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~29\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~33 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~33\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~37 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~37\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~41 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~41\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~45 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~45\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~49 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~49\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~53 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~53\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~57 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~57\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~61 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~61\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~65 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~65\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~69 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~69\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~73 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~73\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~77 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~77\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~81 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~81\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~85 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~85\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~89 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~89\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~93 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~93\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~97 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~97\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~101 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~101\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~105 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~105\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~109 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~109\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~113 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~113\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~117 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~117\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~121 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~121\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~125 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~125\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637379462099 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1637379462099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637379462941 "|top|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637379462941 "|top|seg[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637379462941 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637379464421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IntelFPGA/BPNetwork/output_files/BPNetwork.map.smsg " "Generated suppressed messages file D:/IntelFPGA/BPNetwork/output_files/BPNetwork.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379465280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637379465668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637379465668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2928 " "Implemented 2928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637379465962 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637379465962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2833 " "Implemented 2833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637379465962 ""} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Implemented 74 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637379465962 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1637379465962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637379465962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637379465994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 11:37:45 2021 " "Processing ended: Sat Nov 20 11:37:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637379465994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637379465994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637379465994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637379465994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637379467395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637379467404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 11:37:46 2021 " "Processing started: Sat Nov 20 11:37:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637379467404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637379467404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BPNetwork -c BPNetwork " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BPNetwork -c BPNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637379467404 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1637379467595 ""}
{ "Info" "0" "" "Project  = BPNetwork" {  } {  } 0 0 "Project  = BPNetwork" 0 0 "Fitter" 0 0 1637379467596 ""}
{ "Info" "0" "" "Revision = BPNetwork" {  } {  } 0 0 "Revision = BPNetwork" 0 0 "Fitter" 0 0 1637379467596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637379467768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637379467768 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BPNetwork 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"BPNetwork\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637379467795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637379467864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637379467864 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\|altsyncram_4cc2:auto_generated\|ram_block1a31 " "Atom \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\|altsyncram_4cc2:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1637379467937 "|top|bpnetwork:bpnetwork_u|bpparams:bpparams_u|altsyncram:altsyncram_component|altsyncram_4cc2:auto_generated|ram_block1a31"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1637379467937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637379468281 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637379468318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637379468832 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637379468875 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1637379479619 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1899 global CLKCTRL_G6 " "clk~inputCLKENA0 with 1899 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637379479747 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 485 global CLKCTRL_G7 " "rst_n~inputCLKENA0 with 485 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1637379479747 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637379479747 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1637379479747 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst_n~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst_n~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst_n PIN_AA14 " "Refclk input I/O pad rst_n is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1637379479748 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1637379479748 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1637379479748 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637379479748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637379479773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637379479776 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637379479785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637379479792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637379479792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637379479796 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "TimeQuest Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1637379480615 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BPNetwork.sdc " "Synopsys Design Constraints File file not found: 'BPNetwork.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637379480618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637379480618 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637379480657 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637379480658 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637379480659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637379480883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 DSP block " "Packed 96 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1637379480887 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637379480887 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637379480987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637379480987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637379480987 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1637379480987 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1637379480987 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637379480988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637379486019 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1637379486464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637379493868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637379503188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637379507598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637379507598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637379508959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/IntelFPGA/BPNetwork/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637379515146 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637379515146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637379529614 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637379529614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637379529617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.08 " "Total time spent on timing analysis during the Fitter is 6.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637379533672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637379533722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637379534878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637379534879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637379535955 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637379541022 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1637379541326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IntelFPGA/BPNetwork/output_files/BPNetwork.fit.smsg " "Generated suppressed messages file D:/IntelFPGA/BPNetwork/output_files/BPNetwork.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637379541536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6678 " "Peak virtual memory: 6678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637379542541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 11:39:02 2021 " "Processing ended: Sat Nov 20 11:39:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637379542541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637379542541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637379542541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637379542541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637379543709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637379543718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 11:39:03 2021 " "Processing started: Sat Nov 20 11:39:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637379543718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637379543718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BPNetwork -c BPNetwork " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BPNetwork -c BPNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637379543718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637379544881 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637379550511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637379553149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 11:39:13 2021 " "Processing ended: Sat Nov 20 11:39:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637379553149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637379553149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637379553149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637379553149 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637379553787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637379554514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637379554524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 11:39:14 2021 " "Processing started: Sat Nov 20 11:39:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637379554524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379554524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BPNetwork -c BPNetwork " "Command: quartus_sta BPNetwork -c BPNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379554524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1637379554719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556156 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "TimeQuest Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556793 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BPNetwork.sdc " "Synopsys Design Constraints File file not found: 'BPNetwork.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556891 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637379556906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_n rst_n " "create_clock -period 1.000 -name rst_n rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637379556906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key key " "create_clock -period 1.000 -name key key" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637379556906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " "create_clock -period 1.000 -name bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637379556906 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379556930 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1637379556931 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1637379556942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1637379557152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.438 " "Worst-case setup slack is -8.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.438           -5148.448 clk  " "   -8.438           -5148.448 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.865             -42.801 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "   -4.865             -42.801 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.603             -74.407 rst_n  " "   -4.603             -74.407 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.052 " "Worst-case hold slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.099 clk  " "   -0.052              -0.099 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 rst_n  " "    0.329               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.069               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    3.069               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.757 " "Worst-case recovery slack is -4.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.757           -2447.220 clk  " "   -4.757           -2447.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.497 " "Worst-case removal slack is 1.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.497               0.000 clk  " "    1.497               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -2087.015 clk  " "   -2.225           -2087.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -7.654 rst_n  " "   -0.192              -7.654 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -2.638 key  " "   -0.174              -2.638 key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    0.330               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379557180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557180 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637379557203 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557203 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1637379557208 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379557241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1637379559283 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.631 " "Worst-case setup slack is -8.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.631           -5060.353 clk  " "   -8.631           -5060.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.977             -43.752 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "   -4.977             -43.752 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.599             -77.004 rst_n  " "   -4.599             -77.004 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.186 " "Worst-case hold slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.306 clk  " "   -0.186              -0.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 rst_n  " "    0.419               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.140               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    3.140               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.586 " "Worst-case recovery slack is -4.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586           -2360.919 clk  " "   -4.586           -2360.919 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.440 " "Worst-case removal slack is 1.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 clk  " "    1.440               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -1975.984 clk  " "   -2.225           -1975.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -7.821 rst_n  " "   -0.188              -7.821 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -1.948 key  " "   -0.167              -1.948 key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    0.333               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379559307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559307 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637379559330 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559330 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1637379559333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379559491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1637379561548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.259 " "Worst-case setup slack is -4.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.259           -2463.918 clk  " "   -4.259           -2463.918 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534             -30.959 rst_n  " "   -2.534             -30.959 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.341             -20.045 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "   -2.341             -20.045 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.276 clk  " "   -0.170              -0.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 rst_n  " "    0.127               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    1.773               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.995 " "Worst-case recovery slack is -2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995           -1543.782 clk  " "   -2.995           -1543.782 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 clk  " "    0.792               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379561947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379561947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1646.507 clk  " "   -2.174           -1646.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -8.900 key  " "   -0.447              -8.900 key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432             -25.195 rst_n  " "   -0.432             -25.195 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    0.380               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562032 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637379562053 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562053 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1637379562216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1637379562452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.915 " "Worst-case setup slack is -3.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.915           -2132.072 clk  " "   -3.915           -2132.072 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.244             -27.671 rst_n  " "   -2.244             -27.671 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242             -19.303 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "   -2.242             -19.303 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.205 " "Worst-case hold slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.474 clk  " "   -0.205              -0.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 rst_n  " "    0.124               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.753               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    1.753               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.958 " "Worst-case recovery slack is -2.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958           -1524.717 clk  " "   -2.958           -1524.717 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.742 " "Worst-case removal slack is 0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 clk  " "    0.742               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1818.974 clk  " "   -2.174           -1818.974 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457             -26.793 rst_n  " "   -0.457             -26.793 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -8.941 key  " "   -0.449              -8.941 key " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid  " "    0.398               0.000 bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637379562925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562925 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637379562948 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379562948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379564266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379564267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5197 " "Peak virtual memory: 5197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637379564323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 11:39:24 2021 " "Processing ended: Sat Nov 20 11:39:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637379564323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637379564323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637379564323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379564323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1637379565462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637379565472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 11:39:25 2021 " "Processing started: Sat Nov 20 11:39:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637379565472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637379565472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BPNetwork -c BPNetwork " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BPNetwork -c BPNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637379565472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1637379567081 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1637379567139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BPNetwork.vo D:/IntelFPGA/BPNetwork/simulation/modelsim/ simulation " "Generated file BPNetwork.vo in folder \"D:/IntelFPGA/BPNetwork/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637379567784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637379567884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 11:39:27 2021 " "Processing ended: Sat Nov 20 11:39:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637379567884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637379567884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637379567884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637379567884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus Prime Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637379568524 ""}
