# FIFO design using verilog HDL and verification using Systemverilog

## Design
![Design](src/fifo_schematic.png)

## Waveforms
![Wavefomrm](src/Waveforms.png)
