library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Bin7SegDecoder_operator is
	port(binInput	: in  std_logic_vector(3 downto 0);
		  decOut_n	: out std_logic_vector(6 downto 0));
end Bin7SegDecoder_operator;

architecture Behavioral of Bin7SegDecoder_operator is	
begin
	with binInput select
	
	-- 1 A 2 C
	-- 3 D 4 E
	-- 5 L 6 P
	-- 7 S 8 W
	-- 9 + 10 -
	-- 11 * 12 /
	
		decOut_n <= "0001000" when "0001", --A
						"1000110" when "0010", --C
						"0100001" when "0011", --d
						"0000110" when "0100", --E
						"1000111" when "0101", --L
						"0001100" when "0110", --P
						"0010010" when "0111", --S
						"1010101" when "1000", --W
						"0001111" when "1001", --+
						"0111111" when "1010", ---
						"1011110" when "1011", --*
						"0101101" when "1100", --/
						"1111111" when others;
end Behavioral;