$date
	Sun Oct 23 03:45:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#125736
b10 !
1"
#125738
b10 &
b10 %
1$
#125739
0"
#125742
b1 &
1#
b1 %
#125746
b0 &
b0 %
0#
0$
#1174617
b1000 !
1"
#1174618
b1000 &
b1000 %
1$
#1174619
0"
#1174622
b100 &
b100 %
#1174626
b10 &
b10 %
#1174630
b1 &
1#
b1 %
#1174634
b0 &
b0 %
0#
0$
#2195057
b1011 !
1"
#2195058
b1011 &
b1011 %
1$
#2195059
0"
#2195062
b100010 &
b100010 %
#2195066
b10001 &
b10001 %
#2195070
b110100 &
b110100 %
#2195074
b11010 &
b11010 %
#2195078
b1101 &
b1101 %
#2195082
b101000 &
b101000 %
#2195086
b10100 &
b10100 %
#2195090
b1010 &
b1010 %
#2195094
b101 &
b101 %
#2195098
b10000 &
b10000 %
#2195102
b1000 &
b1000 %
#2195106
b100 &
b100 %
#2195110
b10 &
b10 %
#2195114
b1 &
b1 %
1#
#2195118
b0 &
0#
b0 %
0$
#4500012
