// Seed: 2550219107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7;
  logic id_8;
  wire  id_9;
endmodule
module module_1 #(
    parameter id_1  = 32'd10,
    parameter id_10 = 32'd5,
    parameter id_4  = 32'd1,
    parameter id_6  = 32'd61,
    parameter id_7  = 32'd30,
    parameter id_8  = 32'd78
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  input wire _id_8;
  output wire _id_7;
  input wire _id_6;
  output wire id_5;
  inout wire _id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  wire [1 : -1] _id_10;
  logic [id_4 : id_7] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_3,
      id_11,
      id_11
  );
  bit id_12, id_13;
  logic [id_10  * "" -  id_1 : id_6] id_14;
  ;
  wire [1 : id_8] id_15;
  always_comb @(negedge -1 - 1 or posedge -1'h0) begin : LABEL_0
    id_12 <= -1;
  end
  logic [7:0] id_16;
  assign id_16[1]   = (1 - id_3);
  assign id_3[id_6] = id_8;
endmodule
