Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1edb826b93049559ae4c3ef1f8b3471 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L axi_utils_v2_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Tb_ASK_behav xil_defaultlib.Tb_ASK xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:34]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sim_1/new/Tb_ASK.v:101]
WARNING: [VRFC 10-5021] port 'm_axis_phase_tvalid' is not connected on this instance [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sim_1/new/Tb_ASK.v:101]
WARNING: [VRFC 10-5021] port 'm_axis_phase_tvalid' is not connected on this instance [D:/ele_match/ASK_signal_process/ASK_process/ASK_process.srcs/sources_1/new/ASK_modulation.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
