
---------- Begin Simulation Statistics ----------
final_tick                                   52009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 325212                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707276                       # Number of bytes of host memory used
host_op_rate                                   372839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                             1309473088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12887                       # Number of instructions simulated
sim_ops                                         14803                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    52009000                       # Number of ticks simulated
system.cpu.Branches                              2653                       # Number of branches fetched
system.cpu.committedInsts                       12887                       # Number of instructions committed
system.cpu.committedOps                         14803                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           104018                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               104017.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                51045                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                8608                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1874                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         505                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 12797                       # Number of integer alu accesses
system.cpu.num_int_insts                        12797                       # number of integer instructions
system.cpu.num_int_register_reads               20485                       # number of times the integer registers were read
system.cpu.num_int_register_writes               8718                       # number of times the integer registers were written
system.cpu.num_load_insts                        2280                       # Number of load instructions
system.cpu.num_mem_refs                          4446                       # number of memory refs
system.cpu.num_store_insts                       2166                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  28                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 12                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     10458     69.89%     69.89% # Class of executed instruction
system.cpu.op_class::IntMult                       60      0.40%     70.29% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.29% # Class of executed instruction
system.cpu.op_class::MemRead                     2280     15.24%     85.53% # Class of executed instruction
system.cpu.op_class::MemWrite                    2166     14.47%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      14964                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           28                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                375                       # Transaction distribution
system.membus.trans_dist::WritebackClean           19                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            88                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        19584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               444                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.020270                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.141082                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     435     97.97%     97.97% # Request fanout histogram
system.membus.snoop_fanout::1                       9      2.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 444                       # Request fanout histogram
system.membus.reqLayer0.occupancy              544500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1435000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy             785500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 444                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         353169644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193197331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546366975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    353169644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        353169644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        353169644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193197331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            546366975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000039637000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         19                       # Number of write requests accepted
system.mem_ctrls.readBursts                       888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       38                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14450000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34340000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16346.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38846.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      13                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   38                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.410256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.783051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.237639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           90     46.15%     46.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           44     22.56%     68.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           28     14.36%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           14      7.18%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            7      3.59%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            4      2.05%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      0.51%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            7      3.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          195                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    810.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  28288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                     512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      51904500                       # Total gap between requests
system.mem_ctrls.avgGap                     112104.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 351939087.465630948544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 191966774.981253236532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9844449.999038627371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           38                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21785000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12555000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    261234000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37952.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39984.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6874578.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         605344.866000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         208956.384000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1518416.390400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       24673.152000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     361064.340000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1878024.204000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223314.537600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4819793.874000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         92.672304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5279000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1690000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     45040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON        52009000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14577                       # number of overall hits
system.cpu.icache.overall_hits::total           14577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          287                       # number of overall misses
system.cpu.icache.overall_misses::total           287                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21149000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21149000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21149000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21149000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        14864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        14864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019308                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019308                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73689.895470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73689.895470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73689.895470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73689.895470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.icache.writebacks::total                19                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20862000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20862000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20862000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019308                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72689.895470                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72689.895470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72689.895470                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72689.895470                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           287                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21149000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21149000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        14864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73689.895470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73689.895470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20862000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20862000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72689.895470                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72689.895470                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           144.023364                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.790941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             90000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   144.023364                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.281296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.281296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30015                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30015                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4101                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4101                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4118                       # number of overall hits
system.cpu.dcache.overall_hits::total            4118                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          161                       # number of overall misses
system.cpu.dcache.overall_misses::total           161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11330500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11330500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11330500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11330500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035286                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037626                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75536.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75536.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70375.776398                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70375.776398                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          155                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10951500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10951500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11564500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11564500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036223                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036223                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        74500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        74500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74609.677419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74609.677419                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6284000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77580.246914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77580.246914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           78                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76589.743590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76589.743590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           69                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5046500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5046500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73137.681159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73137.681159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4977500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4977500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72137.681159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72137.681159                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.392857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.392857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       613000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       613000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        76625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        76625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       169000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       169000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        83500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        83500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     52009000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            98.485552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               157                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.547771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.485552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.096177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.096177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.153320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8819                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8819                       # Number of data accesses

---------- End Simulation Statistics   ----------
