Analysis & Synthesis Status : Successful - Thu Sep 21 23:32:06 2023
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : SAP1_Verilog
Top-level Entity Name : SAP1_Verilog
Family : MAX 10
Total logic elements : 119
    Total combinational functions : 87
    Dedicated logic registers : 46
Total registers : 46
Total pins : 83
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
