{'out': {'CDeps': [[[], [], ['reset'], ['load']],
                   [[], [], ['reset'], ['load']],
                   [[], [], ['reset']]],
         'CLines': [[None, None, '12:C', '16:C'],
                    [None, None, '12:C', '16:C'],
                    [None, None, '12:C']],
         'Clocked': True,
         'DDeps': [['data'],
                   ['out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out',
                    'out'],
                   []],
         'DLines': ['18:D', '22:D', '14:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f987c73d6d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f987c398cd0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f987c6ce550>]}}
