HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:M2S_MSS
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to SDIF1_PENABLE assign 0, register removed by optimization.||M2S_MSS.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/69||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3[12:0] ||M2S_MSS.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/110||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2[12:0] ||M2S_MSS.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/112||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1[12:0] ||M2S_MSS.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/114||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1 ||M2S_MSS.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/116||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1 ||M2S_MSS.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/118||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1 ||M2S_MSS.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/120||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc ||M2S_MSS.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/122||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc ||M2S_MSS.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/124||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc ||M2S_MSS.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/126||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable ||M2S_MSS.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/128||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable ||M2S_MSS.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/130||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable ||M2S_MSS.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/132||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||M2S_MSS.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/138||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset ||M2S_MSS.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/139||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int ||M2S_MSS.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/141||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state[2:0] ||M2S_MSS.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/143||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1 ||M2S_MSS.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/145||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base ||M2S_MSS.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/147||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.||M2S_MSS.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/183||M2S_MSS_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\work\M2S_MSS_sb\FABOSC_0\M2S_MSS_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.||M2S_MSS.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/184||M2S_MSS_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\work\M2S_MSS_sb\FABOSC_0\M2S_MSS_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.||M2S_MSS.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/185||M2S_MSS_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\work\M2S_MSS_sb\FABOSC_0\M2S_MSS_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.||M2S_MSS.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/186||M2S_MSS_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\work\M2S_MSS_sb\FABOSC_0\M2S_MSS_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||M2S_MSS.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/187||M2S_MSS_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\work\M2S_MSS_sb\FABOSC_0\M2S_MSS_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis|| CL159 ||@W:Input CLK_LTSSM is unused||M2S_MSS.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/229||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis|| CL159 ||@W:Input FPLL_LOCK is unused||M2S_MSS.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/230||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_SPLL_LOCK is unused||M2S_MSS.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/231||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_SPLL_LOCK is unused||M2S_MSS.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/232||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_SPLL_LOCK is unused||M2S_MSS.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/233||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PSEL is unused||M2S_MSS.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/234||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PWRITE is unused||M2S_MSS.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/235||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PRDATA is unused||M2S_MSS.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/236||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PSEL is unused||M2S_MSS.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/237||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PWRITE is unused||M2S_MSS.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/238||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PRDATA is unused||M2S_MSS.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/239||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PSEL is unused||M2S_MSS.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/240||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PWRITE is unused||M2S_MSS.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/241||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PRDATA is unused||M2S_MSS.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/242||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PSEL is unused||M2S_MSS.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/243||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PWRITE is unused||M2S_MSS.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/244||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PRDATA is unused||M2S_MSS.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/245||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PREADY is unused||M2S_MSS.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/252||coreconfigp.v(71);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vlog\core\coreconfigp.v'/linenumber/71
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PSLVERR is unused||M2S_MSS.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/253||coreconfigp.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vlog\core\coreconfigp.v'/linenumber/72
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M2S_MSS_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance M2S_MSS_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int||M2S_MSS.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/311||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S_MSS|CLK_BASE which controls 0 sequential elements including SERDES_IF2_0.SERDESIF_INST. This clock has no specified timing constraint which may adversely impact design performance. ||M2S_MSS.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/350||m2s_mss_serdes_if2_0_serdes_if2.v(159);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\work\m2s_mss\serdes_if2_0\m2s_mss_serdes_if2_0_serdes_if2.v'/linenumber/159
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S_MSS|APB_S_PCLK which controls 0 sequential elements including SERDES_IF2_0.SERDESIF_INST. This clock has no specified timing constraint which may adversely impact design performance. ||M2S_MSS.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/351||m2s_mss_serdes_if2_0_serdes_if2.v(159);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\work\m2s_mss\serdes_if2_0\m2s_mss_serdes_if2_0_serdes_if2.v'/linenumber/159
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S_MSS_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 111 sequential elements including M2S_MSS_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||M2S_MSS.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/352||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreconfigp\7.0.105\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S_MSS_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 69 sequential elements including M2S_MSS_sb_0.CORERESETP_0.count_sdif0_enable. This clock has no specified timing constraint which may adversely impact design performance. ||M2S_MSS.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/353||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S_MSS_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 46 sequential elements including M2S_MSS_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||M2S_MSS.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/354||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| MO111 ||@W:Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module M2S_MSS_sb_FABOSC_0_OSC) ||M2S_MSS.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/392||m2s_mss_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\work\m2s_mss_sb\fabosc_0\m2s_mss_sb_fabosc_0_osc.v'/linenumber/20
Implementation;Synthesis|| MO111 ||@W:Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module M2S_MSS_sb_FABOSC_0_OSC) ||M2S_MSS.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/393||m2s_mss_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\work\m2s_mss_sb\fabosc_0\m2s_mss_sb_fabosc_0_osc.v'/linenumber/19
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module M2S_MSS_sb_FABOSC_0_OSC) ||M2S_MSS.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/394||m2s_mss_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\work\m2s_mss_sb\fabosc_0\m2s_mss_sb_fabosc_0_osc.v'/linenumber/18
Implementation;Synthesis|| MO111 ||@W:Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module M2S_MSS_sb_FABOSC_0_OSC) ||M2S_MSS.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/395||m2s_mss_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\work\m2s_mss_sb\fabosc_0\m2s_mss_sb_fabosc_0_osc.v'/linenumber/17
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2S_MSS_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation ||M2S_MSS.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/396||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2S_MSS_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation ||M2S_MSS.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/397||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO171 ||@W:Sequential instance M2S_MSS_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation ||M2S_MSS.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\Hiperwall\Desktop\microsemilab\UCI_Demo2\synthesis\M2S_MSS.srr'/linenumber/398||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\users\hiperwall\desktop\microsemilab\uci_demo2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||(null)||Please refer to the log file for details about 85 Warning(s)||M2S_MSS.srr;liberoaction://open_report/file/M2S_MSS.srr||(null);(null)
Implementation;Compile;RootName:M2S_MSS
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||M2S_MSS_compile_log.log;liberoaction://open_report/file/M2S_MSS_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:M2S_MSS
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||M2S_MSS_layout_log.log;liberoaction://open_report/file/M2S_MSS_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:M2S_MSS
