--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc2vp30,ff896,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "fpga_0_Audio_Codec_Bit_Clk_pin_BUFGP/IBUFG" PERIOD = 
81.38 ns HIGH 50%;

 1902 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.052ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" 
PERIOD = 30 ns         HIGH 50%;

 197 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.781ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 10 ns HIGH 
50%;

 3 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.368ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RST1_path" TIG;

 3 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fpga_0_DDR_CLK_FB" 10 
ns HIGH 50%;

 3 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.335ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP 
"dcm_1_dcm_1_CLK90_BUF"         TS_fpga_0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%;

 1512 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.263ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP 
"dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin         HIGH 50%;

 132022 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.784ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP 
"dcm_0_dcm_0_CLK90_BUF"         TS_sys_clk_pin PHASE 2.5 ns HIGH 50%;

 112 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.568ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vga_framebuffer_vga_framebuffer_CLKDV = PERIOD TIMEGRP    
     "vga_framebuffer_vga_framebuffer_CLKDV" TS_dcm_0_dcm_0_CLK0_BUF * 4        
 HIGH 50%;

 819 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  33.620ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_Audio_Codec_Bit_Clk_pin
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
fpga_0_Audio_Codec_Bit_Clk_pin|    6.502|    3.526|         |    2.794|
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR_CLK_FB
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
fpga_0_DDR_CLK_FB|    5.263|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_SysACE_CompactFlash_SysACE_CLK_pin
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin|    4.781|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    9.784|    2.973|    4.543|    2.764|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 136573 paths, 0 nets, and 19110 connections

Design statistics:
   Minimum period:  33.620ns   (Maximum frequency:  29.744MHz)


Analysis completed Wed Nov 02 21:48:18 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



