<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.12.22.16:30:48"
 outputDirectory="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="A5ED065BB32AE5SR0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_PMA_CPU_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_PMA_CPU_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_PMA_CPU_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_REFCLK_P_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_REFCLK_P_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_REFCLK_P_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_REFCLK_N_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_REFCLK_N_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_USB31_PHY_REFCLK_N_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_100" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="ninit_done" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ninit_done_ninit_done"
       direction="output"
       role="ninit_done"
       width="1" />
  </interface>
  <interface name="hps_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hps_io_hps_osc_clk"
       direction="input"
       role="hps_osc_clk"
       width="1" />
   <port
       name="hps_io_sdmmc_data0"
       direction="bidir"
       role="sdmmc_data0"
       width="1" />
   <port
       name="hps_io_sdmmc_data1"
       direction="bidir"
       role="sdmmc_data1"
       width="1" />
   <port
       name="hps_io_sdmmc_cclk"
       direction="output"
       role="sdmmc_cclk"
       width="1" />
   <port
       name="hps_io_sdmmc_wprot"
       direction="input"
       role="sdmmc_wprot"
       width="1" />
   <port
       name="hps_io_sdmmc_data2"
       direction="bidir"
       role="sdmmc_data2"
       width="1" />
   <port
       name="hps_io_sdmmc_data3"
       direction="bidir"
       role="sdmmc_data3"
       width="1" />
   <port name="hps_io_sdmmc_cmd" direction="bidir" role="sdmmc_cmd" width="1" />
   <port name="hps_io_usb1_clk" direction="input" role="usb1_clk" width="1" />
   <port name="hps_io_usb1_stp" direction="output" role="usb1_stp" width="1" />
   <port name="hps_io_usb1_dir" direction="input" role="usb1_dir" width="1" />
   <port
       name="hps_io_usb1_data0"
       direction="bidir"
       role="usb1_data0"
       width="1" />
   <port
       name="hps_io_usb1_data1"
       direction="bidir"
       role="usb1_data1"
       width="1" />
   <port name="hps_io_usb1_nxt" direction="input" role="usb1_nxt" width="1" />
   <port
       name="hps_io_usb1_data2"
       direction="bidir"
       role="usb1_data2"
       width="1" />
   <port
       name="hps_io_usb1_data3"
       direction="bidir"
       role="usb1_data3"
       width="1" />
   <port
       name="hps_io_usb1_data4"
       direction="bidir"
       role="usb1_data4"
       width="1" />
   <port
       name="hps_io_usb1_data5"
       direction="bidir"
       role="usb1_data5"
       width="1" />
   <port
       name="hps_io_usb1_data6"
       direction="bidir"
       role="usb1_data6"
       width="1" />
   <port
       name="hps_io_usb1_data7"
       direction="bidir"
       role="usb1_data7"
       width="1" />
   <port
       name="hps_io_emac2_tx_clk"
       direction="output"
       role="emac2_tx_clk"
       width="1" />
   <port
       name="hps_io_emac2_tx_ctl"
       direction="output"
       role="emac2_tx_ctl"
       width="1" />
   <port
       name="hps_io_emac2_rx_clk"
       direction="input"
       role="emac2_rx_clk"
       width="1" />
   <port
       name="hps_io_emac2_rx_ctl"
       direction="input"
       role="emac2_rx_ctl"
       width="1" />
   <port
       name="hps_io_emac2_txd0"
       direction="output"
       role="emac2_txd0"
       width="1" />
   <port
       name="hps_io_emac2_txd1"
       direction="output"
       role="emac2_txd1"
       width="1" />
   <port
       name="hps_io_emac2_rxd0"
       direction="input"
       role="emac2_rxd0"
       width="1" />
   <port
       name="hps_io_emac2_rxd1"
       direction="input"
       role="emac2_rxd1"
       width="1" />
   <port
       name="hps_io_emac2_txd2"
       direction="output"
       role="emac2_txd2"
       width="1" />
   <port
       name="hps_io_emac2_txd3"
       direction="output"
       role="emac2_txd3"
       width="1" />
   <port
       name="hps_io_emac2_rxd2"
       direction="input"
       role="emac2_rxd2"
       width="1" />
   <port
       name="hps_io_emac2_rxd3"
       direction="input"
       role="emac2_rxd3"
       width="1" />
   <port name="hps_io_emac2_pps" direction="output" role="emac2_pps" width="1" />
   <port
       name="hps_io_emac2_pps_trig"
       direction="input"
       role="emac2_pps_trig"
       width="1" />
   <port
       name="hps_io_mdio2_mdio"
       direction="bidir"
       role="mdio2_mdio"
       width="1" />
   <port name="hps_io_mdio2_mdc" direction="output" role="mdio2_mdc" width="1" />
   <port name="hps_io_uart0_tx" direction="output" role="uart0_tx" width="1" />
   <port name="hps_io_uart0_rx" direction="input" role="uart0_rx" width="1" />
   <port name="hps_io_i3c1_sda" direction="bidir" role="i3c1_sda" width="1" />
   <port name="hps_io_i3c1_scl" direction="bidir" role="i3c1_scl" width="1" />
   <port name="hps_io_jtag_tck" direction="input" role="jtag_tck" width="1" />
   <port name="hps_io_jtag_tms" direction="input" role="jtag_tms" width="1" />
   <port name="hps_io_jtag_tdo" direction="output" role="jtag_tdo" width="1" />
   <port name="hps_io_jtag_tdi" direction="input" role="jtag_tdi" width="1" />
   <port name="hps_io_gpio0" direction="bidir" role="gpio0" width="1" />
   <port name="hps_io_gpio1" direction="bidir" role="gpio1" width="1" />
   <port name="hps_io_gpio11" direction="bidir" role="gpio11" width="1" />
   <port name="hps_io_gpio27" direction="bidir" role="gpio27" width="1" />
  </interface>
  <interface name="usb31_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="usb31_io_vbus_det" direction="input" role="vbus_det" width="1" />
   <port name="usb31_io_flt_bar" direction="input" role="flt_bar" width="1" />
   <port name="usb31_io_usb_ctrl" direction="output" role="usb_ctrl" width="2" />
   <port name="usb31_io_usb31_id" direction="input" role="usb31_id" width="1" />
  </interface>
  <interface name="usb31_phy_pma_cpu_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="usb31_phy_pma_cpu_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="usb31_phy_refclk_p" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="usb31_phy_refclk_p_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="usb31_phy_refclk_n" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="usb31_phy_refclk_n_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="usb31_phy_rx_serial_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="usb31_phy_rx_serial_n_i_rx_serial_n"
       direction="input"
       role="i_rx_serial_n"
       width="1" />
  </interface>
  <interface name="usb31_phy_rx_serial_p" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="usb31_phy_rx_serial_p_i_rx_serial_p"
       direction="input"
       role="i_rx_serial_p"
       width="1" />
  </interface>
  <interface name="usb31_phy_tx_serial_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="usb31_phy_tx_serial_n_o_tx_serial_n"
       direction="output"
       role="o_tx_serial_n"
       width="1" />
  </interface>
  <interface name="usb31_phy_tx_serial_p" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="usb31_phy_tx_serial_p_o_tx_serial_p"
       direction="output"
       role="o_tx_serial_p"
       width="1" />
  </interface>
  <interface name="emif_hps_emif_mem_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_hps_emif_mem_0_mem_ck_t"
       direction="output"
       role="mem_ck_t"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_ck_c"
       direction="output"
       role="mem_ck_c"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_a"
       direction="output"
       role="mem_a"
       width="17" />
   <port
       name="emif_hps_emif_mem_0_mem_ba"
       direction="output"
       role="mem_ba"
       width="2" />
   <port
       name="emif_hps_emif_mem_0_mem_bg"
       direction="output"
       role="mem_bg"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="emif_hps_emif_mem_0_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="32" />
   <port
       name="emif_hps_emif_mem_0_mem_dqs_t"
       direction="bidir"
       role="mem_dqs_t"
       width="4" />
   <port
       name="emif_hps_emif_mem_0_mem_dqs_c"
       direction="bidir"
       role="mem_dqs_c"
       width="4" />
  </interface>
  <interface name="emif_hps_emif_oct_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_hps_emif_oct_0_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_hps_emif_ref_clk_0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="emif_hps_emif_ref_clk_0_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="o_pma_cu_clk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="o_pma_cu_clk_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="qsys_top" version="1.0" name="qsys_top">
  <parameter name="AUTO_USB31_PHY_PMA_CPU_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_USB31_PHY_PMA_CPU_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_USB31_PHY_PMA_CPU_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_USB31_PHY_REFCLK_P_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_P_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_P_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_N_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_N_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_N_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/jtag_subsys.qsys" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys.qsys" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys.qsys" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top"</message>
   <message level="Info" culprit="qsys_top">"Generating: clk_100"</message>
   <message level="Info" culprit="qsys_top">"Generating: ext_hps_m_master"</message>
   <message level="Info" culprit="qsys_top">"Generating: ocm"</message>
   <message level="Info" culprit="qsys_top">"Generating: rst_in"</message>
   <message level="Info" culprit="qsys_top">"Generating: user_rst_clkgate_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_rlujt6i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_spceyha"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_c23cday"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_wos5imq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vmbgqdi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_fqiuyra"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_teuq5zq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_45ijzbq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_to6u3iq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_gcrqmfy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_gokv6wq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_qczapdq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jltcj4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_z3eduwq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jyvenyy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_22u2bwi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_pfqmhhy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_crmanyy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_oh767ji"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4qyajbq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1931_xpvuoly"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_7yme6wa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_2vnw3da"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_rbm5eda"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vgwgk4i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_ksgr2rq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_5yug5ta"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_le7zfeq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_pg4uvbq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zqycw4i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_cn5m5dy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zama6oq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_agt7p5q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_eqv2cry"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_agoluhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_gqqw3vi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_tz22qhq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_i72dmty"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2001_d3htozq"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="jtag_subsys" version="1.0" name="jtag_subsys">
  <parameter name="AUTO_HPS_M_MASTER_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter
     name="AUTO_FPGA_M_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ocm.axi_s1&apos; start=&apos;0x40000&apos; end=&apos;0x80000&apos; datawidth=&apos;128&apos; /&gt;&lt;slave name=&apos;subsys_hps.agilex_hps.usb31_phy_reconfig_slave&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; datawidth=&apos;32&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_subsys_debug" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter
     name="AUTO_HPS_M_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;subsys_hps.agilex_hps.f2sdram&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;256&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_FPGA_M_MASTER_ADDRESS_WIDTH" value="24" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/jtag_subsys.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="subsys_debug" />
  <messages/>
 </entity>
 <entity kind="hps_subsys" version="1.0" name="hps_subsys">
  <parameter name="AUTO_USB31_PHY_PMA_CPU_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_LWHPS2FPGA_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_USB31_PHY_PMA_CPU_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="AUTO_HPS2FPGA_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ocm.axi_s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&gt;&lt;/address-map&gt;" />
  <parameter
     name="AUTO_LWHPS2FPGA_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;subsys_periph.sysid.control_slave&apos; start=&apos;0x10000&apos; end=&apos;0x10008&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_periph.button_pio.s1&apos; start=&apos;0x10060&apos; end=&apos;0x10070&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_periph.dipsw_pio.s1&apos; start=&apos;0x10070&apos; end=&apos;0x10080&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_periph.led_pio.s1&apos; start=&apos;0x10080&apos; end=&apos;0x10090&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_periph/ssgdma_0.host_csr&apos; start=&apos;0x400000&apos; end=&apos;0x800000&apos; datawidth=&apos;32&apos; /&gt;&lt;slave name=&apos;subsys_hps.agilex_hps.usb31_phy_reconfig_slave&apos; start=&apos;0x800000&apos; end=&apos;0x1000000&apos; datawidth=&apos;32&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_USB31_PHY_REFCLK_P_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_USB31_PHY_RECONFIG_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_HPS2FPGA_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_FPGA2HPS_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_subsys_hps" />
  <parameter name="AUTO_LWHPS2FPGA_ADDRESS_WIDTH" value="24" />
  <parameter name="AUTO_F2H_IRQ_IN_INTERRUPTS_USED" value="7" />
  <parameter name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_F2SDRAM_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_USB31_PHY_RECONFIG_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_HPS2FPGA_ADDRESS_WIDTH" value="18" />
  <parameter name="AUTO_USB31_PHY_REFCLK_N_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_HPS2FPGA_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_FPGA2HPS_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_LWHPS2FPGA_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_USB31_PHY_PMA_CPU_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_USB31_PHY_REFCLK_P_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_USB31_PHY_REFCLK_P_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_LWHPS2FPGA_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_F2SDRAM_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_FPGA2HPS_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_USB31_PHY_RECONFIG_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_F2SDRAM_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_HPS2FPGA_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_N_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_USB31_PHY_REFCLK_N_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_EMIF_HPS_EMIF_REF_CLK_0_CLOCK_RATE" value="-1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/hps_subsys/hps_subsys.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="subsys_hps" />
  <messages/>
 </entity>
 <entity kind="peripheral_subsys" version="1.0" name="peripheral_subsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_SSGDMA_H2D0_MM_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_SSGDMA_HOST_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_SSGDMA_HOST_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_SSGDMA_HOST_CLK_RESET_DOMAIN" value="1" />
  <parameter
     name="AUTO_SSGDMA_H2D0_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ocm.axi_s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_UNIQUE_ID" value="qsys_top_subsys_periph" />
  <parameter
     name="AUTO_SSGDMA_HOST_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;subsys_hps.agilex_hps.fpga2hps&apos; start=&apos;0x0&apos; end=&apos;0x100000000&apos; datawidth=&apos;256&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_SSGDMA_H2D0_MM_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="AUTO_SSGDMA_HOST_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_SSGDMA_H2D0_ADDRESS_WIDTH" value="18" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_SSGDMA_H2D0_MM_CLK_CLOCK_RATE" value="100000000" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/peripheral_subsys.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="subsys_periph" />
  <messages/>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="clk_100">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;100000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;100000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;clk_100&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;clk_100&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/clk_100.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_clock_bridge_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="clk_100" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: clk_100"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ext_hps_m_master">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;windowed_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;30&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4294967296&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;expanded_master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;33&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;windowed_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;30&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avs_s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4294967296&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;ext_hps_m_master.expanded_master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;expanded_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;33&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_address_span_extender&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Address Span Extender Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;windowed_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;windowed_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;windowed_slave&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ext_hps_m_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ext_hps_m_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/ext_hps_m_master.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURSTCOUNT_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BYTEENABLE_WIDTH&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CNTL_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MASTER_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;33&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_BYTES&lt;/key&gt;
            &lt;value&gt;4&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_WORDS&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_SHIFT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SLAVE_ADDRESS_WIDTH&lt;/key&gt;
            &lt;value&gt;30&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SUB_WINDOW_COUNT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_address_span_extender_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="ext_hps_m_master" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: ext_hps_m_master"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ocm">
  <parameter name="hlsFile" value="" />
  <parameter
     name="deviceFeatures"
     value="ADDER_CHAIN_ONLY_IN_LAB 0 ADVANCED_INFO 0 ALE_HAS_FAST_LUT5OUT 1 ALE_HAS_FAST_LUT6OUT 1 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BASE_DEVICE_SUPPORTS_CBX_MF 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORE_BLOCK_DATA_LEIMS_MERGED 0 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 0 DSP 0 DSP_PRIME_SUPPORTED 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FF_PACKING_THROUGH_C_D 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 0 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_HIPI_SUPPORT 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_EPEQ_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 0 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 1 HAS_LEIM_HIPI_DEPOPULATION_SUPPORT 1 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 0 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 1 HAS_NADDER_STYLE_FF 1 HAS_NADDER_STYLE_LCELL_COMB 1 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PERIPHERY_HIPI_SUPPORT 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PVA_SUPPORT 0 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 0 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LABLINE_HAS_SAME_LEIM_FANOUTS_FOR_ALL_ALMS 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 1 LUT6_REQUIRE_C_D_DUPLICATION 1 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 0 M20K_MEMORY 0 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 0 NOT_AUTOSELECTED 0 NOT_LISTED 1 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 1 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 RAM_SUPPORTS_FULL_MIXED_WIDTH_RATIO 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 1 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 RPI_SETTING_CONSIDERS_BCM_DEFAULT 0 SDM_1_2_AND_ABOVE_SUPPORTED 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 SM_DEVICE 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_IBIS_AMI 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 1 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_IBIS_WRITER 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 0 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 1 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 1 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="autoInitializationFileName" value="qsys_top_ocm" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;axi_s1&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;18&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wakeupSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;uniqueIdSupport&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;poison&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;traceSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;axi_s1&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;18&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wakeupSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;uniqueIdSupport&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;poison&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;traceSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_onchip_memory&lt;/className&gt;
        &lt;version&gt;1.4.7&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory II (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;axi_s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;axi_s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;axi_s1&apos; start=&apos;0x0&apos; end=&apos;0x40000&apos; datawidth=&apos;128&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;18&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="deviceFamily" value="Agilex 5" />
  <parameter name="logicalView" value="ip/qsys_top/ocm.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;&quot;&quot;&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;ocm_intel_onchip_memory_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;262144&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;ocm_intel_onchip_memory_inst&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ocm&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ocm&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="intel_onchip_memory_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="ocm" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: ocm"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/rst_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="liveModuleName" value="altera_reset_bridge_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_in" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: rst_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="user_rst_clkgate_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="DEVICE_FAMILY" value="Agilex 5" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;ninit_done&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ninit_done&lt;/name&gt;
                    &lt;role&gt;ninit_done&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;ninit_done&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ninit_done&lt;/name&gt;
                        &lt;role&gt;ninit_done&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_user_rst_clkgate&lt;/className&gt;
        &lt;version&gt;1.0.0&lt;/version&gt;
        &lt;displayName&gt;Agilex Reset Release Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;user_rst_clkgate_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;QUARTUS_SYNTH&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VERILOG&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;SIM_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;user_rst_clkgate_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/user_rst_clkgate_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="liveModuleName" value="intel_user_rst_clkgate_inst" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="user_rst_clkgate_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: user_rst_clkgate_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_rlujt6i">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ext_hps_m_master_expanded_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ADDRESS_W} {33};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_ADDRESS_W} {33};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READ} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator} {USE_OUTPUTENABLE} {0};add_instance {subsys_hps_f2sdram_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {subsys_hps_f2sdram_translator} {DATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_ADDR_WIDTH} {33};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_f2sdram_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_f2sdram_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_f2sdram_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_f2sdram_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_f2sdram_translator} {ROLE_BASED_USER} {0};add_instance {ext_hps_m_master_expanded_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_WUNIQUE} {148};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DOMAIN_H} {147};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DOMAIN_L} {146};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SNOOP_H} {145};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SNOOP_L} {142};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BARRIER_H} {141};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BARRIER_L} {140};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_QOS_H} {124};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_QOS_L} {121};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_SIDEBAND_H} {119};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_SIDEBAND_L} {112};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_SIDEBAND_H} {111};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_SIDEBAND_L} {104};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_TYPE_H} {103};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_TYPE_L} {102};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_CACHE_H} {134};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_CACHE_L} {131};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_THREAD_ID_H} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_THREAD_ID_L} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_SIZE_H} {101};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURST_SIZE_L} {99};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BEGIN_BURST} {120};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_PROTECTION_H} {130};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_PROTECTION_L} {128};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURSTWRAP_H} {98};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BURSTWRAP_L} {89};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTE_CNT_L} {75};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_H} {68};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_POSTED} {70};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_WRITE} {71};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_READ} {72};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SRC_ID_H} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SRC_ID_L} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DEST_ID_H} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DEST_ID_L} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_POISON_H} {149};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_POISON_L} {149};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATACHK_H} {150};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_DATACHK_L} {150};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDRCHK_H} {151};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_ADDRCHK_L} {151};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SAI_H} {152};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SAI_L} {152};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_EOP_OOO} {153};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_SOP_OOO} {154};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_SEQ_H} {161};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {PKT_TRANS_SEQ_L} {155};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ST_DATA_W} {162};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;subsys_hps_f2sdram_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000200000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ID} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {BURSTWRAP_VALUE} {1023};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_agent} {ROLE_BASED_USER} {0};add_instance {subsys_hps_f2sdram_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_QOS_H} {376};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_QOS_L} {373};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_THREAD_ID_H} {379};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_THREAD_ID_L} {379};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BEGIN_BURST} {372};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_CACHE_H} {386};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_CACHE_L} {383};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_SIDEBAND_H} {371};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_SIDEBAND_L} {364};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_SIDEBAND_H} {363};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_SIDEBAND_L} {356};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_PROTECTION_H} {382};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_PROTECTION_L} {380};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURSTWRAP_H} {350};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BURSTWRAP_L} {341};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_LOCK} {325};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_POSTED} {322};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_WRITE} {323};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_READ} {324};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SRC_ID_H} {377};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SRC_ID_L} {377};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DEST_ID_H} {378};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DEST_ID_L} {378};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DOMAIN_L} {398};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DOMAIN_H} {399};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SNOOP_L} {394};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SNOOP_H} {397};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BARRIER_L} {392};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_BARRIER_H} {393};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_WUNIQUE} {400};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_EOP_OOO} {405};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SOP_OOO} {406};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_POISON_H} {401};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_POISON_L} {401};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATACHK_H} {402};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_DATACHK_L} {402};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDRCHK_H} {403};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_ADDRCHK_L} {403};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SAI_H} {404};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_SAI_L} {404};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_SEQ_H} {413};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PKT_TRANS_SEQ_L} {407};set_instance_parameter_value {subsys_hps_f2sdram_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_agent} {DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ADDR_WIDTH} {33};set_instance_parameter_value {subsys_hps_f2sdram_agent} {RDATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_f2sdram_agent} {WDATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_f2sdram_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ID} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_DATA_USER} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_f2sdram_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x200000000 0x200000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {68};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {130};set_instance_parameter_value {router} {PKT_PROTECTION_L} {128};set_instance_parameter_value {router} {PKT_DEST_ID_H} {126};set_instance_parameter_value {router} {PKT_DEST_ID_L} {126};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {71};set_instance_parameter_value {router} {PKT_TRANS_READ} {72};set_instance_parameter_value {router} {ST_DATA_W} {162};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {320};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {382};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {380};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {378};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {378};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {323};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {324};set_instance_parameter_value {router_001} {ST_DATA_W} {414};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {320};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {382};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {380};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {378};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {378};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {323};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {324};set_instance_parameter_value {router_002} {ST_DATA_W} {414};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {ext_hps_m_master_expanded_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_DEST_ID_H} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_DEST_ID_L} {126};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_SRC_ID_H} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_SRC_ID_L} {125};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTE_CNT_H} {88};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTE_CNT_L} {75};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_POSTED} {70};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_WRITE} {71};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_THREAD_ID_H} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_THREAD_ID_L} {127};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_SEQ_H} {161};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PKT_TRANS_SEQ_L} {155};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {MAX_OUTSTANDING_RESPONSES} {14};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PIPELINED} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ST_DATA_W} {162};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {REORDER} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {162};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {162};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {162};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {162};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {162};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {162};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {73};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {subsys_hps_f2sdram_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {71};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {98};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {405};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {406};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_hps_f2sdram_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {71};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {98};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {89};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {405};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {406};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_hps_f2sdram_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {323};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {350};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {341};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {153};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {154};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {subsys_hps_f2sdram_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {320};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {340};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {327};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {321};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {323};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {350};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {341};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {353};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {351};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {388};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {387};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {326};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {355};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {354};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {389};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {391};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_ST_DATA_W} {414};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {68};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {88};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {69};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {101};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {99};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {136};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {135};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {103};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {102};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {137};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {139};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {153};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {154};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_ST_DATA_W} {162};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {414};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {162};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {ext_hps_m_master_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ext_hps_m_master_reset_reset_bridge} {SYNC_RESET} {1};add_instance {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ext_hps_m_master_expanded_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0} {ext_hps_m_master_expanded_master_agent.av} {avalon};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {domainAlias} {};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_translator.avalon_universal_master_0/ext_hps_m_master_expanded_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_f2sdram_agent.altera_axi_master} {subsys_hps_f2sdram_translator.s0} {avalon};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {domainAlias} {};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_agent.altera_axi_master/subsys_hps_f2sdram_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ext_hps_m_master_expanded_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ext_hps_m_master_expanded_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {ext_hps_m_master_expanded_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/ext_hps_m_master_expanded_master_limiter.cmd_sink} {qsys_mm.command};add_connection {ext_hps_m_master_expanded_master_limiter.rsp_src} {ext_hps_m_master_expanded_master_agent.rp} {avalon_streaming};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ext_hps_m_master_expanded_master_limiter.rsp_src/ext_hps_m_master_expanded_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/subsys_hps_f2sdram_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_mux_001.src} {subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/subsys_hps_f2sdram_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {router_001.src} {subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/subsys_hps_f2sdram_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/subsys_hps_f2sdram_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ext_hps_m_master_expanded_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ext_hps_m_master_expanded_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {ext_hps_m_master_expanded_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_001.source0/ext_hps_m_master_expanded_master_limiter.rsp_sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_wr_cmd_width_adapter.src} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_wr_cmd_width_adapter.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {subsys_hps_f2sdram_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline.source0/subsys_hps_f2sdram_agent.write_cp} {qsys_mm.command};add_connection {subsys_hps_f2sdram_rd_cmd_width_adapter.src} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_rd_cmd_width_adapter.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {subsys_hps_f2sdram_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_001.source0/subsys_hps_f2sdram_agent.read_cp} {qsys_mm.command};add_connection {subsys_hps_f2sdram_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_002.source0/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_002.source0/router_001.sink} {qsys_mm.response};add_connection {subsys_hps_f2sdram_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_f2sdram_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_002.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_003.source0/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_003.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {ext_hps_m_master_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {ext_hps_m_master_expanded_master_translator.reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_translator.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {ext_hps_m_master_expanded_master_agent.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_agent.reset_sink} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {ext_hps_m_master_expanded_master_limiter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_wr_cmd_width_adapter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_rd_cmd_width_adapter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_wr_rsp_width_adapter.clk_reset} {reset};add_connection {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.out_reset} {subsys_hps_f2sdram_rd_rsp_width_adapter.clk_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_agent.clock_sink} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_wr_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_f2sdram_rd_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.clk} {clock};add_interface {ext_hps_m_master_expanded_master} {avalon} {slave};set_interface_property {ext_hps_m_master_expanded_master} {EXPORT_OF} {ext_hps_m_master_expanded_master_translator.avalon_anti_master_0};add_interface {subsys_hps_f2sdram} {axi4} {master};set_interface_property {subsys_hps_f2sdram} {EXPORT_OF} {subsys_hps_f2sdram_translator.m0};add_interface {ext_hps_m_master_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ext_hps_m_master_reset_reset_bridge_in_reset} {EXPORT_OF} {ext_hps_m_master_reset_reset_bridge.in_reset};add_interface {ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ext_hps_m_master_expanded_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ext_hps_m_master_expanded_master_translator_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ext_hps_m_master.expanded_master} {0};set_module_assignment {interconnect_id.subsys_hps.f2sdram} {0};" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_rlujt6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_rlujt6i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_rlujt6i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_spceyha"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_c23cday"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_wos5imq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vmbgqdi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_fqiuyra"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_teuq5zq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_45ijzbq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_to6u3iq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_gcrqmfy">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {subsys_debug_fpga_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READ} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_translator} {USE_OUTPUTENABLE} {0};add_instance {subsys_hps_hps2fpga_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {DATA_WIDTH} {128};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_ADDR_WIDTH} {38};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_ADDR_WIDTH} {38};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_hps2fpga_translator} {ROLE_BASED_USER} {0};add_instance {subsys_periph_ssgdma_h2d0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {DATA_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_ID_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_translator} {ROLE_BASED_USER} {0};add_instance {subsys_hps_lwhps2fpga_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {DATA_WIDTH} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_ADDR_WIDTH} {29};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_ADDR_WIDTH} {29};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_translator} {ROLE_BASED_USER} {0};add_instance {ocm_axi_s1_translator} {altera_merlin_axi_translator};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWREGION} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWLOCK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWCACHE} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWPROT} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWQOS} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_BID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARREGION} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARLOCK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARCACHE} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARQOS} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARPROT} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RID} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_ID_WIDTH} {10};set_instance_parameter_value {ocm_axi_s1_translator} {DATA_WIDTH} {128};set_instance_parameter_value {ocm_axi_s1_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_ID_WIDTH} {10};set_instance_parameter_value {ocm_axi_s1_translator} {M0_ADDR_WIDTH} {18};set_instance_parameter_value {ocm_axi_s1_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {S0_ADDR_WIDTH} {18};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {ocm_axi_s1_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {ocm_axi_s1_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {ocm_axi_s1_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {ocm_axi_s1_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {ocm_axi_s1_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {ocm_axi_s1_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {ocm_axi_s1_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {ocm_axi_s1_translator} {SYNC_RESET} {1};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {ocm_axi_s1_translator} {ROLE_BASED_USER} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READ} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_translator} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_translator} {SYNC_RESET} {1};add_instance {subsys_debug_fpga_m_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_WUNIQUE} {172};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DOMAIN_H} {171};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DOMAIN_L} {170};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SNOOP_H} {169};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SNOOP_L} {166};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BARRIER_H} {165};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BARRIER_L} {164};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_QOS_H} {139};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_QOS_L} {136};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_SIDEBAND_H} {134};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_SIDEBAND_L} {134};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_H} {133};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_SIDEBAND_L} {133};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_CACHE_H} {158};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_CACHE_L} {155};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_THREAD_ID_H} {151};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ocm_axi_s1_translator.s0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000001000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ID} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_agent} {ROLE_BASED_USER} {0};add_instance {subsys_hps_hps2fpga_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDR_WIDTH} {38};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BEGIN_BURST} {243};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_CACHE_H} {266};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_CACHE_L} {263};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_SIDEBAND_H} {241};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_SIDEBAND_L} {241};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_PROTECTION_H} {262};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_PROTECTION_L} {260};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURSTWRAP_H} {235};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BURSTWRAP_L} {227};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_H} {207};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_POSTED} {209};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_READ} {211};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_H} {127};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SRC_ID_H} {249};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SRC_ID_L} {248};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DEST_ID_H} {251};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DEST_ID_L} {250};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_THREAD_ID_H} {259};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_THREAD_ID_L} {252};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_QOS_L} {244};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_QOS_H} {247};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_SIDEBAND_H} {242};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATA_SIDEBAND_L} {242};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DOMAIN_H} {279};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DOMAIN_L} {278};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SNOOP_H} {277};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SNOOP_L} {274};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BARRIER_H} {273};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_BARRIER_L} {272};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_WUNIQUE} {280};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_POISON_H} {281};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_POISON_L} {281};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATACHK_H} {282};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_DATACHK_L} {282};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDRCHK_H} {283};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_ADDRCHK_L} {283};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SAI_H} {284};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_SAI_L} {284};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_SEQ_H} {293};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {PKT_TRANS_SEQ_L} {287};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ST_DATA_W} {294};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ID} {1};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ocm_axi_s1_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_hps_hps2fpga_agent} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ID_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BEGIN_BURST} {171};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_CACHE_H} {194};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_CACHE_L} {191};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_SIDEBAND_H} {169};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_SIDEBAND_L} {169};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_PROTECTION_H} {190};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_PROTECTION_L} {188};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_SIZE_H} {166};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_SIZE_L} {164};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_TYPE_H} {168};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURST_TYPE_L} {167};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURSTWRAP_H} {163};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BURSTWRAP_L} {155};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTE_CNT_H} {154};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTE_CNT_L} {142};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_H} {135};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_POSTED} {137};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_READ} {139};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SRC_ID_H} {177};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SRC_ID_L} {176};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DEST_ID_H} {179};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DEST_ID_L} {178};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_THREAD_ID_H} {187};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_THREAD_ID_L} {180};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_QOS_L} {172};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_QOS_H} {175};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_SIDEBAND_H} {170};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATA_SIDEBAND_L} {170};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DOMAIN_H} {207};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DOMAIN_L} {206};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SNOOP_H} {205};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SNOOP_L} {202};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BARRIER_H} {201};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_BARRIER_L} {200};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_WUNIQUE} {208};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_EOP_OOO} {213};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SOP_OOO} {214};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_POISON_H} {209};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_POISON_L} {209};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATACHK_H} {210};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_DATACHK_L} {210};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDRCHK_H} {211};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_ADDRCHK_L} {211};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SAI_H} {212};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_SAI_L} {212};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_SEQ_H} {221};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {PKT_TRANS_SEQ_L} {215};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ST_DATA_W} {222};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ID} {3};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ocm_axi_s1_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_agent} {SYNC_RESET} {1};add_instance {subsys_hps_lwhps2fpga_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ID_WIDTH} {8};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDR_WIDTH} {29};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {SAI_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_CACHE_H} {158};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_CACHE_L} {155};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_SIDEBAND_H} {133};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_SIDEBAND_L} {133};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_THREAD_ID_H} {151};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_QOS_L} {136};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_QOS_H} {139};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_SIDEBAND_H} {134};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATA_SIDEBAND_L} {134};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DOMAIN_H} {171};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DOMAIN_L} {170};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SNOOP_H} {169};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SNOOP_L} {166};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BARRIER_H} {165};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_BARRIER_L} {164};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_WUNIQUE} {172};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ID} {2};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000001000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_lwhps2fpga_agent} {SYNC_RESET} {1};add_instance {ocm_axi_s1_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_QOS_H} {247};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_QOS_L} {244};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_THREAD_ID_H} {259};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_THREAD_ID_L} {252};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BEGIN_BURST} {243};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_CACHE_H} {266};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_CACHE_L} {263};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_SIDEBAND_H} {242};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_SIDEBAND_L} {242};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_SIDEBAND_H} {241};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_SIDEBAND_L} {241};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_PROTECTION_H} {262};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_PROTECTION_L} {260};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_POSTED} {209};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_READ} {211};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SRC_ID_H} {249};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SRC_ID_L} {248};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DEST_ID_H} {251};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DEST_ID_L} {250};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DOMAIN_L} {278};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DOMAIN_H} {279};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SNOOP_L} {274};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SNOOP_H} {277};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BARRIER_L} {272};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_BARRIER_H} {273};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_WUNIQUE} {280};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_EOP_OOO} {285};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SOP_OOO} {286};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_POISON_H} {281};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_POISON_L} {281};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATACHK_H} {282};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_DATACHK_L} {282};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDRCHK_H} {283};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_ADDRCHK_L} {283};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SAI_H} {284};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_SAI_L} {284};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_SEQ_H} {293};set_instance_parameter_value {ocm_axi_s1_agent} {PKT_TRANS_SEQ_L} {287};set_instance_parameter_value {ocm_axi_s1_agent} {SAI_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_agent} {ADDR_WIDTH} {18};set_instance_parameter_value {ocm_axi_s1_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {ocm_axi_s1_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {ocm_axi_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_agent} {AXI_SLAVE_ID_W} {10};set_instance_parameter_value {ocm_axi_s1_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {ocm_axi_s1_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {ocm_axi_s1_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {ocm_axi_s1_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {ocm_axi_s1_agent} {ID} {0};set_instance_parameter_value {ocm_axi_s1_agent} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {ocm_axi_s1_agent} {USE_DATA_USER} {1};set_instance_parameter_value {ocm_axi_s1_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ocm_axi_s1_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {ocm_axi_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {ocm_axi_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ocm_axi_s1_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_agent} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_agent} {REORDER_BUFFER} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ID} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent} {ROLE_BASED_USER} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {187};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_H} {154};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_PROTECTION_L} {152};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_POISON_H} {173};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_POISON_L} {173};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATACHK_H} {174};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_DATACHK_L} {174};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SAI_H} {176};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SAI_L} {176};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDRCHK_H} {175};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_ADDRCHK_L} {175};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_EOP_OOO} {177};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SOP_OOO} {178};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ST_DATA_W} {186};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ID} {2};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent} {ROLE_BASED_USER} {0};add_instance {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {187};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router} {START_ADDRESS} {0x40000 0x40000 0x800000 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x80000 0x1000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {99};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router} {PKT_TRANS_READ} {103};set_instance_parameter_value {router} {ST_DATA_W} {186};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {207};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_001} {ST_DATA_W} {294};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {207};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_002} {ST_DATA_W} {294};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {135};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {190};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {188};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {179};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {178};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_003} {ST_DATA_W} {222};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x40000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {135};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {190};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {188};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {179};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {178};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {138};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {139};set_instance_parameter_value {router_004} {ST_DATA_W} {222};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x800000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x800000 0x1000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {99};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_005} {ST_DATA_W} {186};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x800000 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x800000 0x1000000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {99};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_006} {ST_DATA_W} {186};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 3 };set_instance_parameter_value {router_007} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both write write };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {207};set_instance_parameter_value {router_007} {PKT_ADDR_L} {144};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_007} {ST_DATA_W} {294};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {1};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 3 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {207};set_instance_parameter_value {router_008} {PKT_ADDR_L} {144};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {262};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {260};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {251};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {250};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {210};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {211};set_instance_parameter_value {router_008} {ST_DATA_W} {294};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {1};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 2 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both write read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {99};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_009} {ST_DATA_W} {186};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_009} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_009} {SYNC_RESET} {1};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {99};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {154};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {152};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {142};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {103};set_instance_parameter_value {router_010} {ST_DATA_W} {186};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_010} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_010} {SYNC_RESET} {1};add_instance {subsys_debug_fpga_m_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_DEST_ID_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_DEST_ID_L} {142};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_SRC_ID_H} {141};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_SRC_ID_L} {140};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_POSTED} {101};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_THREAD_ID_H} {151};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_SEQ_H} {185};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PKT_TRANS_SEQ_L} {179};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PIPELINED} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {REORDER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_limiter} {ENABLE_OOO} {0};add_instance {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ST_DATA_W} {186};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_BYTE_CNT_H} {108};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {OUT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter} {SYNC_RESET} {1};add_instance {subsys_periph_pb_cpu_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_H} {99};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BEGIN_BURST} {135};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_TRANS_READ} {103};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ST_DATA_W} {186};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {108};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {ADAPTER_VERSION} {new};set_instance_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {186};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {294};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {294};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {222};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_003} {SYNC_RESET} {1};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {222};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_004} {SYNC_RESET} {1};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {186};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_005} {SYNC_RESET} {1};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {186};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_006} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {294};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {294};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {186};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {186};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_003} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {294};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {294};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {186};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {186};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {186};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {294};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {294};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {212};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_002} {PKT_EOP_OOO} {76};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {222};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_003} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_003} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_003} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_003} {PKT_EOP_OOO} {76};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {222};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {140};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_004} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_004} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_004} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_004} {PKT_EOP_OOO} {76};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {186};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_005} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_005} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_005} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_005} {PKT_EOP_OOO} {76};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {186};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {104};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_006} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux_006} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_006} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_006} {PKT_EOP_OOO} {76};add_instance {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {99};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {102};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {119};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_ST_DATA_W} {186};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {135};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {138};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {163};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {155};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_ST_DATA_W} {222};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {135};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {138};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {163};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {155};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_ST_DATA_W} {222};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {207};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {285};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {286};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_ST_DATA_W} {294};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_EOP_OOO} {177};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SOP_OOO} {178};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_ST_DATA_W} {186};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {135};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {213};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {214};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_ST_DATA_W} {222};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {99};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {118};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {106};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {100};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {130};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {128};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {160};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {159};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {105};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {132};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {131};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {161};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {163};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_EOP_OOO} {177};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_PKT_SOP_OOO} {178};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_ST_DATA_W} {186};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter} {SYNC_RESET} {1};add_instance {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {207};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {226};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {214};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {208};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {210};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {235};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {227};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {238};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {236};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {268};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {267};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {213};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {240};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {239};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {269};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {271};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_ST_DATA_W} {294};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {135};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {154};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {142};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {136};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {166};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {164};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {196};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {195};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {141};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {168};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {167};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {197};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {199};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {213};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {214};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_ST_DATA_W} {222};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline} {SYNC_RESET} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {limiter_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline} {SYNC_RESET} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_001} {SYNC_RESET} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_002} {SYNC_RESET} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_003} {SYNC_RESET} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_004} {SYNC_RESET} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_005} {SYNC_RESET} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_006} {SYNC_RESET} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {agent_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline} {SYNC_RESET} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_001} {SYNC_RESET} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_002} {SYNC_RESET} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_003} {SYNC_RESET} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_004} {SYNC_RESET} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_005} {SYNC_RESET} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_006} {SYNC_RESET} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_007} {SYNC_RESET} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_008} {SYNC_RESET} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_009} {SYNC_RESET} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_010} {SYNC_RESET} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_011} {SYNC_RESET} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_012} {SYNC_RESET} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_013} {SYNC_RESET} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_014} {SYNC_RESET} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {294};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_015} {SYNC_RESET} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {222};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_016} {SYNC_RESET} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {222};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_017} {SYNC_RESET} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_018} {SYNC_RESET} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_019} {SYNC_RESET} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_020} {SYNC_RESET} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {186};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {7};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};set_instance_parameter_value {mux_pipeline_021} {SYNC_RESET} {1};add_instance {subsys_debug_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNC_RESET} {1};add_instance {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_debug_fpga_m_master_translator.avalon_universal_master_0} {subsys_debug_fpga_m_master_agent.av} {avalon};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {domainAlias} {};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_translator.avalon_universal_master_0/subsys_debug_fpga_m_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_hps2fpga_translator.m0} {subsys_hps_hps2fpga_agent.altera_axi_slave} {avalon};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_hps2fpga_translator.m0/subsys_hps_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_001.src} {subsys_hps_hps2fpga_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/subsys_hps_hps2fpga_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_002.src} {subsys_hps_hps2fpga_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/subsys_hps_hps2fpga_agent.read_rp} {qsys_mm.response};add_connection {subsys_periph_ssgdma_h2d0_translator.m0} {subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {avalon};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_translator.m0/subsys_periph_ssgdma_h2d0_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_003.src} {subsys_periph_ssgdma_h2d0_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_003.src/subsys_periph_ssgdma_h2d0_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_004.src} {subsys_periph_ssgdma_h2d0_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_004.src/subsys_periph_ssgdma_h2d0_agent.read_rp} {qsys_mm.response};add_connection {subsys_hps_lwhps2fpga_translator.m0} {subsys_hps_lwhps2fpga_agent.altera_axi_slave} {avalon};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_lwhps2fpga_translator.m0/subsys_hps_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_005.src} {subsys_hps_lwhps2fpga_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_005.src/subsys_hps_lwhps2fpga_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_006.src} {subsys_hps_lwhps2fpga_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_006.src/subsys_hps_lwhps2fpga_agent.read_rp} {qsys_mm.response};add_connection {ocm_axi_s1_agent.altera_axi_master} {ocm_axi_s1_translator.s0} {avalon};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {defaultConnection} {false};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {domainAlias} {};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_agent.altera_axi_master/ocm_axi_s1_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.m0} {subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.m0/subsys_hps_usb31_phy_reconfig_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source} {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rf_source/subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out} {subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src} {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_src/subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out} {subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.out/subsys_hps_usb31_phy_reconfig_slave_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent.m0} {subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.m0/subsys_periph_pb_cpu_0_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent.rf_source} {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rf_source/subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out} {subsys_periph_pb_cpu_0_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src} {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_src/subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out} {subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.out/subsys_periph_pb_cpu_0_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_debug_fpga_m_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_agent.cp/router.sink} {qsys_mm.command};add_connection {subsys_hps_hps2fpga_agent.write_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_hps2fpga_agent.write_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {subsys_hps_hps2fpga_agent.read_cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_hps2fpga_agent.read_cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_agent.write_cp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_agent.write_cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_agent.read_cp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_agent.read_cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/cmd_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {subsys_hps_lwhps2fpga_agent.write_cp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_lwhps2fpga_agent.write_cp/router_005.sink} {qsys_mm.command};add_connection {router_005.src} {cmd_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/cmd_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/cmd_demux_005.sink} {qsys_mm.command};add_connection {subsys_hps_lwhps2fpga_agent.read_cp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_lwhps2fpga_agent.read_cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/cmd_demux_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {router_007.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_007.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_007.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_008.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_008.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_009.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_009.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_010.src/rsp_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_010.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router.src} {subsys_debug_fpga_m_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/subsys_debug_fpga_m_master_limiter.cmd_sink} {qsys_mm.command};add_connection {subsys_debug_fpga_m_master_limiter.rsp_src} {subsys_debug_fpga_m_master_agent.rp} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_limiter.rsp_src/subsys_debug_fpga_m_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_002.src} {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/subsys_hps_usb31_phy_reconfig_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_003.src/subsys_periph_pb_cpu_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux.src1} {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_003.src0} {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_003.src0/subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_004.src0} {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_004.src0/subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {rsp_demux.src0} {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux.src2} {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src2/ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src0} {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_001.src2} {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src2/ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {subsys_debug_fpga_m_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {subsys_debug_fpga_m_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {limiter_pipeline_001.source0/subsys_debug_fpga_m_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {ocm_axi_s1_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline.source0/ocm_axi_s1_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {agent_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_001.sink0} {qsys_mm.command};add_connection {agent_pipeline_001.source0} {ocm_axi_s1_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_001.source0/ocm_axi_s1_agent.read_cp} {qsys_mm.command};add_connection {ocm_axi_s1_agent.write_rp} {agent_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_agent.write_rp/agent_pipeline_002.sink0} {qsys_mm.response};add_connection {agent_pipeline_002.source0} {router_007.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_002.source0/router_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_002.source0/router_007.sink} {qsys_mm.response};add_connection {ocm_axi_s1_agent.read_rp} {agent_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_agent.read_rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_008.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_003.source0/router_008.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_003.source0/router_008.sink} {qsys_mm.response};add_connection {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {subsys_hps_usb31_phy_reconfig_slave_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_004.source0/subsys_hps_usb31_phy_reconfig_slave_agent.cp} {qsys_mm.command};add_connection {subsys_hps_usb31_phy_reconfig_slave_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_hps_usb31_phy_reconfig_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_009.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_005.source0/router_009.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_005.source0/router_009.sink} {qsys_mm.response};add_connection {subsys_periph_pb_cpu_0_s0_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_pb_cpu_0_s0_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {subsys_periph_pb_cpu_0_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_006.source0/subsys_periph_pb_cpu_0_s0_agent.cp} {qsys_mm.command};add_connection {subsys_periph_pb_cpu_0_s0_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_pb_cpu_0_s0_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_010.sink} {avalon_streaming};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agent_pipeline_007.source0/router_010.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agent_pipeline_007.source0/router_010.sink} {qsys_mm.response};add_connection {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src} {mux_pipeline.sink0} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src} {mux_pipeline_002.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.src/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux.sink2} {qsys_mm.command};add_connection {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src} {mux_pipeline_003.sink0} {avalon_streaming};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {mux_pipeline_004.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src} {mux_pipeline_005.sink0} {avalon_streaming};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.src/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_001.sink2} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_006.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_005.src0} {mux_pipeline_007.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_005.src0/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_006.src0} {mux_pipeline_008.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_006.src0/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_002.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_002.sink2} {qsys_mm.command};add_connection {cmd_demux_005.src1} {mux_pipeline_009.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_005.src1/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_006.src1} {mux_pipeline_010.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_006.src1/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_003.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src} {mux_pipeline_011.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_011.sink0} {qsys_mm.response};add_connection {mux_pipeline_011.source0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_011.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src} {mux_pipeline_012.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.src/mux_pipeline_012.sink0} {qsys_mm.response};add_connection {mux_pipeline_012.source0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_012.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_013.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_013.sink0} {qsys_mm.response};add_connection {mux_pipeline_013.source0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_013.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_014.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_014.sink0} {qsys_mm.response};add_connection {mux_pipeline_014.source0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_014.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {mux_pipeline_015.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/mux_pipeline_015.sink0} {qsys_mm.response};add_connection {mux_pipeline_015.source0} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_015.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src} {mux_pipeline_016.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.src/mux_pipeline_016.sink0} {qsys_mm.response};add_connection {mux_pipeline_016.source0} {rsp_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_016.source0/rsp_mux_003.sink0} {qsys_mm.response};add_connection {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src} {mux_pipeline_017.sink0} {avalon_streaming};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.src/mux_pipeline_017.sink0} {qsys_mm.response};add_connection {mux_pipeline_017.source0} {rsp_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_017.source0/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src1} {mux_pipeline_018.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src1/mux_pipeline_018.sink0} {qsys_mm.response};add_connection {mux_pipeline_018.source0} {rsp_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_018.source0/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_019.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_019.sink0} {qsys_mm.response};add_connection {mux_pipeline_019.source0} {rsp_mux_005.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_019.source0/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src2} {mux_pipeline_020.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src2/mux_pipeline_020.sink0} {qsys_mm.response};add_connection {mux_pipeline_020.source0} {rsp_mux_006.sink0} {avalon_streaming};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_020.source0/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src1} {mux_pipeline_021.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src1/mux_pipeline_021.sink0} {qsys_mm.response};add_connection {mux_pipeline_021.source0} {rsp_mux_006.sink1} {avalon_streaming};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mux_pipeline_021.source0/rsp_mux_006.sink1} {qsys_mm.response};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_hps2fpga_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_lwhps2fpga_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_translator.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_hps2fpga_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_lwhps2fpga_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_agent.reset_sink} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_agent.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_limiter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_burst_adapter.cr0_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_hps2fpga_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_lwhps2fpga_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_hps2fpga_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_lwhps2fpga_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_agent.clock_sink} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_agent.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_limiter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_usb31_phy_reconfig_slave_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_pb_cpu_0_s0_burst_adapter.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_reset_reset_bridge.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.clk} {clock};add_interface {subsys_debug_fpga_m_master} {avalon} {slave};set_interface_property {subsys_debug_fpga_m_master} {EXPORT_OF} {subsys_debug_fpga_m_master_translator.avalon_anti_master_0};add_interface {subsys_hps_hps2fpga} {axi4} {slave};set_interface_property {subsys_hps_hps2fpga} {EXPORT_OF} {subsys_hps_hps2fpga_translator.s0};add_interface {subsys_periph_ssgdma_h2d0} {axi4} {slave};set_interface_property {subsys_periph_ssgdma_h2d0} {EXPORT_OF} {subsys_periph_ssgdma_h2d0_translator.s0};add_interface {subsys_hps_lwhps2fpga} {axi4} {slave};set_interface_property {subsys_hps_lwhps2fpga} {EXPORT_OF} {subsys_hps_lwhps2fpga_translator.s0};add_interface {ocm_axi_s1} {axi4} {master};set_interface_property {ocm_axi_s1} {EXPORT_OF} {ocm_axi_s1_translator.m0};add_interface {subsys_hps_usb31_phy_reconfig_slave} {avalon} {master};set_interface_property {subsys_hps_usb31_phy_reconfig_slave} {EXPORT_OF} {subsys_hps_usb31_phy_reconfig_slave_translator.avalon_anti_slave_0};add_interface {subsys_periph_pb_cpu_0_s0} {avalon} {master};set_interface_property {subsys_periph_pb_cpu_0_s0} {EXPORT_OF} {subsys_periph_pb_cpu_0_s0_translator.avalon_anti_slave_0};add_interface {subsys_debug_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_debug_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_debug_reset_reset_bridge.in_reset};add_interface {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge_in_reset} {EXPORT_OF} {subsys_periph_ssgdma_h2d0_mm_resetn_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ocm.axi_s1} {0};set_module_assignment {interconnect_id.subsys_debug.fpga_m_master} {0};set_module_assignment {interconnect_id.subsys_hps.hps2fpga} {1};set_module_assignment {interconnect_id.subsys_hps.lwhps2fpga} {2};set_module_assignment {interconnect_id.subsys_hps.usb31_phy_reconfig_slave} {1};set_module_assignment {interconnect_id.subsys_periph.pb_cpu_0_s0} {2};set_module_assignment {interconnect_id.subsys_periph.ssgdma_h2d0} {3};" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_gcrqmfy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_gcrqmfy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_gcrqmfy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_gokv6wq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_qczapdq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jltcj4q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_z3eduwq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jyvenyy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_22u2bwi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_pfqmhhy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_crmanyy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_oh767ji"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4qyajbq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1931_xpvuoly"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_7yme6wa"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_2vnw3da"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_rbm5eda"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vgwgk4i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_ksgr2rq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_5yug5ta"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_le7zfeq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_pg4uvbq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zqycw4i"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_cn5m5dy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zama6oq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_agt7p5q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_eqv2cry"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_agoluhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_gqqw3vi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_tz22qhq">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {subsys_debug_hps_m_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READDATA} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READ} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WRITE} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_LOCK} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {subsys_debug_hps_m_master_translator} {USE_OUTPUTENABLE} {0};add_instance {ext_hps_m_master_windowed_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READ} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ext_hps_m_master_windowed_slave_translator} {SYNC_RESET} {1};add_instance {subsys_debug_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_debug_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_debug_hps_m_master_translator.avalon_universal_master_0} {ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {4};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {AUTO};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {PER_BURST_TYPE_CONVERTER};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {TRUE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_debug_hps_m_master_translator.avalon_universal_master_0/ext_hps_m_master_windowed_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_debug_reset_reset_bridge.out_reset} {subsys_debug_hps_m_master_translator.reset} {reset};add_connection {subsys_debug_reset_reset_bridge.out_reset} {ext_hps_m_master_windowed_slave_translator.reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_hps_m_master_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {ext_hps_m_master_windowed_slave_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_debug_reset_reset_bridge.clk} {clock};add_interface {subsys_debug_hps_m_master} {avalon} {slave};set_interface_property {subsys_debug_hps_m_master} {EXPORT_OF} {subsys_debug_hps_m_master_translator.avalon_anti_master_0};add_interface {ext_hps_m_master_windowed_slave} {avalon} {master};set_interface_property {ext_hps_m_master_windowed_slave} {EXPORT_OF} {ext_hps_m_master_windowed_slave_translator.avalon_anti_slave_0};add_interface {subsys_debug_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_debug_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_debug_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ext_hps_m_master.windowed_slave} {0};set_module_assignment {interconnect_id.subsys_debug.hps_m_master} {0};" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_tz22qhq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_tz22qhq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_2" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_tz22qhq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_i72dmty">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE5SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {subsys_periph_ssgdma_host_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARLOCK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {DATA_WIDTH} {256};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator} {ROLE_BASED_USER} {0};add_instance {subsys_hps_fpga2hps_translator} {altera_merlin_axi_translator};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_BID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RID} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {DATA_WIDTH} {256};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_ADDR_WIDTH} {64};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {SYNC_RESET} {1};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {subsys_hps_fpga2hps_translator} {ROLE_BASED_USER} {0};add_instance {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clk_100_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_100_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {subsys_periph_ssgdma_host_translator.m0} {subsys_hps_fpga2hps_translator.s0} {avalon};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {defaultConnection} {false};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {domainAlias} {};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.maxAdditionalLatency} {4};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.clockCrossingAdapter} {AUTO};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.burstAdapterImplementation} {PER_BURST_TYPE_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.syncResets} {TRUE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {subsys_periph_ssgdma_host_translator.m0/subsys_hps_fpga2hps_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset} {subsys_periph_ssgdma_host_translator.clk_reset} {reset};add_connection {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.out_reset} {subsys_hps_fpga2hps_translator.clk_reset} {reset};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_host_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_hps_fpga2hps_translator.clk} {clock};add_connection {clk_100_out_clk_clock_bridge.out_clk} {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.clk} {clock};add_interface {subsys_periph_ssgdma_host} {axi4} {slave};set_interface_property {subsys_periph_ssgdma_host} {EXPORT_OF} {subsys_periph_ssgdma_host_translator.s0};add_interface {subsys_hps_fpga2hps} {axi4} {master};set_interface_property {subsys_hps_fpga2hps} {EXPORT_OF} {subsys_hps_fpga2hps_translator.m0};add_interface {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {subsys_periph_ssgdma_host_translator_clk_reset_reset_bridge.in_reset};add_interface {clk_100_out_clk} {clock} {slave};set_interface_property {clk_100_out_clk} {EXPORT_OF} {clk_100_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.subsys_hps.fpga2hps} {0};set_module_assignment {interconnect_id.subsys_periph.ssgdma_host} {0};" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_i72dmty.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_i72dmty.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_3" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_i72dmty"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="20.0.1"
   name="qsys_top_altera_irq_mapper_2001_d3htozq">
  <parameter name="NUM_RCVRS" value="3" />
  <parameter name="REMOVE_CLK_RST" value="0" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="SENDER_IRQ_WIDTH" value="63" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_d3htozq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_irq_mapper_2001/synth/qsys_top_altera_irq_mapper_2001_d3htozq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="irq_mapper" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_irq_mapper_2001_d3htozq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="qsys_top_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_master_translator_192/synth/qsys_top_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_master_translator_192/synth/qsys_top_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="ext_hps_m_master_expanded_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_debug_fpga_m_master_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_tz22qhq"
     as="subsys_debug_hps_m_master_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_translator"
   version="19.3.1"
   name="qsys_top_altera_merlin_axi_translator_1931_d46vvwa">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_translator_1931/synth/qsys_top_altera_merlin_axi_translator_1931_d46vvwa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="subsys_hps_f2sdram_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_hps_hps2fpga_translator,subsys_periph_ssgdma_h2d0_translator,subsys_hps_lwhps2fpga_translator,ocm_axi_s1_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_i72dmty"
     as="subsys_periph_ssgdma_host_translator,subsys_hps_fpga2hps_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_translator_1931_d46vvwa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.1"
   name="qsys_top_altera_merlin_master_agent_1921_2inlndi">
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_master_agent_1921/synth/qsys_top_altera_merlin_master_agent_1921_2inlndi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_master_agent_1921/synth/qsys_top_altera_merlin_master_agent_1921_2inlndi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="ext_hps_m_master_expanded_master_agent" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_debug_fpga_m_master_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_1921_2inlndi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga">
  <parameter name="PKT_SNOOP_L" value="394" />
  <parameter name="PKT_SNOOP_H" value="397" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="1" />
  <parameter name="REORDER_BUFFER" value="0" />
  <parameter name="PKT_DATACHK_L" value="402" />
  <parameter name="PKT_SAI_H" value="404" />
  <parameter name="PKT_WUNIQUE" value="400" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="PKT_ADDRCHK_H" value="403" />
  <parameter name="PKT_SOP_OOO" value="406" />
  <parameter name="USE_DATA_USER" value="1" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ADDRCHK_L" value="403" />
  <parameter name="PKT_EOP_OOO" value="405" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)" />
  <parameter name="PKT_POISON_H" value="401" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="USE_ADDR_USER" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="389" />
  <parameter name="PKT_DOMAIN_H" value="399" />
  <parameter name="SAI_WIDTH" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="391" />
  <parameter name="PKT_DOMAIN_L" value="398" />
  <parameter name="PKT_POISON_L" value="401" />
  <parameter name="ADDRCHK_WIDTH" value="1" />
  <parameter name="PKT_SAI_L" value="404" />
  <parameter name="PKT_BARRIER_H" value="393" />
  <parameter name="PKT_DATACHK_H" value="402" />
  <parameter name="PKT_BARRIER_L" value="392" />
  <parameter name="PKT_TRANS_SEQ_L" value="407" />
  <parameter name="DATA_USER_WIDTH" value="8" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="PKT_TRANS_SEQ_H" value="413" />
  <parameter name="ADDR_USER_WIDTH" value="8" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_response_mem_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_comp_sel_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_pri_mux_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_sipo_plus_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_response_mem_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_comp_sel_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_pri_mux_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_sipo_plus_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_response_mem_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_comp_sel_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_pri_mux_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_sipo_plus_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_response_mem_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_comp_sel_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_pri_mux_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_sipo_plus_rxt43ga.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="subsys_hps_f2sdram_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_spceyha">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="72" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x200000000:write:1:0:0:1,0:10:0x0:0x200000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="68" />
  <parameter name="PKT_DEST_ID_H" value="126" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="126" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="162" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="130" />
  <parameter name="END_ADDRESS" value="0x200000000,0x200000000" />
  <parameter name="PKT_PROTECTION_L" value="128" />
  <parameter name="PKT_TRANS_WRITE" value="71" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_spceyha.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_spceyha.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_spceyha"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_c23cday">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="324" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="320" />
  <parameter name="PKT_DEST_ID_H" value="378" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="378" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="414" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="382" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="380" />
  <parameter name="PKT_TRANS_WRITE" value="323" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_c23cday.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_c23cday.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_c23cday"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="14" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="ext_hps_m_master_expanded_master_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_wos5imq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="162" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_wos5imq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_wos5imq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_vmbgqdi">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="162" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="73" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vmbgqdi.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vmbgqdi.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vmbgqdi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_fqiuyra">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="162" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_fqiuyra.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_fqiuyra.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_fqiuyra"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_teuq5zq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="162" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="73" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_teuq5zq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_teuq5zq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_teuq5zq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.3.3"
   name="qsys_top_altera_merlin_width_adapter_1933_45ijzbq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="391" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="389" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="139" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="137" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_45ijzbq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="subsys_hps_f2sdram_wr_cmd_width_adapter,subsys_hps_f2sdram_rd_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_45ijzbq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.3.3"
   name="qsys_top_altera_merlin_width_adapter_1933_to6u3iq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="139" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="137" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="391" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(161:155) sop_ooo(154) eop_ooo(153) sai(152) addrchk(151) datachk(150) poison(149) wunique(148) domain(147:146) snoop(145:142) barrier(141:140) ori_burst_size(139:137) response_status(136:135) cache(134:131) protection(130:128) thread_id(127) dest_id(126) src_id(125) qos(124:121) begin_burst(120) data_sideband(119:112) addr_sideband(111:104) burst_type(103:102) burst_size(101:99) burstwrap(98:89) byte_cnt(88:75) trans_exclusive(74) trans_lock(73) trans_read(72) trans_write(71) trans_posted(70) trans_compressed_read(69) addr(68:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(413:407) sop_ooo(406) eop_ooo(405) sai(404) addrchk(403) datachk(402) poison(401) wunique(400) domain(399:398) snoop(397:394) barrier(393:392) ori_burst_size(391:389) response_status(388:387) cache(386:383) protection(382:380) thread_id(379) dest_id(378) src_id(377) qos(376:373) begin_burst(372) data_sideband(371:364) addr_sideband(363:356) burst_type(355:354) burst_size(353:351) burstwrap(350:341) byte_cnt(340:327) trans_exclusive(326) trans_lock(325) trans_read(324) trans_write(323) trans_posted(322) trans_compressed_read(321) addr(320:288) byteen(287:256) data(255:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="389" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_to6u3iq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_to6u3iq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="subsys_hps_f2sdram_wr_rsp_width_adapter,subsys_hps_f2sdram_rd_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_to6u3iq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="qsys_top_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_hps_usb31_phy_reconfig_slave_translator,subsys_periph_pb_cpu_0_s0_translator" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_tz22qhq"
     as="ext_hps_m_master_windowed_slave_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="19.6.2"
   name="qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a">
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1962/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1962/synth/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1962/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_master_ni_1962/synth/qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_hps_hps2fpga_agent,subsys_periph_ssgdma_h2d0_agent,subsys_hps_lwhps2fpga_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_master_ni_1962_2kryw2a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy">
  <parameter name="PKT_SNOOP_L" value="274" />
  <parameter name="PKT_SNOOP_H" value="277" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="1" />
  <parameter name="REORDER_BUFFER" value="0" />
  <parameter name="PKT_DATACHK_L" value="282" />
  <parameter name="PKT_SAI_H" value="284" />
  <parameter name="PKT_WUNIQUE" value="280" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="PKT_ADDRCHK_H" value="283" />
  <parameter name="PKT_SOP_OOO" value="286" />
  <parameter name="USE_DATA_USER" value="1" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ADDRCHK_L" value="283" />
  <parameter name="PKT_EOP_OOO" value="285" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)" />
  <parameter name="PKT_POISON_H" value="281" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="USE_ADDR_USER" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="269" />
  <parameter name="PKT_DOMAIN_H" value="279" />
  <parameter name="SAI_WIDTH" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="271" />
  <parameter name="PKT_DOMAIN_L" value="278" />
  <parameter name="PKT_POISON_L" value="281" />
  <parameter name="ADDRCHK_WIDTH" value="1" />
  <parameter name="PKT_SAI_L" value="284" />
  <parameter name="PKT_BARRIER_H" value="273" />
  <parameter name="PKT_DATACHK_H" value="282" />
  <parameter name="PKT_BARRIER_L" value="272" />
  <parameter name="PKT_TRANS_SEQ_L" value="287" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="PKT_TRANS_SEQ_H" value="293" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_response_mem_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_comp_sel_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_pri_mux_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_sipo_plus_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_response_mem_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_comp_sel_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_pri_mux_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_sipo_plus_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_response_mem_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_comp_sel_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_pri_mux_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/rd_sipo_plus_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_response_mem_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_comp_sel_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_pri_mux_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/wr_sipo_plus_jjxabuy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="ocm_axi_s1_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.2.1"
   name="qsys_top_altera_merlin_slave_agent_1921_b6r3djy">
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_1921/synth/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_1921/synth/qsys_top_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_hps_usb31_phy_reconfig_slave_agent,subsys_periph_pb_cpu_0_s0_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_1921_b6r3djy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_gokv6wq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x40000,0x40000,0x800000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x40000:0x80000:write:1:0:0:1,0:010:0x40000:0x80000:read:1:0:0:1,1:100:0x800000:0x1000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="142" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="154" />
  <parameter name="END_ADDRESS" value="0x80000,0x80000,0x1000000" />
  <parameter name="PKT_PROTECTION_L" value="152" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="0,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_gokv6wq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_gokv6wq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_gokv6wq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_qczapdq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="211" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x40000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="207" />
  <parameter name="PKT_DEST_ID_H" value="251" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="250" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="262" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="260" />
  <parameter name="PKT_TRANS_WRITE" value="210" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_qczapdq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_qczapdq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_qczapdq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_jltcj4q">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="211" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x40000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="207" />
  <parameter name="PKT_DEST_ID_H" value="251" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="250" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="262" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="260" />
  <parameter name="PKT_TRANS_WRITE" value="210" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jltcj4q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jltcj4q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jltcj4q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_z3eduwq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="139" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x40000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="135" />
  <parameter name="PKT_DEST_ID_H" value="179" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="178" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="222" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="190" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="188" />
  <parameter name="PKT_TRANS_WRITE" value="138" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_z3eduwq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_z3eduwq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_z3eduwq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_jyvenyy">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="139" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x40000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="135" />
  <parameter name="PKT_DEST_ID_H" value="179" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="178" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="222" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="190" />
  <parameter name="END_ADDRESS" value="0x40000" />
  <parameter name="PKT_PROTECTION_L" value="188" />
  <parameter name="PKT_TRANS_WRITE" value="138" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jyvenyy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_jyvenyy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_jyvenyy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_22u2bwi">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x800000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:10:0x0:0x800000:both:1:0:0:1,1:01:0x800000:0x1000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="142" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="154" />
  <parameter name="END_ADDRESS" value="0x800000,0x1000000" />
  <parameter name="PKT_PROTECTION_L" value="152" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_22u2bwi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_22u2bwi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_005,router_006" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_22u2bwi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_pfqmhhy">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="211" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:write:1:0:0:1,3:100:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="207" />
  <parameter name="PKT_DEST_ID_H" value="251" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="250" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="262" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="260" />
  <parameter name="PKT_TRANS_WRITE" value="210" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_pfqmhhy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_pfqmhhy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_007" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_pfqmhhy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_crmanyy">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="211" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:both:1:0:0:1,1:010:0x0:0x0:read:1:0:0:1,3:100:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="207" />
  <parameter name="PKT_DEST_ID_H" value="251" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="250" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="262" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="260" />
  <parameter name="PKT_TRANS_WRITE" value="210" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,3" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_crmanyy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_crmanyy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_008" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_crmanyy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_oh767ji">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:001:0x0:0x0:both:1:0:0:1,2:010:0x0:0x0:write:1:0:0:1,2:100:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="142" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="154" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="152" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,2,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_oh767ji.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_oh767ji.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_009" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_oh767ji"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_4qyajbq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="103" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:write:1:0:0:1,2:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="99" />
  <parameter name="PKT_DEST_ID_H" value="143" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="142" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="154" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="152" />
  <parameter name="PKT_TRANS_WRITE" value="102" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4qyajbq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_4qyajbq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="router_010" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_4qyajbq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_1921_oarheta">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="16" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_oarheta.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_1921_oarheta.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_debug_fpga_m_master_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_1921_oarheta"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.1"
   name="qsys_top_altera_merlin_burst_adapter_1931_xpvuoly">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="100" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/qsys_top_altera_merlin_burst_adapter_1931_xpvuoly.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/qsys_top_altera_merlin_burst_adapter_1931_xpvuoly.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_hps_usb31_phy_reconfig_slave_burst_adapter,subsys_periph_pb_cpu_0_s0_burst_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_1931_xpvuoly"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_7yme6wa">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_7yme6wa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_7yme6wa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_demux,rsp_demux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_7yme6wa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_2vnw3da">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_2vnw3da.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_2vnw3da.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_demux_001,cmd_demux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_2vnw3da"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_rbm5eda">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="222" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_rbm5eda.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_rbm5eda.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_demux_003,cmd_demux_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_rbm5eda"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_demux_005,cmd_demux_006,rsp_demux_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_fcmc6ny"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_vgwgk4i">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="212" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vgwgk4i.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_vgwgk4i.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_vgwgk4i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_ksgr2rq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_ksgr2rq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_ksgr2rq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_ksgr2rq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_5yug5ta">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_5yug5ta.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_5yug5ta.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="cmd_mux_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_5yug5ta"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_le7zfeq">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_le7zfeq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_le7zfeq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_le7zfeq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_pg4uvbq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_pg4uvbq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_pg4uvbq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_pg4uvbq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_zqycw4i">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="294" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="212" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zqycw4i.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zqycw4i.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zqycw4i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_cn5m5dy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="222" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="140" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_cn5m5dy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_cn5m5dy.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="rsp_mux_003,rsp_mux_004" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_cn5m5dy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="qsys_top_altera_merlin_multiplexer_1922_zama6oq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="186" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="104" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zama6oq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/qsys_top_altera_merlin_multiplexer_1922_zama6oq.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="rsp_mux_005,rsp_mux_006" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1922_zama6oq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.3.3"
   name="qsys_top_altera_merlin_width_adapter_1933_agt7p5q">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="271" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="269" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="163" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="161" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agt7p5q.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_debug_fpga_m_master_to_ocm_axi_s1_wr_cmd_width_adapter,subsys_debug_fpga_m_master_to_ocm_axi_s1_rd_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_agt7p5q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.3.3"
   name="qsys_top_altera_merlin_width_adapter_1933_eqv2cry">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="271" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="269" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="199" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="197" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_eqv2cry.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_periph_ssgdma_h2d0_wr_to_ocm_axi_s1_wr_cmd_width_adapter,subsys_periph_ssgdma_h2d0_rd_to_ocm_axi_s1_rd_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_eqv2cry"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.3.3"
   name="qsys_top_altera_merlin_width_adapter_1933_agoluhi">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="163" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="161" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="271" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(185:179) sop_ooo(178) eop_ooo(177) sai(176) addrchk(175) datachk(174) poison(173) wunique(172) domain(171:170) snoop(169:166) barrier(165:164) ori_burst_size(163:161) response_status(160:159) cache(158:155) protection(154:152) thread_id(151:144) dest_id(143:142) src_id(141:140) qos(139:136) begin_burst(135) data_sideband(134) addr_sideband(133) burst_type(132:131) burst_size(130:128) burstwrap(127:119) byte_cnt(118:106) trans_exclusive(105) trans_lock(104) trans_read(103) trans_write(102) trans_posted(101) trans_compressed_read(100) addr(99:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="269" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agoluhi.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_agoluhi.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="ocm_axi_s1_wr_to_subsys_debug_fpga_m_master_rsp_width_adapter,ocm_axi_s1_rd_to_subsys_debug_fpga_m_master_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_agoluhi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.3.3"
   name="qsys_top_altera_merlin_width_adapter_1933_gqqw3vi">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="199" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="197" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="271" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(221:215) sop_ooo(214) eop_ooo(213) sai(212) addrchk(211) datachk(210) poison(209) wunique(208) domain(207:206) snoop(205:202) barrier(201:200) ori_burst_size(199:197) response_status(196:195) cache(194:191) protection(190:188) thread_id(187:180) dest_id(179:178) src_id(177:176) qos(175:172) begin_burst(171) data_sideband(170) addr_sideband(169) burst_type(168:167) burst_size(166:164) burstwrap(163:155) byte_cnt(154:142) trans_exclusive(141) trans_lock(140) trans_read(139) trans_write(138) trans_posted(137) trans_compressed_read(136) addr(135:72) byteen(71:64) data(63:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(293:287) sop_ooo(286) eop_ooo(285) sai(284) addrchk(283) datachk(282) poison(281) wunique(280) domain(279:278) snoop(277:274) barrier(273:272) ori_burst_size(271:269) response_status(268:267) cache(266:263) protection(262:260) thread_id(259:252) dest_id(251:250) src_id(249:248) qos(247:244) begin_burst(243) data_sideband(242) addr_sideband(241) burst_type(240:239) burst_size(238:236) burstwrap(235:227) byte_cnt(226:214) trans_exclusive(213) trans_lock(212) trans_read(211) trans_write(210) trans_posted(209) trans_compressed_read(208) addr(207:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="269" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_gqqw3vi.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/qsys_top_altera_merlin_width_adapter_1933_gqqw3vi.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_width_adapter_1933/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="ocm_axi_s1_wr_to_subsys_periph_ssgdma_h2d0_wr_rsp_width_adapter,ocm_axi_s1_rd_to_subsys_periph_ssgdma_h2d0_rd_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_width_adapter_1933_gqqw3vi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a">
  <parameter name="FIFO_DEPTH" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="415" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="268" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="11" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="414" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_rxt43ga"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq">
  <parameter name="FIFO_DEPTH" value="14" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="5" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_1921_hlh4v7a"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi">
  <parameter name="FIFO_DEPTH" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="295" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="142" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="13" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.7.1"
   name="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="294" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_axi_slave_ni_1971/synth/qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_1971_jjxabuy"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy">
  <parameter name="FIFO_DEPTH" value="16" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="6" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_traffic_limiter_1921/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_1921_oarheta"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="subsys_hps_usb31_phy_reconfig_slave_agent_rsp_fifo,subsys_hps_usb31_phy_reconfig_slave_agent_rdata_fifo,subsys_periph_pb_cpu_0_s0_agent_rsp_fifo,subsys_periph_pb_cpu_0_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_tyvyr4a"
     as="my_altera_avalon_sc_fifo_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_xaathgq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_5kghwhi"
     as="my_altera_avalon_sc_fifo_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3cviryy"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.1"
   name="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="186" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="7" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_merlin_burst_adapter_1931/synth/qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_1931_xpvuoly"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.3.0"
   name="qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky">
  <generatedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
       attributes="" />
   <file
       path="/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/qsys_top/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_4/acds/23.4/79/linux64/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_rlujt6i"
     as="limiter_pipeline,limiter_pipeline_001,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003" />
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_gcrqmfy"
     as="limiter_pipeline,limiter_pipeline_001,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_2n65csy"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_qrbnrzi"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_d35qd7q"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vhbp2ri"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_hykem2a"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <instantiator
     instantiator="qsys_top_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_5gukxnq"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <instantiator
     instantiator="qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_lpdkwvy"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
</deploy>
