library verilog;
use verilog.vl_types.all;
entity lab2_2_tb_sv_unit is
end lab2_2_tb_sv_unit;
