m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/simulation/modelsim
viic
Z1 !s110 1563101089
!i10b 1
!s100 :mb<mjKE3Rgd4eOXO[nWT1
I][=:n[g[8BoLX?N5PX57O2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1563098543
8F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/iic/iic.v
FF:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/iic/iic.v
L0 17
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1563101089.000000
!s107 F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/iic/iic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/iic|F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/iic/iic.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/iic
Z6 tCvgOpt 0
Erom
Z7 w1563100957
Z8 DPx9 altera_mf 20 altera_mf_components 0 22 :YRc5<ojH^WgP]^Vezi9c1
Z9 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z10 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z11 8F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/ROM.vhd
Z12 FF:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/ROM.vhd
l0
L43
Vcn]AN2aXhY3liah5]PE:P0
!s100 W5]G_AeA[I68L0ocSaeIZ0
Z13 OV;C;10.5b;63
31
Z14 !s110 1563101090
!i10b 1
Z15 !s108 1563101090.000000
Z16 !s90 -reportprogress|300|-93|-work|work|F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/ROM.vhd|
Z17 !s107 F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/ROM.vhd|
!i113 1
Z18 o-93 -work work
Z19 tExplicit 1 CvgOpt 0
Asyn
R8
R9
R10
DEx4 work 3 rom 0 22 cn]AN2aXhY3liah5]PE:P0
l57
L53
VM:jj:Y;kjW@OZcjYSM30S1
!s100 6ZII;:TaOeM002hSQCVIa0
R13
31
R14
!i10b 1
R15
R16
R17
!i113 1
R18
R19
vwrite_data
R1
!i10b 1
!s100 CWNlG]JjXFk4FIU[B8HCo0
IbMe0HIKI;LGDe5JEoYGb^0
R2
R0
w1563093746
8F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data.v
FF:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data.v
L0 11
R3
r1
!s85 0
31
R4
!s107 F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display|F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data.v|
!i113 1
R5
Z20 !s92 -vlog01compat -work work +incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display
R6
vwrite_data_module
R1
!i10b 1
!s100 I5bQQQ<M@D==:_j@JBTio1
I^F8`A_fnJz:<HQ:C]BJD52
R2
R0
w1563094770
8F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data_module.v
FF:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data_module.v
L0 1
R3
r1
!s85 0
31
R4
!s107 F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data_module.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display|F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/src/OLED_Display/write_data_module.v|
!i113 1
R5
R20
R6
vwrite_data_module_tb
R14
!i10b 1
!s100 G;U9nb`Q5A7Sd8dR:nmQ@2
I2O158L3oU7lFaj`=?GlJn2
R2
R0
w1563100668
8F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/../src/TestBench/write_data_module_tb.v
FF:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/../src/TestBench/write_data_module_tb.v
L0 8
R3
r1
!s85 0
31
R15
!s107 F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/../src/TestBench/write_data_module_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/../src/TestBench|F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/../src/TestBench/write_data_module_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/10_OLED091Display_IIC_Custom/dev/../src/TestBench
R6
