
*** Running vivado
    with args -log array_add_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source array_add_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source array_add_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 454.992 ; gain = 157.570
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Baron/Documents/Grad_School/EE_278/HLS_Exports/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: array_add_0
Command: synth_design -top array_add_0 -part xc7z007sclg225-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.102 ; gain = 406.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'array_add_0' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/synth/array_add_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'array_add' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_add_AXI_LITE_s_axi' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'array_add_AXI_LITE_s_axi_ram' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:586]
INFO: [Synth 8-6155] done synthesizing module 'array_add_AXI_LITE_s_axi_ram' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:586]
INFO: [Synth 8-6157] synthesizing module 'array_add_AXI_LITE_s_axi_ram__parameterized0' [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:586]
INFO: [Synth 8-6155] done synthesizing module 'array_add_AXI_LITE_s_axi_ram__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:586]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:312]
INFO: [Synth 8-6155] done synthesizing module 'array_add_AXI_LITE_s_axi' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_add' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add.v:9]
INFO: [Synth 8-6155] done synthesizing module 'array_add_0' (0#1) [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/synth/array_add_0.v:53]
WARNING: [Synth 8-3848] Net q0 in module/entity array_add_AXI_LITE_s_axi_ram__parameterized0 does not have driver. [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:599]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:378]
WARNING: [Synth 8-3848] Net int_result_write in module/entity array_add_AXI_LITE_s_axi does not have driver. [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/hdl/verilog/array_add_AXI_LITE_s_axi.v:160]
WARNING: [Synth 8-7129] Port q0[31] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[30] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[29] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[28] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[27] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[26] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[25] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[24] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[23] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[22] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[21] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[20] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[19] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[18] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[17] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[16] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[15] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[14] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[13] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[12] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[11] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[10] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[9] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[8] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[7] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[6] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[5] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[4] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[3] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[2] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[1] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[0] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[3] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[2] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[1] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[0] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[31] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[30] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[29] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[28] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[27] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[26] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[25] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[24] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[23] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[22] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[21] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[20] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[19] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[18] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[17] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[16] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[15] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[14] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[13] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[12] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[11] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[10] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[9] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[8] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[7] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[6] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[5] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[4] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[3] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[2] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[1] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[0] in module array_add_AXI_LITE_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module array_add_AXI_LITE_s_axi_ram is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.613 ; gain = 503.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.613 ; gain = 503.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.613 ; gain = 503.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1376.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/constraints/array_add_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.gen/sources_1/ip/array_add_0_2/constraints/array_add_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.runs/array_add_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.runs/array_add_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1486.457 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.runs/array_add_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'array_add_AXI_LITE_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'array_add_AXI_LITE_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'array_add_AXI_LITE_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'array_add_AXI_LITE_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	              320 Bit	(10 X 32 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 22    
	   5 Input   32 Bit        Muxes := 1     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  10 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module array_add.
WARNING: [Synth 8-3332] Sequential element (AXI_LITE_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module array_add.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------+-----------+----------------------+----------------+
|inst        | AXI_LITE_s_axi_U/int_a/mem_reg      | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | AXI_LITE_s_axi_U/int_b/mem_reg      | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | AXI_LITE_s_axi_U/int_result/mem_reg | Implied   | 16 x 32              | RAM16X1D x 32  | 
+------------+-------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------+-----------+----------------------+----------------+
|inst        | AXI_LITE_s_axi_U/int_a/mem_reg      | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | AXI_LITE_s_axi_U/int_b/mem_reg      | Implied   | 16 x 32              | RAM16X1D x 32  | 
|inst        | AXI_LITE_s_axi_U/int_result/mem_reg | Implied   | 16 x 32              | RAM16X1D x 32  | 
+------------+-------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     2|
|3     |LUT2     |    49|
|4     |LUT3     |     7|
|5     |LUT4     |    15|
|6     |LUT5     |    50|
|7     |LUT6     |    54|
|8     |RAM16X1D |    96|
|9     |FDRE     |   233|
|10    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1486.457 ; gain = 503.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.457 ; gain = 613.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1486.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1486.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 96 instances

Synth Design complete | Checksum: a6fe8240
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1486.457 ; gain = 996.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.runs/array_add_0_synth_1/array_add_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP array_add_0, cache-ID = ea6cdc351aa5a934
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/pixel_control/pixel_control.runs/array_add_0_synth_1/array_add_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file array_add_0_utilization_synth.rpt -pb array_add_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 15:53:41 2024...
