-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Topo2A_AD_proj_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_8_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_9_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_10_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_12_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_13_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (13 downto 0);
    data_15_val : IN STD_LOGIC_VECTOR (13 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of Topo2A_AD_proj_linear_ap_fixed_14_6_5_3_0_ap_fixed_19_11_5_3_0_linear_config6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal sext_ln32_fu_140_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_1_fu_144_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_2_fu_148_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_3_fu_152_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_4_fu_156_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_5_fu_160_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_6_fu_164_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_7_fu_168_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_8_fu_172_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_9_fu_176_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_10_fu_180_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_11_fu_184_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_12_fu_188_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_13_fu_192_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_14_fu_196_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln32_15_fu_200_p1 : STD_LOGIC_VECTOR (18 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= sext_ln32_fu_140_p1;
    ap_return_1 <= sext_ln32_1_fu_144_p1;
    ap_return_10 <= sext_ln32_10_fu_180_p1;
    ap_return_11 <= sext_ln32_11_fu_184_p1;
    ap_return_12 <= sext_ln32_12_fu_188_p1;
    ap_return_13 <= sext_ln32_13_fu_192_p1;
    ap_return_14 <= sext_ln32_14_fu_196_p1;
    ap_return_15 <= sext_ln32_15_fu_200_p1;
    ap_return_2 <= sext_ln32_2_fu_148_p1;
    ap_return_3 <= sext_ln32_3_fu_152_p1;
    ap_return_4 <= sext_ln32_4_fu_156_p1;
    ap_return_5 <= sext_ln32_5_fu_160_p1;
    ap_return_6 <= sext_ln32_6_fu_164_p1;
    ap_return_7 <= sext_ln32_7_fu_168_p1;
    ap_return_8 <= sext_ln32_8_fu_172_p1;
    ap_return_9 <= sext_ln32_9_fu_176_p1;
        sext_ln32_10_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_10_val),19));

        sext_ln32_11_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_11_val),19));

        sext_ln32_12_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_12_val),19));

        sext_ln32_13_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_13_val),19));

        sext_ln32_14_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_14_val),19));

        sext_ln32_15_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_15_val),19));

        sext_ln32_1_fu_144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_val),19));

        sext_ln32_2_fu_148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_val),19));

        sext_ln32_3_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_val),19));

        sext_ln32_4_fu_156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_4_val),19));

        sext_ln32_5_fu_160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_5_val),19));

        sext_ln32_6_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_6_val),19));

        sext_ln32_7_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_7_val),19));

        sext_ln32_8_fu_172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_8_val),19));

        sext_ln32_9_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_9_val),19));

        sext_ln32_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_val),19));

end behav;
