#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct  3 14:47:21 2017
# Process ID: 11965
# Current directory: /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1
# Command line: vivado -log main_system.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main_system.tcl -notrace
# Log file: /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system.vdi
# Journal file: /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main_system.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'cw'
INFO: [Project 1-454] Reading design checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'myila'
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'cw/inst'
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'cw/inst'
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.043 ; gain = 488.438 ; free physical = 3509 ; free virtual = 13464
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'cw/inst'
Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'myila/inst'
Finished Parsing XDC File [/home/jodalyst/vivado/spi_tester_b/spi_tester_b.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'myila/inst'
Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pio[01]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[02]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[03]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[04]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[05]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[06]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[07]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pio[08]'. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jodalyst/project_2/project_2.srcs/constrs_1/imports/XDC/CmodA7_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 176 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1908.043 ; gain = 787.961 ; free physical = 3527 ; free virtual = 13473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1924.051 ; gain = 16.008 ; free physical = 3522 ; free virtual = 13468
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1942.121 ; gain = 0.000 ; free physical = 3496 ; free virtual = 13445
Phase 1 Generate And Synthesize Debug Cores | Checksum: 209304e6f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3496 ; free virtual = 13445

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19273f5ca

Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3500 ; free virtual = 13450
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 86 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1720950af

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3499 ; free virtual = 13449
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 107 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 145e82648

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3499 ; free virtual = 13449
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 95 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 145e82648

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3499 ; free virtual = 13449
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 145e82648

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3499 ; free virtual = 13449
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1942.121 ; gain = 0.000 ; free physical = 3499 ; free virtual = 13449
Ending Logic Optimization Task | Checksum: 145e82648

Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1942.121 ; gain = 14.070 ; free physical = 3499 ; free virtual = 13449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 235029e52

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3487 ; free virtual = 13441
Ending Power Optimization Task | Checksum: 235029e52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.430 ; gain = 98.309 ; free physical = 3493 ; free virtual = 13446
36 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2040.430 ; gain = 132.387 ; free physical = 3493 ; free virtual = 13446
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3492 ; free virtual = 13446
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_opt.dcp' has been generated.
Command: report_drc -file main_system_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3482 ; free virtual = 13437
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 138b6e2c6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3482 ; free virtual = 13437
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3483 ; free virtual = 13439

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f2acf8ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3473 ; free virtual = 13432

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 191f9bbeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3455 ; free virtual = 13415

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 191f9bbeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3455 ; free virtual = 13415
Phase 1 Placer Initialization | Checksum: 191f9bbeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3455 ; free virtual = 13415

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cbce731f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3446 ; free virtual = 13406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cbce731f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3446 ; free virtual = 13406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dad08df0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3444 ; free virtual = 13404

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25017f3b6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3444 ; free virtual = 13404

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1af0e02b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3444 ; free virtual = 13404

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2719ffde0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13404

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19aeeab11

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3440 ; free virtual = 13401

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21c8c5f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3440 ; free virtual = 13401

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21c8c5f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3440 ; free virtual = 13401
Phase 3 Detail Placement | Checksum: 21c8c5f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3440 ; free virtual = 13401

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 288f23dc1

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 288f23dc1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13404
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.815. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 283358256

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13404
Phase 4.1 Post Commit Optimization | Checksum: 283358256

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13404

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 283358256

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13405

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 283358256

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13405

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20848dd6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13405
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20848dd6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13405
Ending Placer Task | Checksum: 139ffcd49

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3450 ; free virtual = 13411
55 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3450 ; free virtual = 13411
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3440 ; free virtual = 13410
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 13407
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3447 ; free virtual = 13411
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2040.430 ; gain = 0.000 ; free physical = 3447 ; free virtual = 13410
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c99df820 ConstDB: 0 ShapeSum: 7061d529 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133e58a37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3331 ; free virtual = 13295

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 133e58a37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3330 ; free virtual = 13294

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 133e58a37

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3322 ; free virtual = 13287

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 133e58a37

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3322 ; free virtual = 13287
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13316b3ee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3310 ; free virtual = 13275
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.961  | TNS=0.000  | WHS=-0.423 | THS=-1234.617|

Phase 2 Router Initialization | Checksum: 156cc4753

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3307 ; free virtual = 13272

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ff6ba8f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e830cad6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d2ad4daa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12df24912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274
Phase 4 Rip-up And Reroute | Checksum: 12df24912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12df24912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12df24912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274
Phase 5 Delay and Skew Optimization | Checksum: 12df24912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f35b2c36

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3309 ; free virtual = 13274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.230  | TNS=0.000  | WHS=-0.044 | THS=-7.919 |

Phase 6.1 Hold Fix Iter | Checksum: 1e3b6dcbf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3308 ; free virtual = 13273
Phase 6 Post Hold Fix | Checksum: 21fe0004d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3308 ; free virtual = 13273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.02615 %
  Global Horizontal Routing Utilization  = 2.74076 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2016191e1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3308 ; free virtual = 13273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2016191e1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3307 ; free virtual = 13272

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f8343665

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3307 ; free virtual = 13272

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 197e5094b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3306 ; free virtual = 13271
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.230  | TNS=0.000  | WHS=-0.044 | THS=-7.919 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 197e5094b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3306 ; free virtual = 13271
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.098 ; gain = 34.668 ; free physical = 3316 ; free virtual = 13281

Routing Is Done.
68 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2108.988 ; gain = 68.559 ; free physical = 3316 ; free virtual = 13281
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2108.988 ; gain = 0.000 ; free physical = 3305 ; free virtual = 13280
INFO: [Common 17-1381] The checkpoint '/home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_routed.dcp' has been generated.
Command: report_drc -file main_system_drc_routed.rpt -pb main_system_drc_routed.pb -rpx main_system_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file main_system_methodology_drc_routed.rpt -rpx main_system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jodalyst/vivado/spi_tester_b/spi_tester_b.runs/impl_1/main_system_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.324 ; gain = 41.980 ; free physical = 3219 ; free virtual = 13187
Command: report_power -file main_system_power_routed.rpt -pb main_system_power_summary_routed.pb -rpx main_system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 14:49:30 2017...
