

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Thu Jul  6 01:41:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.778 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  41.010 us|  41.010 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |     4099|     4099|         6|          2|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     335|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     335|   1249|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln38_fu_142_p2      |         +|   0|  0|   12|          12|           1|
    |add_ln40_fu_326_p2      |         +|   0|  0|   39|          32|           1|
    |add_ln513_fu_180_p2     |         +|   0|  0|   12|          12|          11|
    |result_V_2_fu_273_p2    |         -|   0|  0|   26|           1|          19|
    |sub_ln1364_fu_194_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln40_fu_292_p2      |         -|   0|  0|   26|          19|          19|
    |addr_cmp_fu_305_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln38_fu_136_p2     |      icmp|   0|  0|   12|          12|          13|
    |r_V_fu_232_p2           |      lshr|   0|  0|  460|         137|         137|
    |result_V_fu_286_p3      |    select|   0|  0|   19|           1|          19|
    |reuse_select_fu_319_p3  |    select|   0|  0|   32|           1|          32|
    |ush_fu_204_p3           |    select|   0|  0|   12|           1|          12|
    |val_fu_266_p3           |    select|   0|  0|   19|           1|          19|
    |r_V_1_fu_238_p2         |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1172|         441|         497|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |i_fu_78                  |   9|          2|   12|         24|
    |reuse_addr_reg_fu_70     |   9|          2|   64|        128|
    |reuse_reg_fu_74          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|  124|        249|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln40_reg_412                  |  32|   0|   32|          0|
    |addr_cmp_reg_407                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |count_addr_reg_401                |  19|   0|   19|          0|
    |data_V_reg_371                    |  64|   0|   64|          0|
    |i_fu_78                           |  12|   0|   12|          0|
    |icmp_ln38_reg_362                 |   1|   0|    1|          0|
    |isNeg_reg_381                     |   1|   0|    1|          0|
    |result_V_2_reg_396                |  19|   0|   19|          0|
    |reuse_addr_reg_fu_70              |  64|   0|   64|          0|
    |reuse_reg_fu_74                   |  32|   0|   32|          0|
    |tmp_2_reg_376                     |  52|   0|   52|          0|
    |ush_reg_386                       |  12|   0|   12|          0|
    |val_reg_391                       |  19|   0|   19|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 335|   0|  335|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_38_1|  return value|
|data_address0   |  out|   11|   ap_memory|                               data|         array|
|data_ce0        |  out|    1|   ap_memory|                               data|         array|
|data_q0         |   in|   64|   ap_memory|                               data|         array|
|trunc_ln        |   in|   19|     ap_none|                           trunc_ln|        scalar|
|count_address0  |  out|   19|   ap_memory|                              count|         array|
|count_ce0       |  out|    1|   ap_memory|                              count|         array|
|count_we0       |  out|    1|   ap_memory|                              count|         array|
|count_d0        |  out|   32|   ap_memory|                              count|         array|
|count_address1  |  out|   19|   ap_memory|                              count|         array|
|count_ce1       |  out|    1|   ap_memory|                              count|         array|
|count_q1        |   in|   32|   ap_memory|                              count|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

