PDSC: Verifying ./Benchmarks_msat/halfSquare.smt2
Namespace(file='./Benchmarks_msat/halfSquare.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


82 SMT queries performed.
before complete_trace: [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(x_0 > 0, max_0 > x_0, i_0 == 0, y_0 == 0, pc_0 == 0),
    And(x_1 > 0, max_1 > x_1, i_1 == 0, y_1 == 0, pc_1 == 0),
    max_0 == max_1)
Initial concrete state  {'x_0': 1, 'max_1': 2, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 2, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}
Next concrete state {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}
Next concrete state {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}
Next concrete state {'y_1': 1, 'i_1': 2, 'x_1': 1, 'pc_1': 1, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 2, 'max_1': 2}
Next concrete state {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 0, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}
Next concrete state {'y_0': 0, 'i_0': 1, 'x_0': 1, 'pc_0': 1, 'pc_1': 1, 'y_1': 1, 'i_1': 2, 'x_1': 1, 'max_1': 2, 'max_0': 2}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {19: 30, 9: 32, 7: 34, 76: 82, 72: 88, 62: 90, 55: 92, 44: 94, 42: 96, 151: 157, 147: 163, 139: 165, 132: 167, 117: 169, 106: 171, 104: 173, 215: 221, 211: 227, 201: 229, 194: 231, 183: 233, 181: 235, 262: 273, 256: 275, 245: 277, 243: 279, 300: 323, 289: 325, 287: 327, 478: 484, 474: 490, 466: 492, 459: 494, 598: 604, 594: 610, 620: 626, 616: 634, 612: 640, 590: 642, 582: 644, 646: 652, 577: 654, 677: 693, 701: 714, 733: 743, 761: 767, 757: 773, 779: 785, 775: 791, 753: 793, 745: 795, 729: 797, 722: 799, 810: 820, 838: 844, 834: 850, 856: 862, 852: 868, 830: 870, 822: 872, 806: 874, 801: 878, 716: 880, 695: 882, 671: 884, 656: 886, 571: 888, 556: 890, 541: 892, 526: 894, 511: 896, 496: 898, 453: 900, 438: 902, 423: 904, 409: 906, 394: 908, 388: 919, 373: 921, 358: 923, 343: 925, 329: 927, 281: 929, 237: 931, 175: 933, 98: 935, 36: 937, 1: 939}
aux_vars_first_occ_dict {'.def_34 ': 11, '.def_620 ': 46, '.def_626 ': 108, '.def_635 ': 185, '.def_642 ': 247, '.def_695 ': 291}
aux_vars_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and .def_34 .def_626 ) '}
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_620 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( and .def_34 .def_626 ) 
remove lets from formula
subs2 ( and .def_34 .def_626 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) '}
.def_626 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) .def_626 ) '}
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_620 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_620 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and .def_34 .def_626 ) 
remove lets from formula
subs2 ( and .def_34 .def_626 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
.def_626 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) .def_626 ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
subs1 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_620 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and .def_620 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
subs1 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) 
subs1 ( and .def_34 .def_626 ) 
remove lets from formula
subs2 ( and .def_34 .def_626 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
.def_626 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) .def_626 ) '}
aux_vars_subs_dict  {'.def_34 ': '( = pc_1 0 ) ', '.def_620 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_626 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_635 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_642 ': '( not ( = pc_0 1 ) ) ', '.def_695 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
{19: 30, 9: 32, 7: 34, 76: 82, 72: 88, 62: 90, 55: 92, 44: 94, 42: 96, 151: 157, 147: 163, 139: 165, 132: 167, 117: 169, 106: 171, 104: 173, 215: 221, 211: 227, 201: 229, 194: 231, 183: 233, 181: 235, 262: 273, 256: 275, 245: 277, 243: 279, 300: 323, 289: 325, 287: 327, 478: 484, 474: 490, 466: 492, 459: 494, 598: 604, 594: 610, 620: 626, 616: 634, 612: 640, 590: 642, 582: 644, 646: 652, 577: 654, 677: 693, 701: 714, 733: 743, 761: 767, 757: 773, 779: 785, 775: 791, 753: 793, 745: 795, 729: 797, 722: 799, 810: 820, 838: 844, 834: 850, 856: 862, 852: 868, 830: 870, 822: 872, 806: 874, 801: 878, 716: 880, 695: 882, 671: 884, 656: 886, 571: 888, 556: 890, 541: 892, 526: 894, 511: 896, 496: 898, 453: 900, 438: 902, 423: 904, 409: 906, 394: 908, 388: 919, 373: 921, 358: 923, 343: 925, 329: 927, 281: 929, 237: 931, 175: 933, 98: 935, 36: 937, 1: 939}
{42: 48, 38: 54, 28: 56, 21: 58, 10: 60, 8: 62, 117: 123, 113: 129, 105: 131, 98: 133, 83: 135, 72: 137, 70: 139, 181: 187, 177: 193, 167: 195, 160: 197, 149: 199, 147: 201, 228: 239, 222: 241, 211: 243, 209: 245, 266: 289, 255: 291, 253: 293, 444: 450, 440: 456, 432: 458, 425: 460, 564: 570, 560: 576, 586: 592, 582: 600, 578: 606, 556: 608, 548: 610, 612: 618, 543: 620, 643: 659, 667: 680, 699: 709, 727: 733, 723: 739, 745: 751, 741: 757, 719: 759, 711: 761, 695: 763, 688: 765, 776: 786, 804: 810, 800: 816, 822: 828, 818: 834, 796: 836, 788: 838, 772: 840, 767: 844, 682: 846, 661: 848, 637: 850, 622: 852, 537: 854, 522: 856, 507: 858, 492: 860, 477: 862, 462: 864, 419: 866, 404: 868, 389: 870, 375: 872, 360: 874, 354: 885, 339: 887, 324: 889, 309: 891, 295: 893, 247: 895, 203: 897, 141: 899, 64: 901, 2: 903}
{56: 62, 52: 68, 44: 70, 37: 72, 22: 74, 11: 76, 9: 78, 120: 126, 116: 132, 106: 134, 99: 136, 88: 138, 86: 140, 167: 178, 161: 180, 150: 182, 148: 184, 205: 228, 194: 230, 192: 232, 383: 389, 379: 395, 371: 397, 364: 399, 503: 509, 499: 515, 525: 531, 521: 539, 517: 545, 495: 547, 487: 549, 551: 557, 482: 559, 582: 598, 606: 619, 638: 648, 666: 672, 662: 678, 684: 690, 680: 696, 658: 698, 650: 700, 634: 702, 627: 704, 715: 725, 743: 749, 739: 755, 761: 767, 757: 773, 735: 775, 727: 777, 711: 779, 706: 783, 621: 785, 600: 787, 576: 789, 561: 791, 476: 793, 461: 795, 446: 797, 431: 799, 416: 801, 401: 803, 358: 805, 343: 807, 328: 809, 314: 811, 299: 813, 293: 824, 278: 826, 263: 828, 248: 830, 234: 832, 186: 834, 142: 836, 80: 838, 3: 840}
{44: 50, 40: 56, 30: 58, 23: 60, 12: 62, 10: 64, 91: 102, 85: 104, 74: 106, 72: 108, 129: 152, 118: 154, 116: 156, 307: 313, 303: 319, 295: 321, 288: 323, 427: 433, 423: 439, 449: 455, 445: 463, 441: 469, 419: 471, 411: 473, 475: 481, 406: 483, 506: 522, 530: 543, 562: 572, 590: 596, 586: 602, 608: 614, 604: 620, 582: 622, 574: 624, 558: 626, 551: 628, 639: 649, 667: 673, 663: 679, 685: 691, 681: 697, 659: 699, 651: 701, 635: 703, 630: 707, 545: 709, 524: 711, 500: 713, 485: 715, 400: 717, 385: 719, 370: 721, 355: 723, 340: 725, 325: 727, 282: 729, 267: 731, 252: 733, 238: 735, 223: 737, 217: 748, 202: 750, 187: 752, 172: 754, 158: 756, 110: 758, 66: 760, 4: 762}
{30: 41, 24: 43, 13: 45, 11: 47, 68: 91, 57: 93, 55: 95, 246: 252, 242: 258, 234: 260, 227: 262, 366: 372, 362: 378, 388: 394, 384: 402, 380: 408, 358: 410, 350: 412, 414: 420, 345: 422, 445: 461, 469: 482, 501: 511, 529: 535, 525: 541, 547: 553, 543: 559, 521: 561, 513: 563, 497: 565, 490: 567, 578: 588, 606: 612, 602: 618, 624: 630, 620: 636, 598: 638, 590: 640, 574: 642, 569: 646, 484: 648, 463: 650, 439: 652, 424: 654, 339: 656, 324: 658, 309: 660, 294: 662, 279: 664, 264: 666, 221: 668, 206: 670, 191: 672, 177: 674, 162: 676, 156: 687, 141: 689, 126: 691, 111: 693, 97: 695, 49: 697, 5: 699}
{25: 48, 14: 50, 12: 52, 203: 209, 199: 215, 191: 217, 184: 219, 323: 329, 319: 335, 345: 351, 341: 359, 337: 365, 315: 367, 307: 369, 371: 377, 302: 379, 402: 418, 426: 439, 458: 468, 486: 492, 482: 498, 504: 510, 500: 516, 478: 518, 470: 520, 454: 522, 447: 524, 535: 545, 563: 569, 559: 575, 581: 587, 577: 593, 555: 595, 547: 597, 531: 599, 526: 603, 441: 605, 420: 607, 396: 609, 381: 611, 296: 613, 281: 615, 266: 617, 251: 619, 236: 621, 221: 623, 178: 625, 163: 627, 148: 629, 134: 631, 119: 633, 113: 644, 98: 646, 83: 648, 68: 650, 54: 652, 6: 654}
remove lets from formula
final_formula  ( and .def_34 ( and .def_626 ( and .def_695 ( and .def_620 ( and ( and .def_620 ( and .def_34 ( and .def_635 ( and .def_626 ( and ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ( and .def_620 ( and .def_642 ( and .def_620 ( and .def_642 ( and .def_635 ( and ( <= ( + x_0 ( + ( * ( - 1 ) i_0 ) ( + ( * ( - 1 ) max_1 ) i_1 ) ) ) ( - 1 ) ) ( and .def_635 ( and ( = max_0 max_1 ) ( and ( <= i_1 i_0 ) ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) .def_695 ) ) ) ) ) 
[' ( and ( = pc_1 0 ) ( and ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ( and ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ( and ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= ( + x_0 ( + ( * ( - 1 ) i_0 ) ( + ( * ( - 1 ) max_1 ) i_1 ) ) ) ( - 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( = max_0 max_1 ) ( and ( <= i_1 i_0 ) ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {42: 48, 38: 55, 27: 57, 20: 59, 9: 61, 7: 63, 90: 102, 84: 104, 73: 106, 71: 108, 151: 157, 147: 164, 136: 166, 129: 168, 118: 170, 116: 172, 199: 211, 193: 213, 182: 215, 180: 217, 305: 311, 301: 318, 292: 320, 285: 322, 446: 452, 442: 459, 469: 475, 465: 482, 461: 489, 438: 491, 427: 493, 420: 495, 518: 536, 562: 568, 558: 575, 549: 577, 544: 581, 620: 626, 616: 633, 639: 645, 635: 652, 612: 654, 603: 656, 594: 658, 589: 662, 697: 703, 693: 710, 716: 722, 712: 729, 689: 731, 680: 733, 671: 735, 664: 737, 583: 739, 538: 741, 512: 743, 497: 745, 414: 747, 399: 749, 384: 751, 369: 753, 354: 755, 339: 757, 324: 759, 279: 761, 264: 763, 249: 765, 234: 767, 219: 769, 174: 771, 110: 773, 65: 775, 1: 777}
aux_vars_first_occ_dict {'.def_705 ': 11, '.def_706 ': 75, '.def_712 ': 120, '.def_719 ': 184}
aux_vars_dict {'.def_705 ': '( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ', '.def_706 ': '( not ( = pcp_1 1 ) ) ', '.def_712 ': '( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ', '.def_719 ': '( not ( = pcp_0 1 ) ) '}
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_1 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_1 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_1 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_1 1 ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_1 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_1 1 ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
aux_vars_subs_dict  {'.def_705 ': '( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ', '.def_706 ': '( not ( = pcp_1 1 ) ) ', '.def_712 ': '( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ', '.def_719 ': '( not ( = pcp_0 1 ) ) '}
{42: 48, 38: 55, 27: 57, 20: 59, 9: 61, 7: 63, 90: 102, 84: 104, 73: 106, 71: 108, 151: 157, 147: 164, 136: 166, 129: 168, 118: 170, 116: 172, 199: 211, 193: 213, 182: 215, 180: 217, 305: 311, 301: 318, 292: 320, 285: 322, 446: 452, 442: 459, 469: 475, 465: 482, 461: 489, 438: 491, 427: 493, 420: 495, 518: 536, 562: 568, 558: 575, 549: 577, 544: 581, 620: 626, 616: 633, 639: 645, 635: 652, 612: 654, 603: 656, 594: 658, 589: 662, 697: 703, 693: 710, 716: 722, 712: 729, 689: 731, 680: 733, 671: 735, 664: 737, 583: 739, 538: 741, 512: 743, 497: 745, 414: 747, 399: 749, 384: 751, 369: 753, 354: 755, 339: 757, 324: 759, 279: 761, 264: 763, 249: 765, 234: 767, 219: 769, 174: 771, 110: 773, 65: 775, 1: 777}
{27: 39, 21: 41, 10: 43, 8: 45, 88: 94, 84: 101, 73: 103, 66: 105, 55: 107, 53: 109, 136: 148, 130: 150, 119: 152, 117: 154, 242: 248, 238: 255, 229: 257, 222: 259, 383: 389, 379: 396, 406: 412, 402: 419, 398: 426, 375: 428, 364: 430, 357: 432, 455: 473, 499: 505, 495: 512, 486: 514, 481: 518, 557: 563, 553: 570, 576: 582, 572: 589, 549: 591, 540: 593, 531: 595, 526: 599, 634: 640, 630: 647, 653: 659, 649: 666, 626: 668, 617: 670, 608: 672, 601: 674, 520: 676, 475: 678, 449: 680, 434: 682, 351: 684, 336: 686, 321: 688, 306: 690, 291: 692, 276: 694, 261: 696, 216: 698, 201: 700, 186: 702, 171: 704, 156: 706, 111: 708, 47: 710, 2: 712}
{44: 50, 40: 57, 29: 59, 22: 61, 11: 63, 9: 65, 92: 104, 86: 106, 75: 108, 73: 110, 198: 204, 194: 211, 185: 213, 178: 215, 339: 345, 335: 352, 362: 368, 358: 375, 354: 382, 331: 384, 320: 386, 313: 388, 411: 429, 455: 461, 451: 468, 442: 470, 437: 474, 513: 519, 509: 526, 532: 538, 528: 545, 505: 547, 496: 549, 487: 551, 482: 555, 590: 596, 586: 603, 609: 615, 605: 622, 582: 624, 573: 626, 564: 628, 557: 630, 476: 632, 431: 634, 405: 636, 390: 638, 307: 640, 292: 642, 277: 644, 262: 646, 247: 648, 232: 650, 217: 652, 172: 654, 157: 656, 142: 658, 127: 660, 112: 662, 67: 664, 3: 666}
{29: 41, 23: 43, 12: 45, 10: 47, 135: 141, 131: 148, 122: 150, 115: 152, 276: 282, 272: 289, 299: 305, 295: 312, 291: 319, 268: 321, 257: 323, 250: 325, 348: 366, 392: 398, 388: 405, 379: 407, 374: 411, 450: 456, 446: 463, 469: 475, 465: 482, 442: 484, 433: 486, 424: 488, 419: 492, 527: 533, 523: 540, 546: 552, 542: 559, 519: 561, 510: 563, 501: 565, 494: 567, 413: 569, 368: 571, 342: 573, 327: 575, 244: 577, 229: 579, 214: 581, 199: 583, 184: 585, 169: 587, 154: 589, 109: 591, 94: 593, 79: 595, 64: 597, 49: 599, 4: 601}
remove lets from formula
final_formula  ( and .def_705 ( and .def_706 ( and .def_705 ( and .def_712 ( and ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ( and .def_705 ( and .def_706 ( and .def_719 ( and .def_705 ( and .def_719 ( and .def_712 ( and ( <= 0 ( + maxp_1 ( + ( * ( - 1 ) ip_1 ) ( + ( * ( - 1 ) xp_0 ) ip_0 ) ) ) ) ( and .def_712 ( and ( = maxp_1 maxp_0 ) ( and ( <= ( + ip_1 ( * ( - 1 ) ip_0 ) ) 1 ) ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( not ( = pcp_1 1 ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( not ( = pcp_1 1 ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 0 ( + maxp_1 ( + ( * ( - 1 ) ip_1 ) ( + ( * ( - 1 ) xp_0 ) ip_0 ) ) ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( = maxp_1 maxp_0 ) ( and ( <= ( + ip_1 ( * ( - 1 ) ip_0 ) ) 1 ) ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {20: 33, 9: 35, 7: 37, 81: 87, 77: 95, 65: 97, 58: 99, 47: 101, 45: 103, 130: 143, 124: 145, 113: 147, 111: 149, 162: 179, 223: 229, 219: 237, 209: 239, 202: 241, 302: 308, 298: 316, 286: 318, 279: 320, 385: 391, 381: 399, 409: 415, 405: 423, 401: 431, 377: 433, 365: 435, 358: 437, 460: 480, 507: 513, 503: 521, 493: 523, 488: 527, 568: 574, 564: 582, 588: 594, 584: 602, 560: 604, 550: 606, 540: 608, 535: 612, 649: 655, 645: 663, 669: 675, 665: 683, 641: 685, 631: 687, 621: 689, 614: 691, 529: 693, 482: 695, 454: 697, 439: 699, 352: 701, 337: 703, 322: 705, 273: 707, 258: 709, 243: 711, 196: 713, 181: 715, 156: 717, 725: 740, 742: 759, 719: 761, 151: 763, 105: 765, 39: 767, 1: 769}
aux_vars_first_occ_dict {'.def_146 ': 11, '.def_775 ': 49, '.def_782 ': 115}
aux_vars_dict {'.def_146 ': '( = pcpp_1 1 ) ', '.def_775 ': '( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ', '.def_782 ': '( not ( = pcpp_0 1 ) ) '}
subs1 ( = pcpp_1 1 ) 
remove lets from formula
subs2 ( = pcpp_1 1 ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( = pcpp_1 1 ) 
remove lets from formula
subs2 ( = pcpp_1 1 ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( = pcpp_1 1 ) 
remove lets from formula
subs2 ( = pcpp_1 1 ) 
aux_vars_subs_dict  {'.def_146 ': '( = pcpp_1 1 ) ', '.def_775 ': '( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ', '.def_782 ': '( not ( = pcpp_0 1 ) ) '}
{20: 33, 9: 35, 7: 37, 81: 87, 77: 95, 65: 97, 58: 99, 47: 101, 45: 103, 130: 143, 124: 145, 113: 147, 111: 149, 162: 179, 223: 229, 219: 237, 209: 239, 202: 241, 302: 308, 298: 316, 286: 318, 279: 320, 385: 391, 381: 399, 409: 415, 405: 423, 401: 431, 377: 433, 365: 435, 358: 437, 460: 480, 507: 513, 503: 521, 493: 523, 488: 527, 568: 574, 564: 582, 588: 594, 584: 602, 560: 604, 550: 606, 540: 608, 535: 612, 649: 655, 645: 663, 669: 675, 665: 683, 641: 685, 631: 687, 621: 689, 614: 691, 529: 693, 482: 695, 454: 697, 439: 699, 352: 701, 337: 703, 322: 705, 273: 707, 258: 709, 243: 711, 196: 713, 181: 715, 156: 717, 725: 740, 742: 759, 719: 761, 151: 763, 105: 765, 39: 767, 1: 769}
{44: 50, 40: 58, 28: 60, 21: 62, 10: 64, 8: 66, 93: 106, 87: 108, 76: 110, 74: 112, 125: 142, 186: 192, 182: 200, 172: 202, 165: 204, 265: 271, 261: 279, 249: 281, 242: 283, 348: 354, 344: 362, 372: 378, 368: 386, 364: 394, 340: 396, 328: 398, 321: 400, 423: 443, 470: 476, 466: 484, 456: 486, 451: 490, 531: 537, 527: 545, 551: 557, 547: 565, 523: 567, 513: 569, 503: 571, 498: 575, 612: 618, 608: 626, 632: 638, 628: 646, 604: 648, 594: 650, 584: 652, 577: 654, 492: 656, 445: 658, 417: 660, 402: 662, 315: 664, 300: 666, 285: 668, 236: 670, 221: 672, 206: 674, 159: 676, 144: 678, 119: 680, 688: 703, 705: 722, 682: 724, 114: 726, 68: 728, 2: 730}
{28: 41, 22: 43, 11: 45, 9: 47, 60: 77, 121: 127, 117: 135, 107: 137, 100: 139, 200: 206, 196: 214, 184: 216, 177: 218, 283: 289, 279: 297, 307: 313, 303: 321, 299: 329, 275: 331, 263: 333, 256: 335, 358: 378, 405: 411, 401: 419, 391: 421, 386: 425, 466: 472, 462: 480, 486: 492, 482: 500, 458: 502, 448: 504, 438: 506, 433: 510, 547: 553, 543: 561, 567: 573, 563: 581, 539: 583, 529: 585, 519: 587, 512: 589, 427: 591, 380: 593, 352: 595, 337: 597, 250: 599, 235: 601, 220: 603, 171: 605, 156: 607, 141: 609, 94: 611, 79: 613, 54: 615, 623: 638, 640: 657, 617: 659, 49: 661, 3: 663}
remove lets from formula
final_formula  ( or ( and ( <= xpp_1 ipp_1 ) ( and .def_775 ( and ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and .def_782 ( and .def_146 ( and ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) ( and .def_782 ( and .def_775 ( and ( <= 0 ( + maxpp_1 ( + ( * ( - 1 ) ipp_1 ) ( + ( * ( - 1 ) xpp_0 ) ipp_0 ) ) ) ) ( and .def_775 ( and ( = maxpp_1 maxpp_0 ) ( and ( <= ( + ipp_1 ( * ( - 1 ) ipp_0 ) ) 1 ) ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( not .def_146 ) ( <= ipp_1 xpp_1 ) ) ) 
[' ( or ( and ( <= xpp_1 ipp_1 ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( = pcpp_1 1 ) ( and ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 0 ( + maxpp_1 ( + ( * ( - 1 ) ipp_1 ) ( + ( * ( - 1 ) xpp_0 ) ipp_0 ) ) ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( = maxpp_1 maxpp_0 ) ( and ( <= ( + ipp_1 ( * ( - 1 ) ipp_0 ) ) 1 ) ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( not ( = pcpp_1 1 ) ) ( <= ipp_1 xpp_1 ) ) ) ']
hi
paren_dict {44: 50, 40: 59, 27: 61, 20: 63, 9: 65, 7: 67, 130: 136, 126: 145, 115: 147, 108: 149, 163: 177, 157: 179, 207: 213, 236: 242, 232: 251, 261: 267, 257: 276, 253: 285, 228: 287, 215: 289, 202: 291, 314: 336, 364: 370, 360: 379, 349: 381, 344: 385, 417: 423, 413: 432, 438: 444, 434: 453, 409: 455, 398: 457, 393: 461, 489: 495, 485: 504, 510: 516, 506: 525, 481: 527, 470: 529, 463: 531, 387: 533, 338: 535, 308: 537, 293: 539, 196: 541, 181: 543, 151: 545, 102: 547, 87: 549, 81: 551, 559: 573, 581: 600, 575: 602, 553: 604, 75: 606, 69: 608, 1: 610}
aux_vars_first_occ_dict {'.def_851 ': 11}
aux_vars_dict {'.def_851 ': '( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) '}
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
aux_vars_subs_dict  {'.def_851 ': '( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) '}
{44: 50, 40: 59, 27: 61, 20: 63, 9: 65, 7: 67, 130: 136, 126: 145, 115: 147, 108: 149, 163: 177, 157: 179, 207: 213, 236: 242, 232: 251, 261: 267, 257: 276, 253: 285, 228: 287, 215: 289, 202: 291, 314: 336, 364: 370, 360: 379, 349: 381, 344: 385, 417: 423, 413: 432, 438: 444, 434: 453, 409: 455, 398: 457, 393: 461, 489: 495, 485: 504, 510: 516, 506: 525, 481: 527, 470: 529, 463: 531, 387: 533, 338: 535, 308: 537, 293: 539, 196: 541, 181: 543, 151: 545, 102: 547, 87: 549, 81: 551, 559: 573, 581: 600, 575: 602, 553: 604, 75: 606, 69: 608, 1: 610}
remove lets from formula
final_formula  ( not ( and ( not ( and .def_851 ( and ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and .def_851 ( and ( <= ( - 1 ) ( + maxppp_1 ( + ( * ( - 1 ) ippp_1 ) ( + ( * ( - 1 ) xppp_0 ) ippp_0 ) ) ) ) ( and .def_851 ( and ( = maxppp_1 maxppp_0 ) ( and ( <= ( + ippp_1 ( * ( - 1 ) ippp_0 ) ) 2 ) ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( = pcppp_1 1 ) ( not ( <= ippp_1 xppp_1 ) ) ) ) ) 
[' ( not ( and ( not ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= ( - 1 ) ( + maxppp_1 ( + ( * ( - 1 ) ippp_1 ) ( + ( * ( - 1 ) xppp_0 ) ippp_0 ) ) ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( = maxppp_1 maxppp_0 ) ( and ( <= ( + ippp_1 ( * ( - 1 ) ippp_0 ) ) 2 ) ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( = pcppp_1 1 ) ( not ( <= ippp_1 xppp_1 ) ) ) ) ) ']
hi
paren_dict {45: 51, 41: 61, 27: 63, 20: 65, 9: 67, 7: 69, 101: 116, 95: 118, 166: 172, 162: 182, 192: 198, 188: 210, 184: 220, 158: 222, 146: 224, 141: 228, 251: 275, 288: 294, 312: 318, 308: 328, 296: 330, 283: 332, 375: 381, 371: 391, 359: 393, 347: 395, 340: 397, 432: 438, 428: 448, 416: 450, 404: 452, 399: 456, 334: 458, 277: 460, 245: 462, 230: 464, 135: 466, 120: 468, 89: 470, 83: 472, 480: 495, 503: 524, 497: 526, 474: 528, 77: 530, 71: 532, 1: 534}
aux_vars_first_occ_dict {'.def_917 ': 11}
aux_vars_dict {'.def_917 ': '( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) '}
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
aux_vars_subs_dict  {'.def_917 ': '( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) '}
{45: 51, 41: 61, 27: 63, 20: 65, 9: 67, 7: 69, 101: 116, 95: 118, 166: 172, 162: 182, 192: 198, 188: 210, 184: 220, 158: 222, 146: 224, 141: 228, 251: 275, 288: 294, 312: 318, 308: 328, 296: 330, 283: 332, 375: 381, 371: 391, 359: 393, 347: 395, 340: 397, 432: 438, 428: 448, 416: 450, 404: 452, 399: 456, 334: 458, 277: 460, 245: 462, 230: 464, 135: 466, 120: 468, 89: 470, 83: 472, 480: 495, 503: 524, 497: 526, 474: 528, 77: 530, 71: 532, 1: 534}
remove lets from formula
final_formula  ( not ( and ( not ( and ( not ( = pcpppp_0 1 ) ) ( and .def_917 ( and ( <= ( + xpppp_0 ( + ( * ( - 1 ) ipppp_0 ) ( + ( * ( - 1 ) maxpppp_1 ) ipppp_1 ) ) ) 0 ) ( and .def_917 ( and ( = maxpppp_0 maxpppp_1 ) ( and ( <= ( - 1 ) ( + ipppp_0 ( * ( - 1 ) ipppp_1 ) ) ) ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) ) ) ) ) ) ) ) ( and ( = pcpppp_1 1 ) ( not ( <= ipppp_1 xpppp_1 ) ) ) ) ) 
[' ( not ( and ( not ( and ( not ( = pcpppp_0 1 ) ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( <= ( + xpppp_0 ( + ( * ( - 1 ) ipppp_0 ) ( + ( * ( - 1 ) maxpppp_1 ) ipppp_1 ) ) ) 0 ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( = maxpppp_0 maxpppp_1 ) ( and ( <= ( - 1 ) ( + ipppp_0 ( * ( - 1 ) ipppp_1 ) ) ) ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) ) ) ) ) ) ) ) ( and ( = pcpppp_1 1 ) ( not ( <= ipppp_1 xpppp_1 ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_1 (Int Int Int Int Int))\n (rule (=>  ( =  ( + (rel x 0)  ( +  ( *  ( - 1  ) (rel i 0)  )  ( +  ( *  ( - 1  ) (rel max 1)  ) (rel i 1)  )  )  )  ( - 1  )  ) (pred_0_synth_msat_1 max x i y pc)))']
['(declare-rel pred_0_synth_msat_1 (Int Int Int Int Int))\n (rule (=>  ( =  ( + (rel x 0)  ( +  ( *  ( - 1  ) (rel i 0)  )  ( +  ( *  ( - 1  ) (rel max 1)  ) (rel i 1)  )  )  )  ( - 1  )  ) (pred_0_synth_msat_1 max x i y pc)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.103781 
Solver time:	49.322638
Total time:	49.426418999999996
Iteration count:	82
Predicate count:	17
Successfully added new predicate to input file. !
PDSC: Verifying ./Benchmarks_msat/halfSquare.smt2
Namespace(file='./Benchmarks_msat/halfSquare.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


135 SMT queries performed.
before complete_trace: [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


after complete_trace [x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[-1]


-----------------------------------check_spur-------------------------------
final init cond And(And(x_0 > 0, max_0 > x_0, i_0 == 0, y_0 == 0, pc_0 == 0),
    And(x_1 > 0, max_1 > x_1, i_1 == 0, y_1 == 0, pc_1 == 0),
    max_0 == max_1)
Initial concrete state  {'x_0': 1, 'max_1': 3, 'x_1': 1, 'i_eq_0_1': True, 'y_eq_0_1': True, 'pc_eq_1_1': False, 'pc_eq_0_1': True, 'i_lt_max_1': True, 'max_gt_x_1': True, 'x_gt_0_1': True, 'i_eq_0_0': True, 'y_eq_0_0': True, 'pc_eq_1_0': False, 'pc_eq_0_0': True, 'i_lt_max_0': True, 'max_gt_x_0': True, 'x_gt_0_0': True, 'pred_0_synth_msat_1': False, 'max0_eq_max1': True, 'i0_eq_i1': True, 'y0_eq_y1': True, 'max_0': 3, 'pc_1': 0, 'y_1': 0, 'i_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0}
Next concrete state {'y_1': 0, 'i_1': 1, 'x_1': 1, 'pc_1': 0, 'pc_0': 0, 'y_0': 0, 'i_0': 0, 'x_0': 1, 'max_0': 3, 'max_1': 3}
Writing an smt file to be run using mathsat
Checking output from mathsat 5
hi
paren_dict {19: 30, 9: 32, 7: 34, 59: 65, 55: 71, 44: 73, 42: 75, 103: 122, 96: 124, 85: 126, 83: 128, 170: 176, 166: 182, 156: 184, 149: 186, 138: 188, 136: 190, 245: 251, 241: 257, 233: 259, 226: 261, 211: 263, 200: 265, 198: 267, 295: 312, 288: 314, 277: 316, 275: 318, 345: 356, 339: 358, 328: 360, 326: 362, 400: 410, 428: 434, 424: 440, 446: 452, 442: 458, 420: 460, 412: 462, 396: 464, 389: 466, 477: 487, 505: 511, 501: 517, 523: 529, 519: 535, 497: 537, 489: 539, 473: 541, 468: 545, 383: 547, 372: 549, 370: 551, 572: 595, 561: 597, 559: 599, 869: 875, 865: 881, 861: 887, 848: 889, 838: 891, 831: 893, 1021: 1045, 1242: 1248, 1238: 1256, 1234: 1262, 1221: 1264, 1213: 1266, 1268: 1274, 1208: 1276, 1278: 1302, 1202: 1304, 1187: 1306, 1172: 1308, 1157: 1310, 1142: 1312, 1127: 1314, 1112: 1316, 1097: 1318, 1082: 1320, 1068: 1322, 1053: 1324, 1338: 1362, 1332: 1373, 1326: 1384, 1047: 1386, 1015: 1388, 1000: 1390, 985: 1392, 970: 1394, 955: 1396, 940: 1398, 925: 1400, 910: 1402, 895: 1404, 825: 1406, 810: 1408, 795: 1410, 780: 1412, 765: 1414, 750: 1416, 735: 1418, 720: 1420, 705: 1422, 690: 1424, 675: 1426, 660: 1428, 645: 1430, 630: 1432, 615: 1434, 601: 1436, 553: 1438, 364: 1440, 320: 1442, 269: 1444, 192: 1446, 130: 1448, 77: 1450, 36: 1452, 1: 1454}
aux_vars_first_occ_dict {'.def_34 ': 11, '.def_557 ': 46, '.def_563 ': 87, '.def_569 ': 140, '.def_575 ': 202, '.def_580 ': 279, '.def_582 ': 330, '.def_608 ': 374, '.def_670 ': 563}
aux_vars_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and .def_34 .def_575 ) '}
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( * ( - 1 ) i_0 ) 
remove lets from formula
subs2 ( * ( - 1 ) i_0 ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) '}
subs1 ( * ( - 1 ) i_0 ) 
remove lets from formula
subs2 ( * ( - 1 ) i_0 ) 
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_569 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( <= 1 ( + x_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 1 ( + x_0 .def_557 ) ) 
.def_557 
15
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) '}
subs1 ( * ( - 1 ) i_0 ) 
remove lets from formula
subs2 ( * ( - 1 ) i_0 ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) 
subs1 ( and .def_34 .def_575 ) 
remove lets from formula
subs2 ( and .def_34 .def_575 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) '}
.def_575 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) .def_575 ) '}
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_569 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_569 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 1 ( + x_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 1 ( + x_0 .def_557 ) ) 
.def_557 
15
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 1 ( + x_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 1 ( + x_0 .def_557 ) ) 
.def_557 
15
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and .def_34 .def_575 ) 
remove lets from formula
subs2 ( and .def_34 .def_575 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
.def_575 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) .def_575 ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( * ( - 1 ) i_0 ) 
remove lets from formula
subs2 ( * ( - 1 ) i_0 ) 
subs1 ( and .def_34 .def_575 ) 
remove lets from formula
subs2 ( and .def_34 .def_575 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
.def_575 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) .def_575 ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 1 ( + x_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 1 ( + x_0 .def_557 ) ) 
.def_557 
15
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and .def_34 .def_575 ) 
remove lets from formula
subs2 ( and .def_34 .def_575 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
.def_575 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) .def_575 ) '}
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( = pc_1 0 ) 
remove lets from formula
subs2 ( = pc_1 0 ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
remove lets from formula
subs2 ( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) 
.def_569 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and .def_569 ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 1 ( + x_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 1 ( + x_0 .def_557 ) ) 
.def_557 
15
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) 
subs1 ( not ( = pc_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pc_0 1 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( * ( - 1 ) i_0 ) 
remove lets from formula
subs2 ( * ( - 1 ) i_0 ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) 
subs1 ( <= 2 ( + max_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 2 ( + max_0 .def_557 ) ) 
.def_557 
17
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 .def_557 ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( <= 1 ( + x_0 .def_557 ) ) 
remove lets from formula
subs2 ( <= 1 ( + x_0 .def_557 ) ) 
.def_557 
15
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 .def_557 ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
subs1 ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) 
subs1 ( and .def_34 .def_575 ) 
remove lets from formula
subs2 ( and .def_34 .def_575 ) 
.def_34 
6
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
.def_575 
19
aux_vars_subs_dict {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) .def_575 ) '}
aux_vars_subs_dict  {'.def_34 ': '( = pc_1 0 ) ', '.def_557 ': '( * ( - 1 ) i_0 ) ', '.def_563 ': '( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_569 ': '( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ', '.def_575 ': '( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ', '.def_580 ': '( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ', '.def_582 ': '( not ( = pc_0 1 ) ) ', '.def_608 ': '( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ', '.def_670 ': '( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) '}
{19: 30, 9: 32, 7: 34, 59: 65, 55: 71, 44: 73, 42: 75, 103: 122, 96: 124, 85: 126, 83: 128, 170: 176, 166: 182, 156: 184, 149: 186, 138: 188, 136: 190, 245: 251, 241: 257, 233: 259, 226: 261, 211: 263, 200: 265, 198: 267, 295: 312, 288: 314, 277: 316, 275: 318, 345: 356, 339: 358, 328: 360, 326: 362, 400: 410, 428: 434, 424: 440, 446: 452, 442: 458, 420: 460, 412: 462, 396: 464, 389: 466, 477: 487, 505: 511, 501: 517, 523: 529, 519: 535, 497: 537, 489: 539, 473: 541, 468: 545, 383: 547, 372: 549, 370: 551, 572: 595, 561: 597, 559: 599, 869: 875, 865: 881, 861: 887, 848: 889, 838: 891, 831: 893, 1021: 1045, 1242: 1248, 1238: 1256, 1234: 1262, 1221: 1264, 1213: 1266, 1268: 1274, 1208: 1276, 1278: 1302, 1202: 1304, 1187: 1306, 1172: 1308, 1157: 1310, 1142: 1312, 1127: 1314, 1112: 1316, 1097: 1318, 1082: 1320, 1068: 1322, 1053: 1324, 1338: 1362, 1332: 1373, 1326: 1384, 1047: 1386, 1015: 1388, 1000: 1390, 985: 1392, 970: 1394, 955: 1396, 940: 1398, 925: 1400, 910: 1402, 895: 1404, 825: 1406, 810: 1408, 795: 1410, 780: 1412, 765: 1414, 750: 1416, 735: 1418, 720: 1420, 705: 1422, 690: 1424, 675: 1426, 660: 1428, 645: 1430, 630: 1432, 615: 1434, 601: 1436, 553: 1438, 364: 1440, 320: 1442, 269: 1444, 192: 1446, 130: 1448, 77: 1450, 36: 1452, 1: 1454}
{25: 31, 21: 37, 10: 39, 8: 41, 69: 88, 62: 90, 51: 92, 49: 94, 136: 142, 132: 148, 122: 150, 115: 152, 104: 154, 102: 156, 211: 217, 207: 223, 199: 225, 192: 227, 177: 229, 166: 231, 164: 233, 261: 278, 254: 280, 243: 282, 241: 284, 311: 322, 305: 324, 294: 326, 292: 328, 366: 376, 394: 400, 390: 406, 412: 418, 408: 424, 386: 426, 378: 428, 362: 430, 355: 432, 443: 453, 471: 477, 467: 483, 489: 495, 485: 501, 463: 503, 455: 505, 439: 507, 434: 511, 349: 513, 338: 515, 336: 517, 538: 561, 527: 563, 525: 565, 835: 841, 831: 847, 827: 853, 814: 855, 804: 857, 797: 859, 987: 1011, 1208: 1214, 1204: 1222, 1200: 1228, 1187: 1230, 1179: 1232, 1234: 1240, 1174: 1242, 1244: 1268, 1168: 1270, 1153: 1272, 1138: 1274, 1123: 1276, 1108: 1278, 1093: 1280, 1078: 1282, 1063: 1284, 1048: 1286, 1034: 1288, 1019: 1290, 1304: 1328, 1298: 1339, 1292: 1350, 1013: 1352, 981: 1354, 966: 1356, 951: 1358, 936: 1360, 921: 1362, 906: 1364, 891: 1366, 876: 1368, 861: 1370, 791: 1372, 776: 1374, 761: 1376, 746: 1378, 731: 1380, 716: 1382, 701: 1384, 686: 1386, 671: 1388, 656: 1390, 641: 1392, 626: 1394, 611: 1396, 596: 1398, 581: 1400, 567: 1402, 519: 1404, 330: 1406, 286: 1408, 235: 1410, 158: 1412, 96: 1414, 43: 1416, 2: 1418}
{29: 48, 22: 50, 11: 52, 9: 54, 96: 102, 92: 108, 82: 110, 75: 112, 64: 114, 62: 116, 171: 177, 167: 183, 159: 185, 152: 187, 137: 189, 126: 191, 124: 193, 221: 238, 214: 240, 203: 242, 201: 244, 271: 282, 265: 284, 254: 286, 252: 288, 326: 336, 354: 360, 350: 366, 372: 378, 368: 384, 346: 386, 338: 388, 322: 390, 315: 392, 403: 413, 431: 437, 427: 443, 449: 455, 445: 461, 423: 463, 415: 465, 399: 467, 394: 471, 309: 473, 298: 475, 296: 477, 498: 521, 487: 523, 485: 525, 795: 801, 791: 807, 787: 813, 774: 815, 764: 817, 757: 819, 947: 971, 1168: 1174, 1164: 1182, 1160: 1188, 1147: 1190, 1139: 1192, 1194: 1200, 1134: 1202, 1204: 1228, 1128: 1230, 1113: 1232, 1098: 1234, 1083: 1236, 1068: 1238, 1053: 1240, 1038: 1242, 1023: 1244, 1008: 1246, 994: 1248, 979: 1250, 1264: 1288, 1258: 1299, 1252: 1310, 973: 1312, 941: 1314, 926: 1316, 911: 1318, 896: 1320, 881: 1322, 866: 1324, 851: 1326, 836: 1328, 821: 1330, 751: 1332, 736: 1334, 721: 1336, 706: 1338, 691: 1340, 676: 1342, 661: 1344, 646: 1346, 631: 1348, 616: 1350, 601: 1352, 586: 1354, 571: 1356, 556: 1358, 541: 1360, 527: 1362, 479: 1364, 290: 1366, 246: 1368, 195: 1370, 118: 1372, 56: 1374, 3: 1376}
{44: 50, 40: 56, 30: 58, 23: 60, 12: 62, 10: 64, 119: 125, 115: 131, 107: 133, 100: 135, 85: 137, 74: 139, 72: 141, 169: 186, 162: 188, 151: 190, 149: 192, 219: 230, 213: 232, 202: 234, 200: 236, 274: 284, 302: 308, 298: 314, 320: 326, 316: 332, 294: 334, 286: 336, 270: 338, 263: 340, 351: 361, 379: 385, 375: 391, 397: 403, 393: 409, 371: 411, 363: 413, 347: 415, 342: 419, 257: 421, 246: 423, 244: 425, 446: 469, 435: 471, 433: 473, 743: 749, 739: 755, 735: 761, 722: 763, 712: 765, 705: 767, 895: 919, 1116: 1122, 1112: 1130, 1108: 1136, 1095: 1138, 1087: 1140, 1142: 1148, 1082: 1150, 1152: 1176, 1076: 1178, 1061: 1180, 1046: 1182, 1031: 1184, 1016: 1186, 1001: 1188, 986: 1190, 971: 1192, 956: 1194, 942: 1196, 927: 1198, 1212: 1236, 1206: 1247, 1200: 1258, 921: 1260, 889: 1262, 874: 1264, 859: 1266, 844: 1268, 829: 1270, 814: 1272, 799: 1274, 784: 1276, 769: 1278, 699: 1280, 684: 1282, 669: 1284, 654: 1286, 639: 1288, 624: 1290, 609: 1292, 594: 1294, 579: 1296, 564: 1298, 549: 1300, 534: 1302, 519: 1304, 504: 1306, 489: 1308, 475: 1310, 427: 1312, 238: 1314, 194: 1316, 143: 1318, 66: 1320, 4: 1322}
{58: 64, 54: 70, 46: 72, 39: 74, 24: 76, 13: 78, 11: 80, 108: 125, 101: 127, 90: 129, 88: 131, 158: 169, 152: 171, 141: 173, 139: 175, 213: 223, 241: 247, 237: 253, 259: 265, 255: 271, 233: 273, 225: 275, 209: 277, 202: 279, 290: 300, 318: 324, 314: 330, 336: 342, 332: 348, 310: 350, 302: 352, 286: 354, 281: 358, 196: 360, 185: 362, 183: 364, 385: 408, 374: 410, 372: 412, 682: 688, 678: 694, 674: 700, 661: 702, 651: 704, 644: 706, 834: 858, 1055: 1061, 1051: 1069, 1047: 1075, 1034: 1077, 1026: 1079, 1081: 1087, 1021: 1089, 1091: 1115, 1015: 1117, 1000: 1119, 985: 1121, 970: 1123, 955: 1125, 940: 1127, 925: 1129, 910: 1131, 895: 1133, 881: 1135, 866: 1137, 1151: 1175, 1145: 1186, 1139: 1197, 860: 1199, 828: 1201, 813: 1203, 798: 1205, 783: 1207, 768: 1209, 753: 1211, 738: 1213, 723: 1215, 708: 1217, 638: 1219, 623: 1221, 608: 1223, 593: 1225, 578: 1227, 563: 1229, 548: 1231, 533: 1233, 518: 1235, 503: 1237, 488: 1239, 473: 1241, 458: 1243, 443: 1245, 428: 1247, 414: 1249, 366: 1251, 177: 1253, 133: 1255, 82: 1257, 5: 1259}
{32: 49, 25: 51, 14: 53, 12: 55, 82: 93, 76: 95, 65: 97, 63: 99, 137: 147, 165: 171, 161: 177, 183: 189, 179: 195, 157: 197, 149: 199, 133: 201, 126: 203, 214: 224, 242: 248, 238: 254, 260: 266, 256: 272, 234: 274, 226: 276, 210: 278, 205: 282, 120: 284, 109: 286, 107: 288, 309: 332, 298: 334, 296: 336, 606: 612, 602: 618, 598: 624, 585: 626, 575: 628, 568: 630, 758: 782, 979: 985, 975: 993, 971: 999, 958: 1001, 950: 1003, 1005: 1011, 945: 1013, 1015: 1039, 939: 1041, 924: 1043, 909: 1045, 894: 1047, 879: 1049, 864: 1051, 849: 1053, 834: 1055, 819: 1057, 805: 1059, 790: 1061, 1075: 1099, 1069: 1110, 1063: 1121, 784: 1123, 752: 1125, 737: 1127, 722: 1129, 707: 1131, 692: 1133, 677: 1135, 662: 1137, 647: 1139, 632: 1141, 562: 1143, 547: 1145, 532: 1147, 517: 1149, 502: 1151, 487: 1153, 472: 1155, 457: 1157, 442: 1159, 427: 1161, 412: 1163, 397: 1165, 382: 1167, 367: 1169, 352: 1171, 338: 1173, 290: 1175, 101: 1177, 57: 1179, 6: 1181}
{32: 43, 26: 45, 15: 47, 13: 49, 87: 97, 115: 121, 111: 127, 133: 139, 129: 145, 107: 147, 99: 149, 83: 151, 76: 153, 164: 174, 192: 198, 188: 204, 210: 216, 206: 222, 184: 224, 176: 226, 160: 228, 155: 232, 70: 234, 59: 236, 57: 238, 259: 282, 248: 284, 246: 286, 556: 562, 552: 568, 548: 574, 535: 576, 525: 578, 518: 580, 708: 732, 929: 935, 925: 943, 921: 949, 908: 951, 900: 953, 955: 961, 895: 963, 965: 989, 889: 991, 874: 993, 859: 995, 844: 997, 829: 999, 814: 1001, 799: 1003, 784: 1005, 769: 1007, 755: 1009, 740: 1011, 1025: 1049, 1019: 1060, 1013: 1071, 734: 1073, 702: 1075, 687: 1077, 672: 1079, 657: 1081, 642: 1083, 627: 1085, 612: 1087, 597: 1089, 582: 1091, 512: 1093, 497: 1095, 482: 1097, 467: 1099, 452: 1101, 437: 1103, 422: 1105, 407: 1107, 392: 1109, 377: 1111, 362: 1113, 347: 1115, 332: 1117, 317: 1119, 302: 1121, 288: 1123, 240: 1125, 51: 1127, 7: 1129}
{44: 54, 72: 78, 68: 84, 90: 96, 86: 102, 64: 104, 56: 106, 40: 108, 33: 110, 121: 131, 149: 155, 145: 161, 167: 173, 163: 179, 141: 181, 133: 183, 117: 185, 112: 189, 27: 191, 16: 193, 14: 195, 216: 239, 205: 241, 203: 243, 513: 519, 509: 525, 505: 531, 492: 533, 482: 535, 475: 537, 665: 689, 886: 892, 882: 900, 878: 906, 865: 908, 857: 910, 912: 918, 852: 920, 922: 946, 846: 948, 831: 950, 816: 952, 801: 954, 786: 956, 771: 958, 756: 960, 741: 962, 726: 964, 712: 966, 697: 968, 982: 1006, 976: 1017, 970: 1028, 691: 1030, 659: 1032, 644: 1034, 629: 1036, 614: 1038, 599: 1040, 584: 1042, 569: 1044, 554: 1046, 539: 1048, 469: 1050, 454: 1052, 439: 1054, 424: 1056, 409: 1058, 394: 1060, 379: 1062, 364: 1064, 349: 1066, 334: 1068, 319: 1070, 304: 1072, 289: 1074, 274: 1076, 259: 1078, 245: 1080, 197: 1082, 8: 1084}
{28: 51, 17: 53, 15: 55, 325: 331, 321: 337, 317: 343, 304: 345, 294: 347, 287: 349, 477: 501, 698: 704, 694: 712, 690: 718, 677: 720, 669: 722, 724: 730, 664: 732, 734: 758, 658: 760, 643: 762, 628: 764, 613: 766, 598: 768, 583: 770, 568: 772, 553: 774, 538: 776, 524: 778, 509: 780, 794: 818, 788: 829, 782: 840, 503: 842, 471: 844, 456: 846, 441: 848, 426: 850, 411: 852, 396: 854, 381: 856, 366: 858, 351: 860, 281: 862, 266: 864, 251: 866, 236: 868, 221: 870, 206: 872, 191: 874, 176: 876, 161: 878, 146: 880, 131: 882, 116: 884, 101: 886, 86: 888, 71: 890, 57: 892, 9: 894}
remove lets from formula
final_formula  ( and .def_34 ( and .def_563 ( and .def_575 ( and .def_580 ( and .def_582 ( and .def_563 ( and .def_582 ( and .def_563 ( and .def_580 ( and .def_670 ( and .def_569 ( and .def_582 ( and .def_563 ( and .def_582 ( and .def_563 ( and ( <= 1 ( + max_0 ( + .def_557 ( + ( * ( - 1 ) x_1 ) i_1 ) ) ) ) ( and .def_670 ( and .def_569 ( and .def_563 ( and .def_580 ( and .def_670 ( and .def_582 ( and .def_563 ( and .def_582 ( and ( and .def_563 .def_582 ) ( and ( and .def_569 ( and .def_34 ( and .def_563 ( and .def_575 ( and .def_580 ( and .def_569 ( and .def_582 ( and .def_569 ( and .def_582 ( and .def_563 ( and ( <= ( + x_0 ( + .def_557 ( + ( * ( - 1 ) max_1 ) i_1 ) ) ) ( - 1 ) ) ( and .def_563 .def_608 ) ) ) ) ) ) ) ) ) ) ) ) ( and ( and ( and .def_563 .def_580 ) .def_608 ) .def_670 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ( and ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ( and ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= 1 ( + max_0 ( + ( * ( - 1 ) i_0 ) ( + ( * ( - 1 ) x_1 ) i_1 ) ) ) ) ( and ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ( and ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( not ( = pc_0 1 ) ) ) ( and ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ( and ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( and ( not ( = pc_0 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= ( + x_0 ( + ( * ( - 1 ) i_0 ) ( + ( * ( - 1 ) max_1 ) i_1 ) ) ) ( - 1 ) ) ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( and ( and ( <= 2 ( + max_0 ( * ( - 1 ) i_0 ) ) ) ( <= 1 ( + x_0 ( * ( - 1 ) i_0 ) ) ) ) ( and ( <= 0 ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) ) ( <= ( + ( * 2 i_0 ) ( + y_0 ( + ( * ( - 2 ) i_1 ) ( * ( - 1 ) y_1 ) ) ) ) 0 ) ) ) ( and ( = pc_1 0 ) ( and ( <= 2 ( + max_1 ( * ( - 1 ) i_1 ) ) ) ( <= 1 ( + x_1 ( * ( - 1 ) i_1 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {42: 48, 38: 55, 27: 57, 20: 59, 9: 61, 7: 63, 104: 110, 100: 117, 91: 119, 84: 121, 73: 123, 71: 125, 152: 164, 146: 166, 135: 168, 133: 170, 197: 209, 191: 211, 180: 213, 178: 215, 258: 264, 254: 271, 243: 273, 236: 275, 225: 277, 223: 279, 337: 343, 333: 350, 356: 362, 352: 369, 329: 371, 320: 373, 311: 375, 306: 379, 414: 420, 410: 427, 433: 439, 429: 446, 406: 448, 397: 450, 388: 452, 381: 454, 300: 456, 289: 458, 287: 460, 700: 706, 696: 713, 723: 729, 719: 738, 715: 745, 692: 747, 683: 749, 751: 757, 678: 759, 857: 881, 895: 919, 889: 930, 1099: 1105, 1095: 1112, 1122: 1128, 1118: 1135, 1114: 1142, 1091: 1144, 1080: 1146, 1073: 1148, 1150: 1174, 1067: 1176, 1052: 1178, 1037: 1180, 1022: 1182, 1007: 1184, 992: 1186, 977: 1188, 962: 1190, 947: 1192, 932: 1194, 883: 1196, 851: 1198, 836: 1200, 821: 1202, 806: 1204, 791: 1206, 776: 1208, 761: 1210, 672: 1212, 657: 1214, 642: 1216, 627: 1218, 612: 1220, 597: 1222, 582: 1224, 567: 1226, 552: 1228, 537: 1230, 522: 1232, 507: 1234, 492: 1236, 477: 1238, 462: 1240, 281: 1242, 217: 1244, 172: 1246, 127: 1248, 65: 1250, 1: 1252}
aux_vars_first_occ_dict {'.def_703 ': 11, '.def_708 ': 75, '.def_710 ': 137, '.def_711 ': 182, '.def_716 ': 227, '.def_739 ': 291}
aux_vars_dict {'.def_703 ': '( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ', '.def_708 ': '( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ', '.def_710 ': '( not ( = pcp_0 1 ) ) ', '.def_711 ': '( not ( = pcp_1 1 ) ) ', '.def_716 ': '( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ', '.def_739 ': '( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) '}
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( not ( = pcp_1 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_1 1 ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( not ( = pcp_1 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_1 1 ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_1 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_1 1 ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) 
subs1 ( not ( = pcp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcp_0 1 ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) 
subs1 ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) 
aux_vars_subs_dict  {'.def_703 ': '( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ', '.def_708 ': '( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ', '.def_710 ': '( not ( = pcp_0 1 ) ) ', '.def_711 ': '( not ( = pcp_1 1 ) ) ', '.def_716 ': '( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ', '.def_739 ': '( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) '}
{42: 48, 38: 55, 27: 57, 20: 59, 9: 61, 7: 63, 104: 110, 100: 117, 91: 119, 84: 121, 73: 123, 71: 125, 152: 164, 146: 166, 135: 168, 133: 170, 197: 209, 191: 211, 180: 213, 178: 215, 258: 264, 254: 271, 243: 273, 236: 275, 225: 277, 223: 279, 337: 343, 333: 350, 356: 362, 352: 369, 329: 371, 320: 373, 311: 375, 306: 379, 414: 420, 410: 427, 433: 439, 429: 446, 406: 448, 397: 450, 388: 452, 381: 454, 300: 456, 289: 458, 287: 460, 700: 706, 696: 713, 723: 729, 719: 738, 715: 745, 692: 747, 683: 749, 751: 757, 678: 759, 857: 881, 895: 919, 889: 930, 1099: 1105, 1095: 1112, 1122: 1128, 1118: 1135, 1114: 1142, 1091: 1144, 1080: 1146, 1073: 1148, 1150: 1174, 1067: 1176, 1052: 1178, 1037: 1180, 1022: 1182, 1007: 1184, 992: 1186, 977: 1188, 962: 1190, 947: 1192, 932: 1194, 883: 1196, 851: 1198, 836: 1200, 821: 1202, 806: 1204, 791: 1206, 776: 1208, 761: 1210, 672: 1212, 657: 1214, 642: 1216, 627: 1218, 612: 1220, 597: 1222, 582: 1224, 567: 1226, 552: 1228, 537: 1230, 522: 1232, 507: 1234, 492: 1236, 477: 1238, 462: 1240, 281: 1242, 217: 1244, 172: 1246, 127: 1248, 65: 1250, 1: 1252}
{41: 47, 37: 54, 28: 56, 21: 58, 10: 60, 8: 62, 89: 101, 83: 103, 72: 105, 70: 107, 134: 146, 128: 148, 117: 150, 115: 152, 195: 201, 191: 208, 180: 210, 173: 212, 162: 214, 160: 216, 274: 280, 270: 287, 293: 299, 289: 306, 266: 308, 257: 310, 248: 312, 243: 316, 351: 357, 347: 364, 370: 376, 366: 383, 343: 385, 334: 387, 325: 389, 318: 391, 237: 393, 226: 395, 224: 397, 637: 643, 633: 650, 660: 666, 656: 675, 652: 682, 629: 684, 620: 686, 688: 694, 615: 696, 794: 818, 832: 856, 826: 867, 1036: 1042, 1032: 1049, 1059: 1065, 1055: 1072, 1051: 1079, 1028: 1081, 1017: 1083, 1010: 1085, 1087: 1111, 1004: 1113, 989: 1115, 974: 1117, 959: 1119, 944: 1121, 929: 1123, 914: 1125, 899: 1127, 884: 1129, 869: 1131, 820: 1133, 788: 1135, 773: 1137, 758: 1139, 743: 1141, 728: 1143, 713: 1145, 698: 1147, 609: 1149, 594: 1151, 579: 1153, 564: 1155, 549: 1157, 534: 1159, 519: 1161, 504: 1163, 489: 1165, 474: 1167, 459: 1169, 444: 1171, 429: 1173, 414: 1175, 399: 1177, 218: 1179, 154: 1181, 109: 1183, 64: 1185, 2: 1187}
{28: 40, 22: 42, 11: 44, 9: 46, 73: 85, 67: 87, 56: 89, 54: 91, 134: 140, 130: 147, 119: 149, 112: 151, 101: 153, 99: 155, 213: 219, 209: 226, 232: 238, 228: 245, 205: 247, 196: 249, 187: 251, 182: 255, 290: 296, 286: 303, 309: 315, 305: 322, 282: 324, 273: 326, 264: 328, 257: 330, 176: 332, 165: 334, 163: 336, 576: 582, 572: 589, 599: 605, 595: 614, 591: 621, 568: 623, 559: 625, 627: 633, 554: 635, 733: 757, 771: 795, 765: 806, 975: 981, 971: 988, 998: 1004, 994: 1011, 990: 1018, 967: 1020, 956: 1022, 949: 1024, 1026: 1050, 943: 1052, 928: 1054, 913: 1056, 898: 1058, 883: 1060, 868: 1062, 853: 1064, 838: 1066, 823: 1068, 808: 1070, 759: 1072, 727: 1074, 712: 1076, 697: 1078, 682: 1080, 667: 1082, 652: 1084, 637: 1086, 548: 1088, 533: 1090, 518: 1092, 503: 1094, 488: 1096, 473: 1098, 458: 1100, 443: 1102, 428: 1104, 413: 1106, 398: 1108, 383: 1110, 368: 1112, 353: 1114, 338: 1116, 157: 1118, 93: 1120, 48: 1122, 3: 1124}
{29: 41, 23: 43, 12: 45, 10: 47, 90: 96, 86: 103, 75: 105, 68: 107, 57: 109, 55: 111, 169: 175, 165: 182, 188: 194, 184: 201, 161: 203, 152: 205, 143: 207, 138: 211, 246: 252, 242: 259, 265: 271, 261: 278, 238: 280, 229: 282, 220: 284, 213: 286, 132: 288, 121: 290, 119: 292, 532: 538, 528: 545, 555: 561, 551: 570, 547: 577, 524: 579, 515: 581, 583: 589, 510: 591, 689: 713, 727: 751, 721: 762, 931: 937, 927: 944, 954: 960, 950: 967, 946: 974, 923: 976, 912: 978, 905: 980, 982: 1006, 899: 1008, 884: 1010, 869: 1012, 854: 1014, 839: 1016, 824: 1018, 809: 1020, 794: 1022, 779: 1024, 764: 1026, 715: 1028, 683: 1030, 668: 1032, 653: 1034, 638: 1036, 623: 1038, 608: 1040, 593: 1042, 504: 1044, 489: 1046, 474: 1048, 459: 1050, 444: 1052, 429: 1054, 414: 1056, 399: 1058, 384: 1060, 369: 1062, 354: 1064, 339: 1066, 324: 1068, 309: 1070, 294: 1072, 113: 1074, 49: 1076, 4: 1078}
{46: 52, 42: 59, 31: 61, 24: 63, 13: 65, 11: 67, 125: 131, 121: 138, 144: 150, 140: 157, 117: 159, 108: 161, 99: 163, 94: 167, 202: 208, 198: 215, 221: 227, 217: 234, 194: 236, 185: 238, 176: 240, 169: 242, 88: 244, 77: 246, 75: 248, 488: 494, 484: 501, 511: 517, 507: 526, 503: 533, 480: 535, 471: 537, 539: 545, 466: 547, 645: 669, 683: 707, 677: 718, 887: 893, 883: 900, 910: 916, 906: 923, 902: 930, 879: 932, 868: 934, 861: 936, 938: 962, 855: 964, 840: 966, 825: 968, 810: 970, 795: 972, 780: 974, 765: 976, 750: 978, 735: 980, 720: 982, 671: 984, 639: 986, 624: 988, 609: 990, 594: 992, 579: 994, 564: 996, 549: 998, 460: 1000, 445: 1002, 430: 1004, 415: 1006, 400: 1008, 385: 1010, 370: 1012, 355: 1014, 340: 1016, 325: 1018, 310: 1020, 295: 1022, 280: 1024, 265: 1026, 250: 1028, 69: 1030, 5: 1032}
{62: 68, 58: 75, 81: 87, 77: 94, 54: 96, 45: 98, 36: 100, 31: 104, 139: 145, 135: 152, 158: 164, 154: 171, 131: 173, 122: 175, 113: 177, 106: 179, 25: 181, 14: 183, 12: 185, 425: 431, 421: 438, 448: 454, 444: 463, 440: 470, 417: 472, 408: 474, 476: 482, 403: 484, 582: 606, 620: 644, 614: 655, 824: 830, 820: 837, 847: 853, 843: 860, 839: 867, 816: 869, 805: 871, 798: 873, 875: 899, 792: 901, 777: 903, 762: 905, 747: 907, 732: 909, 717: 911, 702: 913, 687: 915, 672: 917, 657: 919, 608: 921, 576: 923, 561: 925, 546: 927, 531: 929, 516: 931, 501: 933, 486: 935, 397: 937, 382: 939, 367: 941, 352: 943, 337: 945, 322: 947, 307: 949, 292: 951, 277: 953, 262: 955, 247: 957, 232: 959, 217: 961, 202: 963, 187: 965, 6: 967}
remove lets from formula
final_formula  ( and .def_703 ( and .def_708 ( and .def_710 ( and .def_703 ( and .def_710 ( and .def_711 ( and .def_710 ( and .def_703 ( and .def_708 ( and .def_716 ( and .def_710 ( and .def_703 ( and .def_710 ( and .def_703 ( and ( <= ( + xp_1 ( + ( * ( - 1 ) ip_1 ) ( + ( * ( - 1 ) maxp_0 ) ip_0 ) ) ) ( - 2 ) ) ( and .def_716 ( and .def_703 ( and .def_708 ( and .def_710 ( and .def_703 ( and .def_710 ( and ( and .def_703 .def_710 ) ( and ( and ( and .def_703 .def_708 ) .def_739 ) ( and .def_716 ( and .def_703 ( and .def_708 ( and .def_716 ( and .def_711 ( and .def_710 ( and .def_716 ( and .def_710 ( and .def_703 ( and ( <= 0 ( + maxp_1 ( + ( * ( - 1 ) ip_1 ) ( + ( * ( - 1 ) xp_0 ) ip_0 ) ) ) ) ( and .def_703 .def_739 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( not ( = pcp_1 1 ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= ( + xp_1 ( + ( * ( - 1 ) ip_1 ) ( + ( * ( - 1 ) maxp_0 ) ip_0 ) ) ) ( - 2 ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( not ( = pcp_0 1 ) ) ) ( and ( and ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ) ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + xp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( not ( = pcp_1 1 ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 1 ( + maxp_1 ( * ( - 1 ) ip_1 ) ) ) ( and ( not ( = pcp_0 1 ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= 0 ( + maxp_1 ( + ( * ( - 1 ) ip_1 ) ( + ( * ( - 1 ) xp_0 ) ip_0 ) ) ) ) ( and ( <= 2 ( + maxp_0 ( * ( - 1 ) ip_0 ) ) ) ( and ( <= ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) 1 ) ( <= 1 ( + ip_1 ( + yp_1 ( + ( * ( - 2 ) ip_0 ) ( * ( - 1 ) yp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {43: 49, 39: 57, 27: 59, 20: 61, 9: 63, 7: 65, 107: 113, 103: 121, 93: 123, 86: 125, 75: 127, 73: 129, 156: 169, 150: 171, 139: 173, 137: 175, 235: 241, 231: 249, 255: 261, 251: 269, 227: 271, 217: 273, 207: 275, 202: 279, 316: 322, 312: 330, 336: 342, 332: 350, 308: 352, 298: 354, 288: 356, 281: 358, 196: 360, 185: 362, 183: 364, 408: 414, 404: 422, 392: 424, 385: 426, 374: 428, 372: 430, 625: 631, 621: 639, 609: 641, 602: 643, 726: 750, 764: 788, 758: 799, 857: 870, 950: 956, 946: 964, 974: 980, 970: 988, 966: 996, 942: 998, 930: 1000, 923: 1002, 1004: 1028, 917: 1030, 902: 1032, 887: 1034, 872: 1036, 851: 1038, 836: 1040, 821: 1042, 806: 1044, 1091: 1097, 1087: 1105, 1077: 1107, 1067: 1109, 1061: 1111, 1046: 1113, 801: 1115, 752: 1117, 720: 1119, 705: 1121, 690: 1123, 675: 1125, 660: 1127, 645: 1129, 597: 1131, 582: 1133, 567: 1135, 552: 1137, 537: 1139, 522: 1141, 507: 1143, 492: 1145, 477: 1147, 462: 1149, 447: 1151, 432: 1153, 366: 1155, 177: 1157, 131: 1159, 67: 1161, 1: 1163}
aux_vars_first_occ_dict {'.def_820 ': 11, '.def_825 ': 77, '.def_827 ': 141, '.def_850 ': 187, '.def_856 ': 376}
aux_vars_dict {'.def_820 ': '( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ', '.def_825 ': '( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ', '.def_827 ': '( not ( = pcpp_0 1 ) ) ', '.def_850 ': '( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) ', '.def_856 ': '( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) '}
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) 
subs1 ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) 
subs1 ( not ( = pcpp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpp_0 1 ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) 
subs1 ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) 
subs1 ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) 
aux_vars_subs_dict  {'.def_820 ': '( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ', '.def_825 ': '( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ', '.def_827 ': '( not ( = pcpp_0 1 ) ) ', '.def_850 ': '( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) ', '.def_856 ': '( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) '}
{43: 49, 39: 57, 27: 59, 20: 61, 9: 63, 7: 65, 107: 113, 103: 121, 93: 123, 86: 125, 75: 127, 73: 129, 156: 169, 150: 171, 139: 173, 137: 175, 235: 241, 231: 249, 255: 261, 251: 269, 227: 271, 217: 273, 207: 275, 202: 279, 316: 322, 312: 330, 336: 342, 332: 350, 308: 352, 298: 354, 288: 356, 281: 358, 196: 360, 185: 362, 183: 364, 408: 414, 404: 422, 392: 424, 385: 426, 374: 428, 372: 430, 625: 631, 621: 639, 609: 641, 602: 643, 726: 750, 764: 788, 758: 799, 857: 870, 950: 956, 946: 964, 974: 980, 970: 988, 966: 996, 942: 998, 930: 1000, 923: 1002, 1004: 1028, 917: 1030, 902: 1032, 887: 1034, 872: 1036, 851: 1038, 836: 1040, 821: 1042, 806: 1044, 1091: 1097, 1087: 1105, 1077: 1107, 1067: 1109, 1061: 1111, 1046: 1113, 801: 1115, 752: 1117, 720: 1119, 705: 1121, 690: 1123, 675: 1125, 660: 1127, 645: 1129, 597: 1131, 582: 1133, 567: 1135, 552: 1137, 537: 1139, 522: 1141, 507: 1143, 492: 1145, 477: 1147, 462: 1149, 447: 1151, 432: 1153, 366: 1155, 177: 1157, 131: 1159, 67: 1161, 1: 1163}
{42: 48, 38: 56, 28: 58, 21: 60, 10: 62, 8: 64, 91: 104, 85: 106, 74: 108, 72: 110, 170: 176, 166: 184, 190: 196, 186: 204, 162: 206, 152: 208, 142: 210, 137: 214, 251: 257, 247: 265, 271: 277, 267: 285, 243: 287, 233: 289, 223: 291, 216: 293, 131: 295, 120: 297, 118: 299, 343: 349, 339: 357, 327: 359, 320: 361, 309: 363, 307: 365, 560: 566, 556: 574, 544: 576, 537: 578, 661: 685, 699: 723, 693: 734, 792: 805, 885: 891, 881: 899, 909: 915, 905: 923, 901: 931, 877: 933, 865: 935, 858: 937, 939: 963, 852: 965, 837: 967, 822: 969, 807: 971, 786: 973, 771: 975, 756: 977, 741: 979, 1026: 1032, 1022: 1040, 1012: 1042, 1002: 1044, 996: 1046, 981: 1048, 736: 1050, 687: 1052, 655: 1054, 640: 1056, 625: 1058, 610: 1060, 595: 1062, 580: 1064, 532: 1066, 517: 1068, 502: 1070, 487: 1072, 472: 1074, 457: 1076, 442: 1078, 427: 1080, 412: 1082, 397: 1084, 382: 1086, 367: 1088, 301: 1090, 112: 1092, 66: 1094, 2: 1096}
{28: 41, 22: 43, 11: 45, 9: 47, 107: 113, 103: 121, 127: 133, 123: 141, 99: 143, 89: 145, 79: 147, 74: 151, 188: 194, 184: 202, 208: 214, 204: 222, 180: 224, 170: 226, 160: 228, 153: 230, 68: 232, 57: 234, 55: 236, 280: 286, 276: 294, 264: 296, 257: 298, 246: 300, 244: 302, 497: 503, 493: 511, 481: 513, 474: 515, 598: 622, 636: 660, 630: 671, 729: 742, 822: 828, 818: 836, 846: 852, 842: 860, 838: 868, 814: 870, 802: 872, 795: 874, 876: 900, 789: 902, 774: 904, 759: 906, 744: 908, 723: 910, 708: 912, 693: 914, 678: 916, 963: 969, 959: 977, 949: 979, 939: 981, 933: 983, 918: 985, 673: 987, 624: 989, 592: 991, 577: 993, 562: 995, 547: 997, 532: 999, 517: 1001, 469: 1003, 454: 1005, 439: 1007, 424: 1009, 409: 1011, 394: 1013, 379: 1015, 364: 1017, 349: 1019, 334: 1021, 319: 1023, 304: 1025, 238: 1027, 49: 1029, 3: 1031}
{62: 68, 58: 76, 82: 88, 78: 96, 54: 98, 44: 100, 34: 102, 29: 106, 143: 149, 139: 157, 163: 169, 159: 177, 135: 179, 125: 181, 115: 183, 108: 185, 23: 187, 12: 189, 10: 191, 235: 241, 231: 249, 219: 251, 212: 253, 201: 255, 199: 257, 452: 458, 448: 466, 436: 468, 429: 470, 553: 577, 591: 615, 585: 626, 684: 697, 777: 783, 773: 791, 801: 807, 797: 815, 793: 823, 769: 825, 757: 827, 750: 829, 831: 855, 744: 857, 729: 859, 714: 861, 699: 863, 678: 865, 663: 867, 648: 869, 633: 871, 918: 924, 914: 932, 904: 934, 894: 936, 888: 938, 873: 940, 628: 942, 579: 944, 547: 946, 532: 948, 517: 950, 502: 952, 487: 954, 472: 956, 424: 958, 409: 960, 394: 962, 379: 964, 364: 966, 349: 968, 334: 970, 319: 972, 304: 974, 289: 976, 274: 978, 259: 980, 193: 982, 4: 984}
{47: 53, 43: 61, 31: 63, 24: 65, 13: 67, 11: 69, 264: 270, 260: 278, 248: 280, 241: 282, 365: 389, 403: 427, 397: 438, 496: 509, 589: 595, 585: 603, 613: 619, 609: 627, 605: 635, 581: 637, 569: 639, 562: 641, 643: 667, 556: 669, 541: 671, 526: 673, 511: 675, 490: 677, 475: 679, 460: 681, 445: 683, 730: 736, 726: 744, 716: 746, 706: 748, 700: 750, 685: 752, 440: 754, 391: 756, 359: 758, 344: 760, 329: 762, 314: 764, 299: 766, 284: 768, 236: 770, 221: 772, 206: 774, 191: 776, 176: 778, 161: 780, 146: 782, 131: 784, 116: 786, 101: 788, 86: 790, 71: 792, 5: 794}
remove lets from formula
final_formula  ( and .def_820 ( and .def_825 ( and .def_827 ( and .def_820 ( and .def_827 ( and .def_820 ( and .def_825 ( and .def_827 ( and .def_820 ( and .def_827 ( and .def_820 ( or ( <= 3 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and .def_820 ( and .def_825 ( and .def_827 ( and .def_820 ( and .def_827 ( and ( and .def_820 .def_827 ) ( and ( and ( and .def_820 .def_825 ) .def_850 ) ( or ( and .def_820 ( and .def_825 ( and .def_827 ( and ( = pcpp_1 1 ) ( and .def_856 ( and .def_827 ( and .def_820 ( and ( <= 0 ( + maxpp_1 ( + ( * ( - 1 ) ipp_1 ) ( + ( * ( - 1 ) xpp_0 ) ipp_0 ) ) ) ) ( and .def_820 .def_850 ) ) ) ) ) ) ) ) ) ( and .def_856 ( = 0 ( + ipp_1 ( + ypp_1 ( * ( - 1 ) ypp_1 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( or ( <= 3 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( not ( = pcpp_0 1 ) ) ) ( and ( and ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ) ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) ) ( or ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 1 ( + xpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( = pcpp_1 1 ) ( and ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) ( and ( not ( = pcpp_0 1 ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= 0 ( + maxpp_1 ( + ( * ( - 1 ) ipp_1 ) ( + ( * ( - 1 ) xpp_0 ) ipp_0 ) ) ) ) ( and ( <= 2 ( + maxpp_0 ( * ( - 1 ) ipp_0 ) ) ) ( and ( <= ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) 1 ) ( <= 1 ( + ipp_1 ( + ypp_1 ( + ( * ( - 2 ) ipp_0 ) ( * ( - 1 ) ypp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ( and ( <= 1 ( + maxpp_1 ( * ( - 1 ) ipp_1 ) ) ) ( = 0 ( + ipp_1 ( + ypp_1 ( * ( - 1 ) ypp_1 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {44: 50, 40: 59, 27: 61, 20: 63, 9: 65, 7: 67, 110: 116, 106: 125, 95: 127, 88: 129, 77: 131, 75: 133, 160: 174, 154: 176, 143: 178, 141: 180, 231: 237, 227: 246, 252: 258, 248: 267, 223: 269, 212: 271, 207: 275, 303: 309, 299: 318, 324: 330, 320: 339, 295: 341, 284: 343, 277: 345, 201: 347, 190: 349, 188: 351, 547: 553, 543: 562, 530: 564, 523: 566, 649: 673, 686: 710, 680: 721, 794: 800, 823: 829, 819: 838, 848: 854, 844: 863, 840: 872, 815: 874, 802: 876, 789: 878, 880: 904, 783: 906, 768: 908, 753: 910, 738: 912, 723: 914, 675: 916, 643: 918, 628: 920, 613: 922, 598: 924, 583: 926, 568: 928, 518: 930, 503: 932, 488: 934, 473: 936, 458: 938, 443: 940, 428: 942, 413: 944, 398: 946, 383: 948, 368: 950, 353: 952, 182: 954, 135: 956, 69: 958, 1: 960}
aux_vars_first_occ_dict {'.def_932 ': 11, '.def_937 ': 79, '.def_938 ': 145, '.def_957 ': 192}
aux_vars_dict {'.def_932 ': '( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ', '.def_937 ': '( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ', '.def_938 ': '( not ( = pcppp_0 1 ) ) ', '.def_957 ': '( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) '}
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( not ( = pcppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcppp_0 1 ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
remove lets from formula
subs2 ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) 
subs1 ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) 
remove lets from formula
subs2 ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) 
aux_vars_subs_dict  {'.def_932 ': '( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ', '.def_937 ': '( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ', '.def_938 ': '( not ( = pcppp_0 1 ) ) ', '.def_957 ': '( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) '}
{44: 50, 40: 59, 27: 61, 20: 63, 9: 65, 7: 67, 110: 116, 106: 125, 95: 127, 88: 129, 77: 131, 75: 133, 160: 174, 154: 176, 143: 178, 141: 180, 231: 237, 227: 246, 252: 258, 248: 267, 223: 269, 212: 271, 207: 275, 303: 309, 299: 318, 324: 330, 320: 339, 295: 341, 284: 343, 277: 345, 201: 347, 190: 349, 188: 351, 547: 553, 543: 562, 530: 564, 523: 566, 649: 673, 686: 710, 680: 721, 794: 800, 823: 829, 819: 838, 848: 854, 844: 863, 840: 872, 815: 874, 802: 876, 789: 878, 880: 904, 783: 906, 768: 908, 753: 910, 738: 912, 723: 914, 675: 916, 643: 918, 628: 920, 613: 922, 598: 924, 583: 926, 568: 928, 518: 930, 503: 932, 488: 934, 473: 936, 458: 938, 443: 940, 428: 942, 413: 944, 398: 946, 383: 948, 368: 950, 353: 952, 182: 954, 135: 956, 69: 958, 1: 960}
{43: 49, 39: 58, 28: 60, 21: 62, 10: 64, 8: 66, 93: 107, 87: 109, 76: 111, 74: 113, 164: 170, 160: 179, 185: 191, 181: 200, 156: 202, 145: 204, 140: 208, 236: 242, 232: 251, 257: 263, 253: 272, 228: 274, 217: 276, 210: 278, 134: 280, 123: 282, 121: 284, 480: 486, 476: 495, 463: 497, 456: 499, 582: 606, 619: 643, 613: 654, 727: 733, 756: 762, 752: 771, 781: 787, 777: 796, 773: 805, 748: 807, 735: 809, 722: 811, 813: 837, 716: 839, 701: 841, 686: 843, 671: 845, 656: 847, 608: 849, 576: 851, 561: 853, 546: 855, 531: 857, 516: 859, 501: 861, 451: 863, 436: 865, 421: 867, 406: 869, 391: 871, 376: 873, 361: 875, 346: 877, 331: 879, 316: 881, 301: 883, 286: 885, 115: 887, 68: 889, 2: 891}
{28: 42, 22: 44, 11: 46, 9: 48, 99: 105, 95: 114, 120: 126, 116: 135, 91: 137, 80: 139, 75: 143, 171: 177, 167: 186, 192: 198, 188: 207, 163: 209, 152: 211, 145: 213, 69: 215, 58: 217, 56: 219, 415: 421, 411: 430, 398: 432, 391: 434, 517: 541, 554: 578, 548: 589, 662: 668, 691: 697, 687: 706, 716: 722, 712: 731, 708: 740, 683: 742, 670: 744, 657: 746, 748: 772, 651: 774, 636: 776, 621: 778, 606: 780, 591: 782, 543: 784, 511: 786, 496: 788, 481: 790, 466: 792, 451: 794, 436: 796, 386: 798, 371: 800, 356: 802, 341: 804, 326: 806, 311: 808, 296: 810, 281: 812, 266: 814, 251: 816, 236: 818, 221: 820, 50: 822, 3: 824}
{53: 59, 49: 68, 74: 80, 70: 89, 45: 91, 34: 93, 29: 97, 125: 131, 121: 140, 146: 152, 142: 161, 117: 163, 106: 165, 99: 167, 23: 169, 12: 171, 10: 173, 369: 375, 365: 384, 352: 386, 345: 388, 471: 495, 508: 532, 502: 543, 616: 622, 645: 651, 641: 660, 670: 676, 666: 685, 662: 694, 637: 696, 624: 698, 611: 700, 702: 726, 605: 728, 590: 730, 575: 732, 560: 734, 545: 736, 497: 738, 465: 740, 450: 742, 435: 744, 420: 746, 405: 748, 390: 750, 340: 752, 325: 754, 310: 756, 295: 758, 280: 760, 265: 762, 250: 764, 235: 766, 220: 768, 205: 770, 190: 772, 175: 774, 4: 776}
remove lets from formula
final_formula  ( and .def_932 ( and .def_937 ( and .def_938 ( and .def_932 ( and .def_938 ( and .def_932 ( and .def_937 ( and .def_938 ( and .def_932 ( and .def_938 ( and .def_932 ( or ( <= 3 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and .def_932 ( and .def_937 ( and .def_938 ( and .def_932 ( and .def_938 ( and ( and .def_932 .def_938 ) ( or ( and ( and .def_932 .def_937 ) .def_957 ) ( and .def_932 ( and .def_937 ( and .def_938 ( and .def_932 ( and ( <= ( - 1 ) ( + maxppp_1 ( + ( * ( - 1 ) ippp_1 ) ( + ( * ( - 1 ) xppp_0 ) ippp_0 ) ) ) ) ( and .def_932 .def_957 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( or ( <= 3 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( not ( = pcppp_0 1 ) ) ) ( or ( and ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ) ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= 1 ( + xppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( not ( = pcppp_0 1 ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= ( - 1 ) ( + maxppp_1 ( + ( * ( - 1 ) ippp_1 ) ( + ( * ( - 1 ) xppp_0 ) ippp_0 ) ) ) ) ( and ( <= 2 ( + maxppp_0 ( * ( - 1 ) ippp_0 ) ) ) ( and ( <= ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) 1 ) ( <= 1 ( + yppp_1 ( + ( * ( - 2 ) ippp_0 ) ( * ( - 1 ) yppp_0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {46: 52, 42: 62, 28: 64, 21: 66, 9: 68, 7: 70, 98: 113, 92: 115, 80: 117, 78: 119, 182: 188, 178: 198, 166: 200, 154: 202, 147: 204, 239: 245, 235: 255, 223: 257, 211: 259, 206: 263, 141: 265, 129: 267, 127: 269, 381: 387, 377: 397, 363: 399, 356: 401, 441: 467, 547: 553, 543: 563, 573: 579, 569: 591, 565: 601, 539: 603, 527: 605, 522: 609, 611: 637, 516: 639, 500: 641, 484: 643, 469: 645, 435: 647, 419: 649, 403: 651, 351: 653, 335: 655, 319: 657, 303: 659, 287: 661, 271: 663, 121: 665, 72: 667, 1: 669}
aux_vars_first_occ_dict {'.def_1030 ': 11, '.def_1031 ': 82, '.def_1046 ': 131}
aux_vars_dict {'.def_1030 ': '( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ', '.def_1031 ': '( not ( = pcpppp_0 1 ) ) ', '.def_1046 ': '( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) '}
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( not ( = pcpppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpppp_0 1 ) ) 
subs1 ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( not ( = pcpppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpppp_0 1 ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( not ( = pcpppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpppp_0 1 ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( not ( = pcpppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpppp_0 1 ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( not ( = pcpppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpppp_0 1 ) ) 
subs1 ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) 
subs1 ( not ( = pcpppp_0 1 ) ) 
remove lets from formula
subs2 ( not ( = pcpppp_0 1 ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) 
subs1 ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) 
aux_vars_subs_dict  {'.def_1030 ': '( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ', '.def_1031 ': '( not ( = pcpppp_0 1 ) ) ', '.def_1046 ': '( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) '}
{46: 52, 42: 62, 28: 64, 21: 66, 9: 68, 7: 70, 98: 113, 92: 115, 80: 117, 78: 119, 182: 188, 178: 198, 166: 200, 154: 202, 147: 204, 239: 245, 235: 255, 223: 257, 211: 259, 206: 263, 141: 265, 129: 267, 127: 269, 381: 387, 377: 397, 363: 399, 356: 401, 441: 467, 547: 553, 543: 563, 573: 579, 569: 591, 565: 601, 539: 603, 527: 605, 522: 609, 611: 637, 516: 639, 500: 641, 484: 643, 469: 645, 435: 647, 419: 649, 403: 651, 351: 653, 335: 655, 319: 657, 303: 659, 287: 661, 271: 663, 121: 665, 72: 667, 1: 669}
{28: 43, 22: 45, 10: 47, 8: 49, 112: 118, 108: 128, 96: 130, 84: 132, 77: 134, 169: 175, 165: 185, 153: 187, 141: 189, 136: 193, 71: 195, 59: 197, 57: 199, 311: 317, 307: 327, 293: 329, 286: 331, 371: 397, 477: 483, 473: 493, 503: 509, 499: 521, 495: 531, 469: 533, 457: 535, 452: 539, 541: 567, 446: 569, 430: 571, 414: 573, 399: 575, 365: 577, 349: 579, 333: 581, 281: 583, 265: 585, 249: 587, 233: 589, 217: 591, 201: 593, 51: 595, 2: 597}
{64: 70, 60: 80, 48: 82, 36: 84, 29: 86, 121: 127, 117: 137, 105: 139, 93: 141, 88: 145, 23: 147, 11: 149, 9: 151, 263: 269, 259: 279, 245: 281, 238: 283, 323: 349, 429: 435, 425: 445, 455: 461, 451: 473, 447: 483, 421: 485, 409: 487, 404: 491, 493: 519, 398: 521, 382: 523, 366: 525, 351: 527, 317: 529, 301: 531, 285: 533, 233: 535, 217: 537, 201: 539, 185: 541, 169: 543, 153: 545, 3: 547}
remove lets from formula
final_formula  ( and .def_1030 ( and .def_1031 ( and .def_1030 ( and .def_1031 ( and .def_1030 ( or ( <= 2 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and .def_1030 ( and .def_1031 ( and ( and .def_1030 .def_1031 ) ( or .def_1046 ( and .def_1031 ( and .def_1030 ( and ( <= ( + xpppp_0 ( + ( * ( - 1 ) ipppp_0 ) ( + ( * ( - 1 ) maxpppp_1 ) ipppp_1 ) ) ) 0 ) ( and .def_1030 .def_1046 ) ) ) ) ) ) ) ) ) ) ) ) ) ) 
[' ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( not ( = pcpppp_0 1 ) ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( not ( = pcpppp_0 1 ) ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( or ( <= 2 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( not ( = pcpppp_0 1 ) ) ( and ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( not ( = pcpppp_0 1 ) ) ) ( or ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) ( and ( not ( = pcpppp_0 1 ) ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( <= ( + xpppp_0 ( + ( * ( - 1 ) ipppp_0 ) ( + ( * ( - 1 ) maxpppp_1 ) ipppp_1 ) ) ) 0 ) ( and ( <= 1 ( + maxpppp_0 ( * ( - 1 ) ipppp_0 ) ) ) ( and ( <= 0 ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) ) ( <= ( + ipppp_0 ( + ypppp_0 ( * ( - 1 ) ypppp_1 ) ) ) 0 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ']
hi
paren_dict {20: 36, 9: 38, 7: 40, 88: 94, 84: 105, 69: 107, 62: 109, 50: 111, 48: 113, 135: 160, 123: 162, 121: 164, 229: 235, 225: 246, 212: 248, 199: 250, 192: 252, 289: 295, 285: 306, 272: 308, 259: 310, 254: 314, 186: 316, 174: 318, 172: 320, 333: 348, 350: 373, 327: 375, 439: 445, 435: 456, 420: 458, 413: 460, 535: 541, 531: 552, 518: 554, 505: 556, 499: 558, 483: 560, 468: 562, 614: 620, 610: 631, 595: 633, 588: 635, 582: 637, 660: 686, 645: 688, 639: 690, 576: 692, 694: 710, 570: 712, 564: 714, 462: 716, 408: 718, 392: 720, 377: 722, 322: 724, 166: 726, 115: 728, 42: 730, 1: 732}
aux_vars_first_occ_dict {'.def_363 ': 11, '.def_1094 ': 52, '.def_1095 ': 125, '.def_1113 ': 176}
aux_vars_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and .def_363 .def_1094 ) ', '.def_1113 ': '( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) '}
subs1 ( = pcppppp_0 1 ) 
remove lets from formula
subs2 ( = pcppppp_0 1 ) 
subs1 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
subs1 ( and .def_363 .def_1094 ) 
remove lets from formula
subs2 ( and .def_363 .def_1094 ) 
.def_363 
6
aux_vars_subs_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) '}
.def_1094 
24
aux_vars_subs_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and ( = pcppppp_0 1 ) .def_1094 ) '}
subs1 ( = pcppppp_0 1 ) 
remove lets from formula
subs2 ( = pcppppp_0 1 ) 
subs1 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
subs1 ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) 
subs1 ( = pcppppp_0 1 ) 
remove lets from formula
subs2 ( = pcppppp_0 1 ) 
subs1 ( = pcppppp_0 1 ) 
remove lets from formula
subs2 ( = pcppppp_0 1 ) 
subs1 ( and .def_363 .def_1094 ) 
remove lets from formula
subs2 ( and .def_363 .def_1094 ) 
.def_363 
6
aux_vars_subs_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and ( = pcppppp_0 1 ) ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ) ', '.def_1113 ': '( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) '}
.def_1094 
24
aux_vars_subs_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and ( = pcppppp_0 1 ) .def_1094 ) ', '.def_1113 ': '( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) '}
subs1 ( and .def_363 .def_1094 ) 
remove lets from formula
subs2 ( and .def_363 .def_1094 ) 
.def_363 
6
aux_vars_subs_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and ( = pcppppp_0 1 ) ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ) ', '.def_1113 ': '( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) '}
.def_1094 
24
aux_vars_subs_dict {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and ( = pcppppp_0 1 ) .def_1094 ) ', '.def_1113 ': '( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) '}
subs1 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
subs1 ( = pcppppp_0 1 ) 
remove lets from formula
subs2 ( = pcppppp_0 1 ) 
subs1 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
remove lets from formula
subs2 ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) 
subs1 ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) 
subs1 ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) 
remove lets from formula
subs2 ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) 
aux_vars_subs_dict  {'.def_363 ': '( = pcppppp_0 1 ) ', '.def_1094 ': '( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ', '.def_1095 ': '( and ( = pcppppp_0 1 ) ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ) ', '.def_1113 ': '( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) '}
{20: 36, 9: 38, 7: 40, 88: 94, 84: 105, 69: 107, 62: 109, 50: 111, 48: 113, 135: 160, 123: 162, 121: 164, 229: 235, 225: 246, 212: 248, 199: 250, 192: 252, 289: 295, 285: 306, 272: 308, 259: 310, 254: 314, 186: 316, 174: 318, 172: 320, 333: 348, 350: 373, 327: 375, 439: 445, 435: 456, 420: 458, 413: 460, 535: 541, 531: 552, 518: 554, 505: 556, 499: 558, 483: 560, 468: 562, 614: 620, 610: 631, 595: 633, 588: 635, 582: 637, 660: 686, 645: 688, 639: 690, 576: 692, 694: 710, 570: 712, 564: 714, 462: 716, 408: 718, 392: 720, 377: 722, 322: 724, 166: 726, 115: 728, 42: 730, 1: 732}
{48: 54, 44: 65, 29: 67, 22: 69, 10: 71, 8: 73, 95: 120, 83: 122, 81: 124, 189: 195, 185: 206, 172: 208, 159: 210, 152: 212, 249: 255, 245: 266, 232: 268, 219: 270, 214: 274, 146: 276, 134: 278, 132: 280, 293: 308, 310: 333, 287: 335, 399: 405, 395: 416, 380: 418, 373: 420, 495: 501, 491: 512, 478: 514, 465: 516, 459: 518, 443: 520, 428: 522, 574: 580, 570: 591, 555: 593, 548: 595, 542: 597, 620: 646, 605: 648, 599: 650, 536: 652, 654: 670, 530: 672, 524: 674, 422: 676, 368: 678, 352: 680, 337: 682, 282: 684, 126: 686, 75: 688, 2: 690}
{23: 48, 11: 50, 9: 52, 117: 123, 113: 134, 100: 136, 87: 138, 80: 140, 177: 183, 173: 194, 160: 196, 147: 198, 142: 202, 74: 204, 62: 206, 60: 208, 221: 236, 238: 261, 215: 263, 327: 333, 323: 344, 308: 346, 301: 348, 423: 429, 419: 440, 406: 442, 393: 444, 387: 446, 371: 448, 356: 450, 502: 508, 498: 519, 483: 521, 476: 523, 470: 525, 548: 574, 533: 576, 527: 578, 464: 580, 582: 598, 458: 600, 452: 602, 350: 604, 296: 606, 280: 608, 265: 610, 210: 612, 54: 614, 3: 616}
{67: 73, 63: 84, 50: 86, 37: 88, 30: 90, 127: 133, 123: 144, 110: 146, 97: 148, 92: 152, 24: 154, 12: 156, 10: 158, 171: 186, 188: 211, 165: 213, 277: 283, 273: 294, 258: 296, 251: 298, 373: 379, 369: 390, 356: 392, 343: 394, 337: 396, 321: 398, 306: 400, 452: 458, 448: 469, 433: 471, 426: 473, 420: 475, 498: 524, 483: 526, 477: 528, 414: 530, 532: 548, 408: 550, 402: 552, 300: 554, 246: 556, 230: 558, 215: 560, 160: 562, 4: 564}
remove lets from formula
final_formula  ( or ( and ( not .def_363 ) ( <= ippppp_0 xppppp_0 ) ) ( and .def_363 ( and .def_1095 ( or ( <= 2 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ( and ( or .def_1095 ( and .def_1094 ( = 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_0 ) ) ) ) ) ) ( not ( and ( and ( not ( <= 1 ( + maxppppp_1 ( * ( - 1 ) ippppp_1 ) ) ) ) ( not ( and .def_363 ( and .def_1094 .def_1113 ) ) ) ) ( not .def_1113 ) ) ) ) ) ) ) ) 
[' ( or ( and ( not ( = pcppppp_0 1 ) ) ( <= ippppp_0 xppppp_0 ) ) ( and ( = pcppppp_0 1 ) ( and ( and ( = pcppppp_0 1 ) ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ) ( or ( <= 2 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ( and ( or ( and ( = pcppppp_0 1 ) ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ) ( and ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ( = 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_0 ) ) ) ) ) ) ( not ( and ( and ( not ( <= 1 ( + maxppppp_1 ( * ( - 1 ) ippppp_1 ) ) ) ) ( not ( and ( = pcppppp_0 1 ) ( and ( <= 1 ( + maxppppp_0 ( * ( - 1 ) ippppp_0 ) ) ) ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) ) ) ) ) ( not ( and ( <= 0 ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) ) ( <= ( + ippppp_0 ( + yppppp_0 ( * ( - 1 ) yppppp_1 ) ) ) 0 ) ) ) ) ) ) ) ) ) ) ']
new_pred_smt_format ['(declare-rel pred_0_synth_msat_2 (Int Int Int Int Int))\n (rule (=>  ( <= (rel i 0) (rel x 0)  ) (pred_0_synth_msat_2 max x i y pc)))', '(declare-rel pred_1_synth_msat_2 (Int Int Int Int Int))\n (rule (=>  ( < i x  ) (pred_1_synth_msat_2 max x i y pc)))']
['(declare-rel pred_0_synth_msat_2 (Int Int Int Int Int))\n (rule (=>  ( <= (rel i 0) (rel x 0)  ) (pred_0_synth_msat_2 max x i y pc)))', '(declare-rel pred_1_synth_msat_2 (Int Int Int Int Int))\n (rule (=>  ( < i x  ) (pred_1_synth_msat_2 max x i y pc)))']
Failed to find semantic self-composition. Either the property is violated or not enough predicates were supplied.
Pre-processing time:	0.137421 
Solver time:	103.009584
Total time:	103.14700500000001
Iteration count:	135
Predicate count:	18
Successfully added new predicate to input file. !
Start next refinement loop: True



PDSC: Verifying ./Benchmarks_msat/halfSquare.smt2
Namespace(file='./Benchmarks_msat/halfSquare.smt2', log=False, msat=True, property=None, qe=False, sygus=False)
In if ladder True
Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
y0_eq_y1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[1]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_1_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]


Counter-example trace:
[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
i_eq_0_0, 
pred_1_synth_msat_2_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
i_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_0_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, 
pred_0_synth_msat_2, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
pred_1_synth_msat_2_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[2]

[x_gt_0_0, 
max_gt_x_0, 
i_lt_max_0, 
pc_eq_1_0, 
y_eq_0_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
y0_eq_y1, 
i0_eq_i1, 
max0_eq_max1, ]
--->[0]

[x_gt_0_0, 
max_gt_x_0, 
pc_eq_1_0, 
x_gt_0_1, 
max_gt_x_1, 
i_lt_max_1, 
pc_eq_0_1, 
y_eq_0_1, 
max0_eq_max1, ]
--->[0]


189 SMT queries performed.
Proved by invariant:
And(max_gt_x_1,
    y0_eq_y1,
    Or(pc_eq_0_0, Not(pred_1_synth_msat_2_0)),
    max0_eq_max1,
    Or(pc_eq_1_0, pc_eq_0_0),
    Or(Not(x_gt_0_0), Not(pc_eq_0_1), i_lt_max_0),
    Or(Not(pred_1_synth_msat_2_1), pc_eq_0_1),
    max_gt_x_0,
    x_gt_0_0,
    Or(pc_eq_1_1, pc_eq_0_1),
    x_gt_0_1,
    Or(Not(pred_0_synth_msat_2),
       pc_eq_1_1,
       pc_eq_0_0,
       pred_1_synth_msat_2_1),
    Or(pc_eq_1_0, pred_0_synth_msat_2),
    Or(i0_eq_i1, Not(x_gt_0_0)),
    Or(Not(i_lt_max_1), i_lt_max_0))
Pre-processing time:	0.133032 
Solver time:	214.271056
Total time:	214.40408799999997
Iteration count:	189
Predicate count:	21
Start next refinement loop: False



Total time taken : 366.978019
Number of predicates guessed: 3.0
