#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Dec  2 08:34:18 2025
# Process ID         : 21096
# Current directory  : C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20968 C:\Users\azmib\Desktop\HardwareSoftwareCodesign\IP_Cores\managed_ip_project\managed_ip_project.xpr
# Log file           : C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project/vivado.log
# Journal file       : C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project\vivado.jou
# Running On         : Azmis_Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16802 MB
# Swap memory        : 2952 MB
# Total Virtual      : 19755 MB
# Available Virtual  : 8034 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project/managed_ip_project.xpr
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/ip_repo [current_project]
update_ip_catalog
create_peripheral xilinx.com user instruments 1.0 -dir C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:instruments:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:instruments:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:instruments:1.0]
set_property  ip_repo_paths  {C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project/../ip_repo/instruments_1_0 C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_instruments_v1_0 -directory C:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/managed_ip_project/../ip_repo c:/Users/azmib/Desktop/HardwareSoftwareCodesign/IP_Cores/ip_repo/instruments_1_0/component.xml
update_compile_order -fileset sources_1
current_project managed_ip_project
close_project
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
open_project C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.xpr
open_bd_design {C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.srcs/sources_1/bd/soc_design/soc_design.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:instruments:1.0 [get_ips  soc_design_instruments_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips soc_design_instruments_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.srcs/sources_1/bd/soc_design/soc_design.bd]
catch { config_ip_cache -export [get_ips -all soc_design_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all soc_design_instruments_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.srcs/sources_1/bd/soc_design/soc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.srcs/sources_1/bd/soc_design/soc_design.bd]
launch_runs soc_design_instruments_0_0_synth_1 -jobs 20
wait_on_run soc_design_instruments_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.cache/compile_simlib/modelsim} {questa=C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.cache/compile_simlib/questa} {riviera=C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.cache/compile_simlib/riviera} {activehdl=C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.srcs/sources_1/bd/soc_design/soc_design.bd] -directory C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.ip_user_files -ipstatic_source_dir C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/HWSW_Codesign.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/azmib/Desktop/HardwareSoftwareCodesign/Vivado_Project/soc_design_wrapper.xsa
