
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.95.1.el7.x86_64) on Thu Nov 02 00:04:28 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/kernel_stage3'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_kernel_stage3 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/kernel_stage3/proj_kernel_stage3'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/kernel_stage3/proj_kernel_stage3/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_stage3.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BatchNorm.cpp 
INFO: [HLS 200-10] Adding design file 'BatchNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files LayerNorm.cpp 
INFO: [HLS 200-10] Adding design file 'LayerNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ComputeSkip.cpp 
INFO: [HLS 200-10] Adding design file 'ComputeSkip.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pointwise_conv.cpp 
INFO: [HLS 200-10] Adding design file 'Pointwise_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ReLU.cpp 
INFO: [HLS 200-10] Adding design file 'ReLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files GeLU.cpp 
INFO: [HLS 200-10] Adding design file 'GeLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files SiLU.cpp 
INFO: [HLS 200-10] Adding design file 'SiLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_attention.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_attention.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Clear_data.cpp 
INFO: [HLS 200-10] Adding design file 'Clear_data.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Split_data_to_7.cpp 
INFO: [HLS 200-10] Adding design file 'Split_data_to_7.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_stage3_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_stage3_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files stage3_parameters.txt 
INFO: [HLS 200-10] Adding design file 'stage3_parameters.txt' to the project
INFO: [HLS 200-1510] Running: set_top kernel_stage3 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/kernel_stage3/proj_kernel_stage3/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/kernel_stage3/proj_kernel_stage3/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 15 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_stage3_test.cpp in debug mode
   Compiling ../../../../Split_data_to_7.cpp in debug mode
   Compiling ../../../../Clear_data.cpp in debug mode
   Compiling ../../../../kernel_attention.cpp in debug mode
   Compiling ../../../../SiLU.cpp in debug mode
   Compiling ../../../../GeLU.cpp in debug mode
   Compiling ../../../../ReLU.cpp in debug mode
   Compiling ../../../../Pointwise_conv.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Compiling ../../../../ComputeSkip.cpp in debug mode
   Compiling ../../../../LayerNorm.cpp in debug mode
   Compiling ../../../../BatchNorm.cpp in debug mode
   Compiling ../../../../kernel_stage3.cpp in debug mode
   Generating csim.exe
HOST-INFO: loading stage3.0.norm.norm.weight value...
HOST-INFO: loading stage3.0.norm.norm.bias value...
HOST-INFO: loading stage3.0.v.conv.weight value...
HOST-INFO: loading stage3.0.v.conv.bias value...
HOST-INFO: loading stage3.0.conv_local.conv.weight value...
HOST-INFO: loading stage3.0.conv_local.norm.weight value...
HOST-INFO: loading stage3.0.conv_local.norm.bias value...
HOST-INFO: loading stage3.0.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.0.conv_local.norm.running_var value...
HOST-INFO: loading stage3.0.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.0.proj.conv.weight value...
HOST-INFO: loading stage3.1.norm.norm.weight value...
HOST-INFO: loading stage3.1.norm.norm.bias value...
HOST-INFO: loading stage3.1.qk.conv.weight value...
HOST-INFO: loading stage3.1.qk.conv.bias value...
HOST-INFO: loading stage3.1.v.conv.weight value...
HOST-INFO: loading stage3.1.v.conv.bias value...
HOST-INFO: loading stage3.1.conv_local.conv.weight value...
HOST-INFO: loading stage3.1.conv_local.norm.weight value...
HOST-INFO: loading stage3.1.conv_local.norm.bias value...
HOST-INFO: loading stage3.1.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.1.conv_local.norm.running_var value...
HOST-INFO: loading stage3.1.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.1.proj.conv.weight value...
HOST-INFO: loading stage3.2.norm.norm.weight value...
HOST-INFO: loading stage3.2.norm.norm.bias value...
HOST-INFO: loading stage3.2.qk.conv.weight value...
HOST-INFO: loading stage3.2.qk.conv.bias value...
HOST-INFO: loading stage3.2.v.conv.weight value...
HOST-INFO: loading stage3.2.v.conv.bias value...
HOST-INFO: loading stage3.2.conv_local.conv.weight value...
HOST-INFO: loading stage3.2.conv_local.norm.weight value...
HOST-INFO: loading stage3.2.conv_local.norm.bias value...
HOST-INFO: loading stage3.2.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.2.conv_local.norm.running_var value...
HOST-INFO: loading stage3.2.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.2.proj.conv.weight value...
HOST-INFO: loading stage3.3.norm.norm.weight value...
HOST-INFO: loading stage3.3.norm.norm.bias value...
HOST-INFO: loading stage3.3.qk.conv.weight value...
HOST-INFO: loading stage3.3.qk.conv.bias value...
HOST-INFO: loading stage3.3.v.conv.weight value...
HOST-INFO: loading stage3.3.v.conv.bias value...
HOST-INFO: loading stage3.3.conv_local.conv.weight value...
HOST-INFO: loading stage3.3.conv_local.norm.weight value...
HOST-INFO: loading stage3.3.conv_local.norm.bias value...
HOST-INFO: loading stage3.3.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.3.conv_local.norm.running_var value...
HOST-INFO: loading stage3.3.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.3.proj.conv.weight value...
HOST-INFO: loading stage3.4.norm.norm.weight value...
HOST-INFO: loading stage3.4.norm.norm.bias value...
HOST-INFO: loading stage3.4.qk.conv.weight value...
HOST-INFO: loading stage3.4.qk.conv.bias value...
HOST-INFO: loading stage3.4.v.conv.weight value...
HOST-INFO: loading stage3.4.v.conv.bias value...
HOST-INFO: loading stage3.4.conv_local.conv.weight value...
HOST-INFO: loading stage3.4.conv_local.norm.weight value...
HOST-INFO: loading stage3.4.conv_local.norm.bias value...
HOST-INFO: loading stage3.4.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.4.conv_local.norm.running_var value...
HOST-INFO: loading stage3.4.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.4.proj.conv.weight value...
HOST-INFO: loading stage3.5.norm.norm.weight value...
HOST-INFO: loading stage3.5.norm.norm.bias value...
HOST-INFO: loading stage3.5.qk.conv.weight value...
HOST-INFO: loading stage3.5.qk.conv.bias value...
HOST-INFO: loading stage3.5.v.conv.weight value...
HOST-INFO: loading stage3.5.v.conv.bias value...
HOST-INFO: loading stage3.5.conv_local.conv.weight value...
HOST-INFO: loading stage3.5.conv_local.norm.weight value...
HOST-INFO: loading stage3.5.conv_local.norm.bias value...
HOST-INFO: loading stage3.5.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.5.conv_local.norm.running_var value...
HOST-INFO: loading stage3.5.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.5.proj.conv.weight value...
HOST-INFO: loading stage3.6.norm.norm.weight value...
HOST-INFO: loading stage3.6.norm.norm.bias value...
HOST-INFO: loading stage3.6.qk.conv.weight value...
HOST-INFO: loading stage3.6.qk.conv.bias value...
HOST-INFO: loading stage3.6.v.conv.weight value...
HOST-INFO: loading stage3.6.v.conv.bias value...
HOST-INFO: loading stage3.6.conv_local.conv.weight value...
HOST-INFO: loading stage3.6.conv_local.norm.weight value...
HOST-INFO: loading stage3.6.conv_local.norm.bias value...
HOST-INFO: loading stage3.6.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.6.conv_local.norm.running_var value...
HOST-INFO: loading stage3.6.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.6.proj.conv.weight value...
HOST-INFO: loading stage3.7.norm.norm.weight value...
HOST-INFO: loading stage3.7.norm.norm.bias value...
HOST-INFO: loading stage3.7.qk.conv.weight value...
HOST-INFO: loading stage3.7.qk.conv.bias value...
HOST-INFO: loading stage3.7.v.conv.weight value...
HOST-INFO: loading stage3.7.v.conv.bias value...
HOST-INFO: loading stage3.7.conv_local.conv.weight value...
HOST-INFO: loading stage3.7.conv_local.norm.weight value...
HOST-INFO: loading stage3.7.conv_local.norm.bias value...
HOST-INFO: loading stage3.7.conv_local.norm.running_mean value...
HOST-INFO: loading stage3.7.conv_local.norm.running_var value...
HOST-INFO: loading stage3.7.conv_local.norm.num_batches_tracked value...
HOST-INFO: loading stage3.7.proj.conv.weight value...
stage 3.0 result
[0, 0, :8, :8]
-0.44257 -0.755337 0.312738 -0.0867364 -1.26339 -0.879278 -1.3484 
0.110419 1.48164 0.772699 -1.03896 -0.106068 -0.230119 1.34903 
1.45365 0.772699 -1.03896 -0.106068 -0.230119 1.34903 1.12693 
0.439202 -1.03896 -0.106068 -0.230119 1.34903 1.12693 1.08783 
-1.15028 -0.106068 -0.230119 1.34903 1.12693 1.08783 -1.64072 
-0.345039 -0.230119 1.34903 1.12693 1.08783 -1.64072 -0.454519 
-0.260645 1.34903 1.12693 1.08783 -1.64072 -0.454519 1.47941 
stage 3 result
-0.701846 0.354352 0.573326 -1.36099 -2.21426 -1.20761 -1.67757 0.347535 
2.1717 4.44053 0.885162 -0.687886 0.754609 0.395272 2.4135 2.83111 
3.88571 0.867319 -2.46304 -1.11732 -1.50887 0.536906 0.971109 0.951771 
2.0445 -0.894673 -1.19226 -1.49229 0.390597 0.78713 0.780122 -1.5359 
0.826695 0.551414 -1.52724 0.547996 0.990827 0.986651 -1.5976 -1.0801 
1.78716 0.112358 0.373278 0.793377 0.778814 -1.53274 -1.24138 0.493775 
1.67838 1.89469 0.964147 0.985162 -1.59777 -1.07907 0.199968 -0.130938 
2.75414 1.87971 0.733779 -1.53914 -1.24184 0.493931 -0.286999 1.51686 

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 513.95 seconds. CPU system time: 21.08 seconds. Elapsed time: 535.84 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'stage3_parameters.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'Split_data_to_7.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Clear_data.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_attention.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (kernel_attention.cpp:487:9)
INFO: [HLS 200-10] Analyzing design file 'SiLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'GeLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ReLU.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Pointwise_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'ComputeSkip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LayerNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'BatchNorm.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_stage3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 303.47 seconds. CPU system time: 15.42 seconds. Elapsed time: 321.76 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:39)
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:545:6)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_fpclassify<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fpclassify.h:37:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.33.57.67.76.87.96.107.116.127.136.147)' into 'fp_struct<double>::to_double() const (.54.64.73.84.93.104.113.124.133.144)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.54.64.73.84.93.104.113.124.133.144)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.33.57.67.76.87.96.107.116.127.136.147)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'int generic_fpclassify<double>(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double erf_approx::generic_erf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:430:0)
INFO: [HLS 214-178] Inlining function 'erf' into 'GeLU' (GeLU.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'SiLU.479.482' (SiLU.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'compute_softmax(float*, float*, int*) (.525.529)' (kernel_attention.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'erf' into 'compute_act(float*, float*, int*, int) (.545.549)' (kernel_attention.cpp:553:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX(float*, float*, int*) (.489.503)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'compute_softmax(float*, float*, int*) (.525.529)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX2(float*, float*, int*) (.505.533)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeQKX(float*, float*, int*) (.537.541)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'compute_act(float*, float*, int*, int) (.545.549)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX3(float*, float*, int*) (.550.554)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'store_result(float*, float*, int*) (.555.560)' into 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX(float*, float*, int*) (.489.503)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'compute_softmax(float*, float*, int*) (.525.529)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX2(float*, float*, int*) (.505.533)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeQKX(float*, float*, int*) (.537.541)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'compute_act(float*, float*, int*, int) (.545.549)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX3(float*, float*, int*) (.550.554)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'store_result(float*, float*, int*) (.555.560)' into 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' (kernel_attention.cpp:680:0)
INFO: [HLS 214-178] Inlining function 'Pointwise_conv.467.468.474.475' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'GeLU' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'BatchNorm.470.471.472.473.477.480' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Pointwise_conv.467.481.486' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Compute_skip.483.568' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'Compute_skip.570.576' into 'kernel_stage3' (kernel_stage3.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'mean_buf_0': Complete partitioning on dimension 1. (kernel_stage3.cpp:112:11)
INFO: [HLS 214-248] Applying array_partition to 'var_buf_0': Complete partitioning on dimension 1. (kernel_stage3.cpp:114:8)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_7_1'(Split_data_to_7.cpp:7:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Split_data_to_7.cpp:7:21)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_48_5'(kernel_attention.cpp:48:42) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:48:42)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_207_3'(kernel_attention.cpp:207:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:207:35)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 32 in loop 'VITIS_LOOP_85_4'(kernel_attention.cpp:85:34) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:85:34)
INFO: [HLS 214-115] Multiple burst writes of length 38416 and bit width 32 in loop 'VITIS_LOOP_231_1'(kernel_attention.cpp:231:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:231:23)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_111_1'(kernel_attention.cpp:111:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:111:23)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_178_1'(kernel_attention.cpp:178:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:178:23)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_596_9'(kernel_attention.cpp:596:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:596:27)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_596_9'(kernel_attention.cpp:596:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:596:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_147_2'(kernel_attention.cpp:147:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:147:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_269_2'(kernel_attention.cpp:269:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:269:27)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_269_2'(kernel_attention.cpp:269:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:269:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_14_2'(BatchNorm.cpp:14:26) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:14:26)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_14_2'(BatchNorm.cpp:14:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:14:26)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_16_1'(ComputeSkip.cpp:16:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:16:26)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_16_1'(ComputeSkip.cpp:16:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:16:26)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_16_1'(ComputeSkip.cpp:16:26) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:16:26)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_13_1'(Clear_data.cpp:13:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data.cpp:13:22)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_13_1'(Clear_data.cpp:13:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data.cpp:13:22)
INFO: [HLS 214-115] Multiple burst writes of length 31360 and bit width 32 in loop 'VITIS_LOOP_18_2'(Clear_data.cpp:18:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data.cpp:18:22)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_38_6'(Clear_data.cpp:38:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data.cpp:38:22)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_49_7'(Clear_data.cpp:49:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Clear_data.cpp:49:22)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_16_1'(ComputeSkip.cpp:16:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:16:26)
INFO: [HLS 214-115] Multiple burst reads of length 56448 and bit width 32 in loop 'VITIS_LOOP_14_2'(BatchNorm.cpp:14:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:14:26)
INFO: [HLS 214-115] Multiple burst writes of length 196 and bit width 32 in loop 'VITIS_LOOP_15_3'(BatchNorm.cpp:15:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (BatchNorm.cpp:15:30)
INFO: [HLS 214-115] Multiple burst reads of length 23040 and bit width 32 in loop 'Output_Channel'(Pointwise_conv.cpp:22:17) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Pointwise_conv.cpp:22:17)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_16_1'(ComputeSkip.cpp:16:26) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:16:26)
INFO: [HLS 214-115] Multiple burst reads of length 196 and bit width 32 in loop 'VITIS_LOOP_18_2'(ComputeSkip.cpp:18:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:18:30)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_16_1'(ComputeSkip.cpp:16:26) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ComputeSkip.cpp:16:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 110.04 seconds. CPU system time: 1.34 seconds. Elapsed time: 113.41 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 182.32 seconds. CPU system time: 0.25 seconds. Elapsed time: 183.12 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 99.35 seconds. CPU system time: 0.2 seconds. Elapsed time: 99.82 seconds; current allocated memory: 1.207 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_5' (kernel_attention.cpp:48) in function 'get_qk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_4' (kernel_attention.cpp:202) in function 'compute_multiplication' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_378_4' (kernel_attention.cpp:367) in function 'LayerNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_5' (kernel_attention.cpp:368) in function 'LayerNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_9' (kernel_attention.cpp:400) in function 'LayerNorm.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_378_4' (kernel_attention.cpp:367) in function 'LayerNorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_5' (kernel_attention.cpp:368) in function 'LayerNorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_9' (kernel_attention.cpp:400) in function 'LayerNorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention.cpp:301) in function 'DW_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention.cpp:301) in function 'DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.501.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.501.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.501.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.501.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.501.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (Split_data_to_7.cpp:7) in function 'split_data_to7.501.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (kernel_attention.cpp:83) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention.cpp:235) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_5' (kernel_attention.cpp:119) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_5' (kernel_attention.cpp:185) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_602_12' (kernel_attention.cpp:602) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_6' (kernel_attention.cpp:155) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_4' (kernel_attention.cpp:271) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_3' (kernel_attention.cpp:83) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention.cpp:235) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_5' (kernel_attention.cpp:119) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_5' (kernel_attention.cpp:185) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_602_12' (kernel_attention.cpp:602) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_6' (kernel_attention.cpp:155) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_4' (kernel_attention.cpp:271) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (Clear_data.cpp:13) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (Clear_data.cpp:18) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_3' (Clear_data.cpp:22) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_4' (Clear_data.cpp:27) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (Clear_data.cpp:32) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_6' (Clear_data.cpp:38) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_7' (Clear_data.cpp:49) in function 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.572.575.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (SiLU.cpp:8) in function 'SiLU.479.482.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (Pointwise_conv.cpp:24) in function 'Pointwise_conv.571.573.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_3' (LayerNorm.cpp:19) in function 'LayerNorm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37) in function 'LayerNorm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (DW_conv.cpp:42) in function 'DW_conv.558.564.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (DW_conv.cpp:42) in function 'DW_conv.469.476.478.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.570.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'Compute_skip.483.568.574.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_4' (BatchNorm.cpp:16) in function 'BatchNorm.563.566.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (Pointwise_conv.cpp:22) in function 'kernel_stage3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (GeLU.cpp:8) in function 'kernel_stage3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_4' (BatchNorm.cpp:16) in function 'kernel_stage3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (Pointwise_conv.cpp:24) in function 'kernel_stage3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'kernel_stage3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (ComputeSkip.cpp:20) in function 'kernel_stage3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (Pointwise_conv.cpp:22) in function 'kernel_stage3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_3' (LayerNorm.cpp:19) in function 'LayerNorm.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_7' (LayerNorm.cpp:37) in function 'LayerNorm.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_3' (kernel_attention.cpp:83) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention.cpp:235) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_3' (kernel_attention.cpp:83) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention.cpp:235) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (Pointwise_conv.cpp:24) in function 'kernel_stage3' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_23_4' (LayerNorm.cpp:14) in function 'LayerNorm.1' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_8' (LayerNorm.cpp:39) in function 'LayerNorm.1' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_4' (kernel_attention.cpp:85) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_5' (kernel_attention.cpp:87) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_6' (kernel_attention.cpp:89) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_237_4' (kernel_attention.cpp:228) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_4' (kernel_attention.cpp:85) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_5' (kernel_attention.cpp:87) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_89_6' (kernel_attention.cpp:89) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_237_4' (kernel_attention.cpp:228) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' completely with a factor of 49.
INFO: [XFORM 203-102] Partitioning array 'shape2_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape2_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape1_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape1_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul2_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul2_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul1_num.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul1_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_1_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'dw_0_X_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_para.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_para' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 560 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.6'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 560 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.6'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 89600 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 89600 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1120 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1120 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.4'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 42000 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 42000 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1680 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1680 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 134400 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 134400 for loop 'VITIS_LOOP_7_1' in function 'split_data_to7.501.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 7 for loop 'VITIS_LOOP_48_5' in function 'get_qk'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'VITIS_LOOP_48_5' in function 'get_qk'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 49 for loop 'VITIS_LOOP_207_3' in function 'compute_multiplication'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 20 for loop 'VITIS_LOOP_207_3' in function 'compute_multiplication'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:429:19) to (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_erf.h:440:8) in function 'erf_approx::generic_erf<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:18) in function 'erf_approx::generic_erf<double>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1' (kernel_attention.cpp:7:43)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1' (kernel_attention.cpp:7:43)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.558.564.1' (DW_conv.cpp:37:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.469.476.478.1' (DW_conv.cpp:37:25)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv.1' (kernel_attention.cpp:301:29)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv' (kernel_attention.cpp:281)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 108.97 seconds. CPU system time: 0.3 seconds. Elapsed time: 111.33 seconds; current allocated memory: 1.488 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:20:22) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:18:18) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_3' (BatchNorm.cpp:15:39) in function 'kernel_stage3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_2' (BatchNorm.cpp:14:35) in function 'kernel_stage3' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (Pointwise_conv.cpp:22:26) in function 'kernel_stage3' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Out_Column' (Pointwise_conv.cpp:20:22) in function 'kernel_stage3' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:18:18) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18:39) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18:39) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'kernel_stage3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (kernel_attention.cpp:81:35) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_3' (kernel_attention.cpp:233:40) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (kernel_attention.cpp:232:35) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_1' (kernel_attention.cpp:231:31) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (kernel_attention.cpp:117:44) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_3' (kernel_attention.cpp:115:40) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (kernel_attention.cpp:113:36) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (kernel_attention.cpp:111:32) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_4' (kernel_attention.cpp:184:44) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_3' (kernel_attention.cpp:182:40) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (kernel_attention.cpp:180:36) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_1' (kernel_attention.cpp:178:32) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_600_11' (kernel_attention.cpp:600:45) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_598_10' (kernel_attention.cpp:598:41) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_596_9' (kernel_attention.cpp:596:36) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_5' (kernel_attention.cpp:153:48) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_4' (kernel_attention.cpp:151:44) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_3' (kernel_attention.cpp:149:40) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_2' (kernel_attention.cpp:147:36) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_270_3' (kernel_attention.cpp:270:39) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_2' (kernel_attention.cpp:269:35) in function 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_2' (kernel_attention.cpp:81:35) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_3' (kernel_attention.cpp:233:40) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_2' (kernel_attention.cpp:232:35) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_1' (kernel_attention.cpp:231:31) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_4' (kernel_attention.cpp:117:44) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_115_3' (kernel_attention.cpp:115:40) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_2' (kernel_attention.cpp:113:36) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (kernel_attention.cpp:111:32) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_184_4' (kernel_attention.cpp:184:44) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_3' (kernel_attention.cpp:182:40) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (kernel_attention.cpp:180:36) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_178_1' (kernel_attention.cpp:178:32) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_600_11' (kernel_attention.cpp:600:45) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_598_10' (kernel_attention.cpp:598:41) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_596_9' (kernel_attention.cpp:596:36) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_5' (kernel_attention.cpp:153:48) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_4' (kernel_attention.cpp:151:44) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_3' (kernel_attention.cpp:149:40) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_147_2' (kernel_attention.cpp:147:36) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_270_3' (kernel_attention.cpp:270:39) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_2' (kernel_attention.cpp:269:35) in function 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.562.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_4' (kernel_attention.cpp:46:47) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_3' (kernel_attention.cpp:44:43) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (kernel_attention.cpp:42:39) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (kernel_attention.cpp:40:32) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_attention.cpp:38:11) in function 'get_qk'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_207_3' (kernel_attention.cpp:207:43) in function 'compute_multiplication' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_206_2' (kernel_attention.cpp:206:39) in function 'compute_multiplication' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_205_1' (kernel_attention.cpp:205:35) in function 'compute_multiplication'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_attention.cpp:204:13) in function 'compute_multiplication'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (Pointwise_conv.cpp:22:26) in function 'Pointwise_conv.571.573.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (Pointwise_conv.cpp:20:22) in function 'Pointwise_conv.571.573.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (Pointwise_conv.cpp:18:18) in function 'Pointwise_conv.571.573.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_374_3' (kernel_attention.cpp:374:40) in function 'LayerNorm.2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_2' (kernel_attention.cpp:373:36) in function 'LayerNorm.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_398_8' (kernel_attention.cpp:398:40) in function 'LayerNorm.2' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_7' (kernel_attention.cpp:397:36) in function 'LayerNorm.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (LayerNorm.cpp:18:35) in function 'LayerNorm.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (LayerNorm.cpp:36:35) in function 'LayerNorm.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_374_3' (kernel_attention.cpp:374:40) in function 'LayerNorm' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_2' (kernel_attention.cpp:373:36) in function 'LayerNorm'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_398_8' (kernel_attention.cpp:398:40) in function 'LayerNorm' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_7' (kernel_attention.cpp:397:36) in function 'LayerNorm'.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.558.564.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.558.564.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.558.564.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.558.564.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:42:21) in function 'DW_conv.469.476.478.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:42:21) in function 'DW_conv.469.476.478.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:40:22) in function 'DW_conv.469.476.478.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:37:18) in function 'DW_conv.469.476.478.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention.cpp:325:29) in function 'DW_conv.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention.cpp:318:21) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention.cpp:318:21) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention.cpp:316:22) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention.cpp:313:18) in function 'DW_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention.cpp:310:14) in function 'DW_conv.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention.cpp:325:29) in function 'DW_conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention.cpp:318:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention.cpp:318:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention.cpp:316:22) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention.cpp:313:18) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention.cpp:310:14) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18:39) in function 'Compute_skip.570.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.570.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_2' (ComputeSkip.cpp:18:39) in function 'Compute_skip.483.568.574.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (ComputeSkip.cpp:16:35) in function 'Compute_skip.483.568.574.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_3' (BatchNorm.cpp:15:39) in function 'BatchNorm.563.566.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_14_2' (BatchNorm.cpp:14:35) in function 'BatchNorm.563.566.1' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'l1' (Split_data_to_7.cpp:10:19)
INFO: [HLS 200-472] Inferring partial write operation for 'l2' (Split_data_to_7.cpp:12:23)
INFO: [HLS 200-472] Inferring partial write operation for 'l3' (Split_data_to_7.cpp:14:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l4' (Split_data_to_7.cpp:16:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l5' (Split_data_to_7.cpp:18:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l6' (Split_data_to_7.cpp:20:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l7' (Split_data_to_7.cpp:22:27)
INFO: [HLS 200-472] Inferring partial write operation for 'iRMB_out1' (ComputeSkip.cpp:23:30)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (ComputeSkip.cpp:23:30)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 64.99 seconds. CPU system time: 0.22 seconds. Elapsed time: 66.33 seconds; current allocated memory: 2.488 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_stage3' ...
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' to 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' to 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.1' to 'LayerNorm_1'.
WARNING: [SYN 201-103] Legalizing function name 'generic_erf<double>' to 'generic_erf_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.469.476.478.1_Pipeline_Output_Channel' to 'DW_conv_469_476_478_1_Pipeline_Output_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.469.476.478.1' to 'DW_conv_469_476_478_1'.
WARNING: [SYN 201-103] Legalizing function name 'SiLU.479.482.1_Pipeline_VITIS_LOOP_8_1' to 'SiLU_479_482_1_Pipeline_VITIS_LOOP_8_1'.
WARNING: [SYN 201-103] Legalizing function name 'SiLU.479.482.1' to 'SiLU_479_482_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.6_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.6' to 'split_data_to7_501_6'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.5_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.5' to 'split_data_to7_501_5'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.4_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.4' to 'split_data_to7_501_4'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.1_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.1' to 'split_data_to7_501_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.2_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.2' to 'split_data_to7_501_2'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.3_Pipeline_VITIS_LOOP_7_1' to 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1'.
WARNING: [SYN 201-103] Legalizing function name 'split_data_to7.501.3' to 'split_data_to7_501_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.1' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1_Pipeline_In_Channel' to 'DW_conv_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.1' to 'DW_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.3' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.6' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.4' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.1.1' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.5' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.2' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.484.491.495.499.507.512.517.522.527.531.535.539.543.547.552.557.7' to 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_7'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.558.564.1_Pipeline_Output_Channel' to 'DW_conv_558_564_1_Pipeline_Output_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'DW_conv.558.564.1' to 'DW_conv_558_564_1'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.563.566.1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4' to 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4'.
WARNING: [SYN 201-103] Legalizing function name 'BatchNorm.563.566.1' to 'BatchNorm_563_566_1'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.483.568.574.1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2' to 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.483.568.574.1' to 'Compute_skip_483_568_574_1'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.571.573.1_Pipeline_In_Channel' to 'Pointwise_conv_571_573_1_Pipeline_In_Channel'.
WARNING: [SYN 201-103] Legalizing function name 'Pointwise_conv.571.573.1' to 'Pointwise_conv_571_573_1'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.6' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.5' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.4' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_4'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.3' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_3'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.2' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.1.1' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.1' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'clear_data.490.506.511.516.521.526.530.534.538.542.546.551.556.561.565.567.569.5.7' to 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_7'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2_Pipeline_VITIS_LOOP_378_4' to 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2_Pipeline_VITIS_LOOP_384_5' to 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2_Pipeline_VITIS_LOOP_400_9' to 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9'.
WARNING: [SYN 201-103] Legalizing function name 'LayerNorm.2' to 'LayerNorm_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.3' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.6' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.4' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1.1' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.5' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.2' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_attention.487.493.497.502.508.513.518.523.528.532.536.540.544.548.553.559.1.1.1' to 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.570.1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' to 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
WARNING: [SYN 201-103] Legalizing function name 'Compute_skip.570.1' to 'Compute_skip_570_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_1_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_2_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_3_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_4_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_35_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_43_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' (loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'): Unable to schedule bus request operation ('gmem0_load_47_req', LayerNorm.cpp:24) on port 'gmem0' (LayerNorm.cpp:24) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 114, loop 'VITIS_LOOP_18_2_VITIS_LOOP_19_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 271.49 seconds. CPU system time: 0.45 seconds. Elapsed time: 272.89 seconds; current allocated memory: 2.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 51.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 52.1 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_49_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_50_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_51_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_52_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_83_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_91_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' (loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'): Unable to schedule bus request operation ('gmem0_load_95_req', LayerNorm.cpp:40) on port 'gmem0' (LayerNorm.cpp:40) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 79, loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 41.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 42.27 seconds; current allocated memory: 2.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.7 seconds; current allocated memory: 2.676 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.67 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_147) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Out_Row_Out_Column_Output_Channel'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_1_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_2_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_3_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_4_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_35_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_43_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem1_load_47_req', Pointwise_conv.cpp:20) on port 'gmem1' (Pointwise_conv.cpp:20) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' (loop 'Out_Row_Out_Column_Output_Channel'): Unable to schedule bus request operation ('gmem_load_4_req', Pointwise_conv.cpp:28) on port 'gmem' (Pointwise_conv.cpp:28) due to limited memory ports (II = 48). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 49, Depth = 117, loop 'Out_Row_Out_Column_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.87 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_erf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_erf<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 55, function 'generic_erf<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 86, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_469_476_478_1_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_469_476_478_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_3_VITIS_LOOP_16_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_15_3_VITIS_LOOP_16_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiLU_479_482_1_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiLU_479_482_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_data_to7_501_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_378_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_384_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_400_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_54', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_54', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_54', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_54', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_54', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_54', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 28, Depth = 45, loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_qk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid126) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'.
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_30_resp', kernel_attention.cpp:59) on port 'gmem' (kernel_attention.cpp:59) and bus request operation ('empty_225', kernel_attention.cpp:48) on port 'gmem' (kernel_attention.cpp:48).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_30_resp', kernel_attention.cpp:59) on port 'gmem' (kernel_attention.cpp:59) and bus request operation ('empty_225', kernel_attention.cpp:48) on port 'gmem' (kernel_attention.cpp:48).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_30_resp', kernel_attention.cpp:59) on port 'gmem' (kernel_attention.cpp:59) and bus request operation ('empty_225', kernel_attention.cpp:48) on port 'gmem' (kernel_attention.cpp:48).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_30_resp', kernel_attention.cpp:59) on port 'gmem' (kernel_attention.cpp:59) and bus request operation ('empty_225', kernel_attention.cpp:48) on port 'gmem' (kernel_attention.cpp:48).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('gmem_addr_30_resp', kernel_attention.cpp:59) on port 'gmem' (kernel_attention.cpp:59) and bus request operation ('empty_225', kernel_attention.cpp:48) on port 'gmem' (kernel_attention.cpp:48).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_qk' (loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus response operation ('gmem_addr_30_resp', kernel_attention.cpp:59) on port 'gmem' (kernel_attention.cpp:59) and bus request operation ('empty_225', kernel_attention.cpp:48) on port 'gmem' (kernel_attention.cpp:48).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 16, loop 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln210) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_4'.
WARNING: [HLS 200-885] The II Violation in module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' (loop 'VITIS_LOOP_208_4'): Unable to schedule bus request operation ('gmem_load_8_req', kernel_attention.cpp:210) on port 'gmem' (kernel_attention.cpp:210) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 17, loop 'VITIS_LOOP_208_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln205_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid12077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_103_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_104_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_105_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_106_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_137_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_145_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_149_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_req', kernel_attention.cpp:236) on port 'gmem' (kernel_attention.cpp:236) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 274, loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.61 seconds. CPU system time: 0 seconds. Elapsed time: 2.72 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid13200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln342', kernel_attention.cpp:342)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_558_564_1_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Output_Channel'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_558_564_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_3_VITIS_LOOP_16_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_15_3_VITIS_LOOP_16_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BatchNorm_563_566_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_483_568_574_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_571_573_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pointwise_conv_571_573_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_572) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_Pipeline_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_3'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_4' (loop 'VITIS_LOOP_22_3'): Unable to schedule bus request operation ('gmem_addr_35_req', Clear_data.cpp:25) on port 'gmem' (Clear_data.cpp:25) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_22_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_4'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_3' (loop 'VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_addr_37_req', Clear_data.cpp:30) on port 'gmem' (Clear_data.cpp:30) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2' (loop 'VITIS_LOOP_32_5'): Unable to schedule bus request operation ('gmem_addr_39_req', Clear_data.cpp:35) on port 'gmem' (Clear_data.cpp:35) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2' (loop 'VITIS_LOOP_32_5'): Unable to schedule bus request operation ('gmem_addr_40_req', Clear_data.cpp:36) on port 'gmem' (Clear_data.cpp:36) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_6'.
WARNING: [HLS 200-885] The II Violation in module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1' (loop 'VITIS_LOOP_38_6'): Unable to schedule bus request operation ('gmem_addr_42_req', Clear_data.cpp:41) on port 'gmem' (Clear_data.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1' (loop 'VITIS_LOOP_38_6'): Unable to schedule bus request operation ('gmem_addr_43_req', Clear_data.cpp:42) on port 'gmem' (Clear_data.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_38_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_378_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_378_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_384_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_400_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LayerNorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_27', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_27', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_27', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_27', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_27', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' (loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_27', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92) and bus read operation ('gmem1_addr_read', kernel_attention.cpp:92) on port 'gmem1' (kernel_attention.cpp:92).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 28, Depth = 45, loop 'VITIS_LOOP_81_2_VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid12077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_54_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_55_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_56_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_57_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_88_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_96_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_100_req', kernel_attention.cpp:233) on port 'gmem' (kernel_attention.cpp:233) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' (loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'): Unable to schedule bus request operation ('gmem_load_req', kernel_attention.cpp:236) on port 'gmem' (kernel_attention.cpp:236) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 274, loop 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.57 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.22 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid13200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln186) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute_skip_570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_stage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.4 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_18_2_VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3' is 50176 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln18_reg_48911_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage17_01001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_1_Pipeline_VITIS_LOOP_18_2_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 46 seconds. CPU system time: 0.18 seconds. Elapsed time: 46.47 seconds; current allocated memory: 2.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_78464_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_1_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42.51 seconds. CPU system time: 0.33 seconds. Elapsed time: 44.03 seconds; current allocated memory: 3.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'LayerNorm_1/grp_fu_2721_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LayerNorm_1/grp_fu_1594_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'LayerNorm_1' is 9286 from HDL expression: (1'b1 == ap_CS_fsm_state104)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.59 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.29 seconds; current allocated memory: 3.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel' pipeline 'Out_Row_Out_Column_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_10ns_11s_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_Pipeline_Out_Row_Out_Column_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.28 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_erf_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_erf_double_s' is 15241 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_2_full_dsp_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_6_full_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 38 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_erf_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.53 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.94 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage3_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_stage3_Pipeline_VITIS_LOOP_8_1' is 7570 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_469_476_478_1_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_469_476_478_1_Pipeline_Output_Channel' pipeline 'Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_469_476_478_1_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_469_476_478_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_469_476_478_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_Pipeline_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage3_Pipeline_VITIS_LOOP_16_4' pipeline 'VITIS_LOOP_15_3_VITIS_LOOP_16_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_4/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_Pipeline_VITIS_LOOP_16_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiLU_479_482_1_Pipeline_VITIS_LOOP_8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SiLU_479_482_1_Pipeline_VITIS_LOOP_8_1' pipeline 'VITIS_LOOP_8_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiLU_479_482_1_Pipeline_VITIS_LOOP_8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiLU_479_482_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiLU_479_482_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage3_Pipeline_In_Channel' pipeline 'In_Channel' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_In_Channel/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_6_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_5_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_4_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_1_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_2_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_3_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_data_to7_501_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_data_to7_501_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_Pipeline_VITIS_LOOP_378_4' pipeline 'VITIS_LOOP_378_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_Pipeline_VITIS_LOOP_378_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_Pipeline_VITIS_LOOP_384_5' pipeline 'VITIS_LOOP_384_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_Pipeline_VITIS_LOOP_384_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_Pipeline_VITIS_LOOP_400_9' pipeline 'VITIS_LOOP_400_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_Pipeline_VITIS_LOOP_400_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'LayerNorm/grp_fu_771_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1' pipeline 'VITIS_LOOP_81_2_VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_7s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_8ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_qk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_qk' pipeline 'init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_qk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_multiplication_Pipeline_VITIS_LOOP_208_4' pipeline 'VITIS_LOOP_208_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication_Pipeline_VITIS_LOOP_208_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_6ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_67ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3' pipeline 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_15ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.13 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4' pipeline 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_8ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1' pipeline 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5' pipeline 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2' pipeline 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_7/grp_fu_1594_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_7/grp_fu_2721_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_484_491_495_499_507_512_517_522_527_531_535_539_543_547_552_557_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_558_564_1_Pipeline_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DW_conv_558_564_1_Pipeline_Output_Channel' pipeline 'Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_558_564_1_Pipeline_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.91 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_558_564_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_558_564_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4' pipeline 'VITIS_LOOP_15_3_VITIS_LOOP_16_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_563_566_1_Pipeline_VITIS_LOOP_15_3_VITIS_LOOP_16_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BatchNorm_563_566_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BatchNorm_563_566_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2/m_axi_gmem3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_483_568_574_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_483_568_574_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_483_568_574_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_571_573_1_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pointwise_conv_571_573_1_Pipeline_In_Channel' pipeline 'In_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_571_573_1_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pointwise_conv_571_573_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pointwise_conv_571_573_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_Pipeline_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage3_Pipeline_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_20_3/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_7ns_10ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_Pipeline_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_4' pipeline 'VITIS_LOOP_22_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_3' pipeline 'VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1' pipeline 'VITIS_LOOP_38_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1' pipeline 'VITIS_LOOP_49_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clear_data_490_506_511_516_521_526_530_534_538_542_546_551_556_561_565_567_569_5_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4' pipeline 'VITIS_LOOP_378_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2_Pipeline_VITIS_LOOP_378_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5' pipeline 'VITIS_LOOP_384_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2_Pipeline_VITIS_LOOP_384_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9' pipeline 'VITIS_LOOP_400_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2_Pipeline_VITIS_LOOP_400_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LayerNorm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LayerNorm_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559' pipeline 'VITIS_LOOP_81_2_VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_7s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3' pipeline 'VITIS_LOOP_231_1_VITIS_LOOP_233_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_15ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_115_3_VITIS_LOOP_117_4_VITIS_LOOP_119_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.17 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4' pipeline 'VITIS_LOOP_178_1_VITIS_LOOP_182_3_VITIS_LOOP_184_4_VITIS_LOOP_185_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1' pipeline 'VITIS_LOOP_596_9_VITIS_LOOP_600_11_VITIS_LOOP_602_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1' is 20632 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5' pipeline 'VITIS_LOOP_147_2_VITIS_LOOP_151_4_VITIS_LOOP_153_5_VITIS_LOOP_155_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2' pipeline 'VITIS_LOOP_269_2_VITIS_LOOP_270_3_VITIS_LOOP_271_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_487_493_497_502_508_513_518_523_528_532_536_540_544_548_553_559_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_4ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_570_1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.87 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute_skip_570_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute_skip_570_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_4ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_18_2_VITIS_LOOP_20_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 3.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_stage3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/X_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/norm_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/norm_0_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/v_conv_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/v_conv_0_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_conv_0_filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_0_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_0_mean_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_0_var_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/proj_0_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_norm_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_v_conv_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_v_act_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_conv_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_norm_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_act_0_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/result_30' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterNorm_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/norm1_mean_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/norm1_var_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/norm1_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/norm1_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterRearrangeX_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterConv1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/kernel1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/bias1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/in_q_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/in_k_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterQKMultiplication_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterSoftmax_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterRearrangeX2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterQKXMultiplication_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterRearrangeQKX_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterConv2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/kernel2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/bias2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/afterAct2_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/buffer_out_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/buffer_result_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_conv_1_filter_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_1_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_1_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_1_mean_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/dw_norm_1_var_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/proj_1_weight_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_conv_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_norm_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_act_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_proj_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_dw_skip_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_stage3/Y_skip_1_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_stage3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'X_data', 'norm_0_weight_3', 'norm_0_bias_3', 'v_conv_0_weight_3', 'v_conv_0_bias_3', 'dw_conv_0_filter_3', 'dw_norm_0_weight_3', 'dw_norm_0_bias_3', 'dw_norm_0_mean_3', 'dw_norm_0_var_3', 'proj_0_weight_3', 'Y_norm_0_3', 'Y_v_conv_0_3', 'Y_v_act_0_3', 'Y_dw_conv_0_3', 'Y_dw_norm_0_3', 'Y_dw_act_0_3', 'result_30', 'afterNorm_3', 'norm1_mean_3', 'norm1_var_3', 'norm1_weight_3', 'norm1_bias_3', 'afterRearrangeX_3', 'afterConv1_3', 'kernel1_3', 'bias1_3', 'in_q_3', 'in_k_3', 'afterQKMultiplication_3', 'afterSoftmax_3', 'afterRearrangeX2_3', 'afterQKXMultiplication_3', 'afterRearrangeQKX_3', 'afterConv2_3', 'kernel2_3', 'bias2_3', 'afterAct2_3', 'buffer_out_3', 'buffer_result_3', 'dw_conv_1_filter_3', 'dw_norm_1_weight_3', 'dw_norm_1_bias_3', 'dw_norm_1_mean_3', 'dw_norm_1_var_3', 'proj_1_weight_3', 'Y_dw_conv_1_3', 'Y_dw_norm_1_3', 'Y_dw_act_1_3', 'Y_proj_1_3', 'Y_dw_skip_1_3' and 'Y_skip_1_3' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_stage3' is 21539 from HDL expression: (1'b1 == ap_CS_fsm_state83)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_stage3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.06 seconds; current allocated memory: 3.617 GB.
INFO: [RTMG 210-279] Implementing memory 'kernel_stage3_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_stage3_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_stage3_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_norm1_weight_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_kernel1_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_bias1_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_kernel2_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_bias2_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_dw_conv_1_filter_l1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_stage3_iRMB_out1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 26.45 seconds. CPU system time: 0.44 seconds. Elapsed time: 30.03 seconds; current allocated memory: 3.617 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 42.74 seconds. CPU system time: 0.21 seconds. Elapsed time: 43.17 seconds; current allocated memory: 3.680 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_stage3.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_stage3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 88.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1553.32 seconds. CPU system time: 21.84 seconds. Elapsed time: 1620.41 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-112] Total CPU user time: 2072.49 seconds. Total CPU system time: 43.76 seconds. Total elapsed time: 2161.1 seconds; peak allocated memory: 3.680 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Nov  2 00:40:28 2023...
