Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 25 12:16:48 2022
| Host         : LAPTOP-OLT6HJVT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   493 |
|    Minimum number of control sets                        |   493 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   963 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   493 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    54 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |    44 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     9 |
| >= 16              |   310 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           16954 |         4947 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |            1641 |          494 |
| Yes          | No                    | No                     |           14972 |         3842 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            2184 |          577 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_11_U/gemvm1_Weight_lc_11_rom_U/ap_CS_fsm_reg[1]                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_48_U/gemvm1_Weight_lc_48_rom_U/ap_CS_fsm_reg[1]                                                                                                                                |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_23_U/gemvm1_Weight_lc_23_rom_U/ap_CS_fsm_reg[1]                                                                                                                                |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_63_U/gemvm1_Weight_lc_63_rom_U/ap_CS_fsm_reg[1]_0                                                                                                                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_2      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_63_U/gemvm1_Weight_lc_63_rom_U/ap_CS_fsm_reg[1]                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/icmp_ln105_1_reg_10720                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_2   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_2   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_2      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_2      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_2      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_2      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_2      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_2      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_2      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_CS_fsm_state8                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_CS_fsm_state10                                                                                                                                                                                    | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm19_out                                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/res_addr_reg_1470                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/p_0_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/p_0_in                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/E[0]                                                                                                                                                                                | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm110_out                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_infer_fu_335_input_r_ce0                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln141_reg_4920                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm111_out                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln136_reg_4370                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln136_reg_437                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg_5                                                                                                                                    |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/ap_phi_mux_i_0_0_phi_fu_90_p41                                                                                                                                                     | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/i_0_0_reg_86                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln140_reg_4810                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm112_out                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/res_addr_reg_35830                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln137_reg_4480                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm115_out                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/i_0_0_reg_900                                                                                                                                                                        | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/i_0_0_reg_90                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/p_0_in                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/i_0_0_reg_1110__0                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/i_0_0_reg_111                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln139_reg_4700                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm113_out                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/phi_ln138_reg_4590                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm114_out                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/ap_CS_fsm_pp0_stage0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_62_U/gemvm1_Weight_lc_62_rom_U/ap_CS_fsm_reg[1]                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/r_reg_35680                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_CS_fsm_state11                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_CS_fsm_state12                                                                                                                                                                                    | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm18_out                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/i_0_reg_660                                                                                                                                                                       | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/i_0_reg_66                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_CS_fsm_pp0_stage0                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_NS_fsm19_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/ap_CS_fsm_pp0_stage0                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage31                                                                                                                                                              | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_rst_n_0                                                                                                                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage45                                                                                                                                                               | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_rst_n_0                                                                                                                                                                                 |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_ddiv_64ng8j_U35/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in10_out                                                                                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_ddiv_64ng8j_U36/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in10_out                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_ddiv_64ng8j_U16/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in10_out                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/i_0_reg_3120                                                                                                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/i_0_reg_312                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/i_reg_5500                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]_0                                                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/img_dat_U/lipnet_lstm_img_dat_ram_U/ap_block_pp0_stage0_subdone                                                                                                                                                       | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_rst_n_0                                                                                                                                                                                 |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                               |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/Bias_lc_U/infer_Bias_lc_rom_U/Bias_lc_ce0                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/Bias_lc_U/infer_Bias_lc_rom_U/ap_enable_reg_pp0_iter1_reg                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                               |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_phi_mux_r_0_phi_fu_1909_p41                                                                                                                                                      | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/phi_mul_reg_1916                                                                                                                                                                          |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/ap_CS_fsm_pp0_stage0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/ap_CS_fsm_pp0_stage0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                  |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                  |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                    |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                   |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                   |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                    |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/img_dat_U/lipnet_lstm_img_dat_ram_U/ap_block_pp0_stage0_subdone                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                 |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20640                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/tmp9_i_reg_11160                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/tmp_1_i_reg_11210                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/tmp_reg_5600                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17600                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17440                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/res_load_reg_2516[31]_i_1_n_2                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/tmp8_reg_1870                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage10                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17240                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17500                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17550                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20340                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17390                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17340                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17290                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17660                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_45_131_reg_45480                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/res_load_reg_3598[31]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17710                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17190                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage8                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20690                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20290                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20390                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20540                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20490                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_61_84_reg_31560                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20440                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20240                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20590                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/regslice_both_in_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                     | design_1_i/LSTM_Top_0/inst/regslice_both_in_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/regslice_both_out_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                    | design_1_i/LSTM_Top_0/inst/regslice_both_out_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/regslice_both_out_data_V_U/obuf_inst/odata[31]_i_2_n_2                                                                                                                                                                                       | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_rst_n_0                                                                                                                                                                                 |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/tmp_9_reg_155[63]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/regslice_both_in_data_V_U/obuf_inst/p_0_in                                                                                                                                                                                                   | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_rst_n_0                                                                                                                                                                                 |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                               |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                   |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                          |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                               |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/Bias_lc_load_reg_10860                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]_1     |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_ddiv_64ng8j_U16/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[27].pipe_reg[27][2]                                                           |               14 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]_1     |               13 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]_1  |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]_1     |                8 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]_1     |               11 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_ddiv_64ng8j_U35/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[27].pipe_reg[27][2]                                                              |               14 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_ddiv_64ng8j_U36/LSTM_Top_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[27].pipe_reg[27][2]                                                              |               14 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/tmp_1_reg_165[63]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               17 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/tmp_s_reg_160[62]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               25 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               20 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/tmp_2_reg_170[63]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_15_reg_2911[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               25 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_19_reg_2931[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_13_reg_2901[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_21_reg_2941[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_23_reg_2951[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_3_reg_2851[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_43_reg_3051[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_56_reg_31160                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_58_reg_31260                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_61_reg_3141[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_5_reg_2861[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_62_reg_31460                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_9_reg_2881[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_7_reg_2871[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage12                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               31 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage11                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage13                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage14                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               31 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_33_reg_3001[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_13_reg_3768[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_17_reg_3808[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_19_reg_3828[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               29 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_1_reg_3648[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_23_reg_3868[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_27_reg_3908[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_11_reg_3748[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               29 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_15_reg_3788[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               30 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_29_reg_3928[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_31_reg_3948[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_21_reg_3848[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               30 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_25_reg_3888[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_33_reg_3968[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_35_reg_3988[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_37_reg_4008[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_39_reg_4028[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_3_reg_3668[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               31 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_41_reg_4048[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_43_reg_4068[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_45_reg_4088[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_47_reg_4108[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_49_reg_4128[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_51_reg_4148[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_53_reg_4168[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_55_reg_4188[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_57_reg_4208[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_59_reg_4228[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_61_reg_4248[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_5_reg_3688[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_63_reg_4268[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_65_reg_4288[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_67_reg_4308[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_69_reg_4328[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_71_reg_4348[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_73_reg_4368[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_75_reg_4388[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_77_reg_4408[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_7_reg_3708[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_79_reg_4428[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_85_reg_4513[31]_i_1_n_2                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_86_reg_45180                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_88_reg_45280                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/tmp_9_reg_3728[31]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               34 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20248                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/p_0_in__0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage10                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage11                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage9                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               38 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_phi_mux_r_0_phi_fu_1656_p41                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_1679297_out                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16795                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16797                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_1679798_out                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16893                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16895                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16896                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_1689795_out                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16890                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16991                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16992                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16993                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_16790                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_1699794_out                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_1699[31]_i_1_n_2                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17090                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17095                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17096                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/tmp_17_reg_2921[31]_i_1_n_2                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/reg_17097                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                              |               20 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                              |               21 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                              |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                           |               19 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                              |               12 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_60_U/gemvm1_Weight_lc_60_rom_U/ap_CS_fsm_reg[1]                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                               |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage15                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               43 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage12                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               34 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/Weight_lc_0_load_reg_25110                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               56 |            101 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_19640                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               40 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_19440                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               37 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_19840                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               41 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/reg_20040                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               36 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage37                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage17                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               38 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage2                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage23                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage2                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage30                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage3                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage29                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage27                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage14                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               32 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage26                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage4                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage13                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               36 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage24                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage28                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage25                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage31                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage19                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage18                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage22                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage20                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage15                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               38 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage21                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage16                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage1                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage17                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage43                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage31                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage24                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage45                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage38                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage23                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage42                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage30                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage16                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               46 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage44                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage41                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage4                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage33                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage3                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage35                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage22                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage21                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage34                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage36                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage32                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage20                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage19                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               27 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage29                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/a_load_1_reg_2130                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               41 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage40                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/p_0_in__0                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               63 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage25                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage18                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               38 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage39                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage28                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage26                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage27                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage1                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/tmp1_reg_278[63]_i_1_n_2                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               44 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/a_load_1_reg_1720                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               45 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/ap_CS_fsm_pp0_stage0                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               13 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_CS_fsm_pp0_stage0                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               18 |            151 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/ap_phi_mux_r_0_phi_fu_1909_p41                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               47 |            190 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/a_load_88_reg_44580                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               59 |            201 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/ap_rst_n_0                                                                                                                                                                                 |               86 |            234 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/tmp_1_reg_298[62]_i_1_n_2                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               91 |            252 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/tmp_5_reg_322[63]_i_1_n_2                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               75 |            254 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/LSTM_Top_fdiv_32njbC_U134/ce_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |              124 |            451 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |             4948 |          18171 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


