   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "main.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB107:
  26              	 .file 1 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** */
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** */
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
 906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 947:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 950:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 953:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 956:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 959:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 962:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 965:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 968:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 971:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 974:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 977:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 980:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 983:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 986:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 990:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1017:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1020:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1023:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1026:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1029:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1032:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1038:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1041:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1053:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1079:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1083:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1094:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1097:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** */
1529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** */
1537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** */
1591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }
1676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1685 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1686 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L1
1687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  48              	 .loc 1 1688 0
1689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              	 .loc 1 1689 0
  50 0012 0849     	 ldr r1,.L3
  51 0014 97F90730 	 ldrsb r3,[r7,#7]
  52 0018 5B09     	 lsrs r3,r3,#5
  53 001a FA79     	 ldrb r2,[r7,#7]
  54 001c 02F01F02 	 and r2,r2,#31
  55 0020 0120     	 movs r0,#1
  56 0022 00FA02F2 	 lsl r2,r0,r2
  57 0026 41F82320 	 str r2,[r1,r3,lsl#2]
1690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  58              	 .loc 1 1690 0
  59              	.L1:
1691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }
  60              	 .loc 1 1692 0
  61 002a 0C37     	 adds r7,r7,#12
  62              	.LCFI3:
  63              	 .cfi_def_cfa_offset 4
  64 002c BD46     	 mov sp,r7
  65              	.LCFI4:
  66              	 .cfi_def_cfa_register 13
  67              	 
  68 002e 5DF8047B 	 ldr r7,[sp],#4
  69              	.LCFI5:
  70              	 .cfi_restore 7
  71              	 .cfi_def_cfa_offset 0
  72 0032 7047     	 bx lr
  73              	.L4:
  74              	 .align 2
  75              	.L3:
  76 0034 00E100E0 	 .word -536813312
  77              	 .cfi_endproc
  78              	.LFE107:
  80              	 .section .text.__NVIC_DisableIRQ,"ax",%progbits
  81              	 .align 2
  82              	 .thumb
  83              	 .thumb_func
  85              	__NVIC_DisableIRQ:
  86              	.LFB109:
1693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
1705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }
1714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** {
  87              	 .loc 1 1723 0
  88              	 .cfi_startproc
  89              	 
  90              	 
  91              	 
  92 0000 80B4     	 push {r7}
  93              	.LCFI6:
  94              	 .cfi_def_cfa_offset 4
  95              	 .cfi_offset 7,-4
  96 0002 83B0     	 sub sp,sp,#12
  97              	.LCFI7:
  98              	 .cfi_def_cfa_offset 16
  99 0004 00AF     	 add r7,sp,#0
 100              	.LCFI8:
 101              	 .cfi_def_cfa_register 7
 102 0006 0346     	 mov r3,r0
 103 0008 FB71     	 strb r3,[r7,#7]
1724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 104              	 .loc 1 1724 0
 105 000a 97F90730 	 ldrsb r3,[r7,#7]
 106 000e 002B     	 cmp r3,#0
 107 0010 10DB     	 blt .L5
1725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 108              	 .loc 1 1726 0
 109 0012 0B49     	 ldr r1,.L7
 110 0014 97F90730 	 ldrsb r3,[r7,#7]
 111 0018 5B09     	 lsrs r3,r3,#5
 112 001a FA79     	 ldrb r2,[r7,#7]
 113 001c 02F01F02 	 and r2,r2,#31
 114 0020 0120     	 movs r0,#1
 115 0022 00FA02F2 	 lsl r2,r0,r2
 116 0026 2033     	 adds r3,r3,#32
 117 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 118              	.LBB6:
 119              	.LBB7:
 120              	 .file 2 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 121              	 .loc 2 946 0
 122              	
 123 002c BFF34F8F 	 dsb 0xF
 124              	
 125              	 .thumb
 126              	.LBE7:
 127              	.LBE6:
 128              	.LBB8:
 129              	.LBB9:
 935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 130              	 .loc 2 935 0
 131              	
 132 0030 BFF36F8F 	 isb 0xF
 133              	
 134              	 .thumb
 135              	.L5:
 136              	.LBE9:
 137              	.LBE8:
1727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Include\core_cm4.h **** }
 138              	 .loc 1 1730 0
 139 0034 0C37     	 adds r7,r7,#12
 140              	.LCFI9:
 141              	 .cfi_def_cfa_offset 4
 142 0036 BD46     	 mov sp,r7
 143              	.LCFI10:
 144              	 .cfi_def_cfa_register 13
 145              	 
 146 0038 5DF8047B 	 ldr r7,[sp],#4
 147              	.LCFI11:
 148              	 .cfi_restore 7
 149              	 .cfi_def_cfa_offset 0
 150 003c 7047     	 bx lr
 151              	.L8:
 152 003e 00BF     	 .align 2
 153              	.L7:
 154 0040 00E100E0 	 .word -536813312
 155              	 .cfi_endproc
 156              	.LFE109:
 158              	 .section .text.XMC_GPIO_ToggleOutput,"ax",%progbits
 159              	 .align 2
 160              	 .thumb
 161              	 .thumb_func
 163              	XMC_GPIO_ToggleOutput:
 164              	.LFB174:
 165              	 .file 3 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_gpio.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @file xmc_gpio.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @date 2015-06-20
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @cond
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *****************************************************************************
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * All rights reserved.
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * do so, all subject to the following:
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * a source language processor.
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * at XMCSupport@infineon.com.
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *****************************************************************************
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Change History
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * --------------
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * 2015-02-20:
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *     - Initial draft<br>
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *     - Documentation improved <br>
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * 2015-06-20:
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @endcond
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #ifndef XMC_GPIO_H
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #define XMC_GPIO_H
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * HEADER FILES
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #include "xmc_common.h"
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @{
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @addtogroup GPIO
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics.
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Input mode features:
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC1
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Output mode features:
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC4
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *@{
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * MACROS
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * ENUMS
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** {
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** {
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #if UC_FAMILY == XMC1
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #include "xmc1_gpio.h"
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #elif UC_FAMILY == XMC4
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #include "xmc4_gpio.h"
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #else
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #endif
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * API PROTOTYPES
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #ifdef __cplusplus
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** extern "C" {
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** #endif
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	  Port pin number.
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC1
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC4
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *  None
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	Port pin number.
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *  None
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	 Port pin number.
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** {
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** }
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	Port pin number.
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** {
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** }
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	port pin number.
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return  None
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *\par<b>Description:</b><br>
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *\par<b>Note:</b><br>
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** {
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** }
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param pin  port pin number.
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Configures port pin output to Toggle. It configures hardware registers Pn_OMR.
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode(). Regis
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  * and does not contain any flip-flop. A read action delivers the value of 0.
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** {
 166              	 .loc 3 314 0
 167              	 .cfi_startproc
 168              	 
 169              	 
 170              	 
 171 0000 80B4     	 push {r7}
 172              	.LCFI12:
 173              	 .cfi_def_cfa_offset 4
 174              	 .cfi_offset 7,-4
 175 0002 83B0     	 sub sp,sp,#12
 176              	.LCFI13:
 177              	 .cfi_def_cfa_offset 16
 178 0004 00AF     	 add r7,sp,#0
 179              	.LCFI14:
 180              	 .cfi_def_cfa_register 7
 181 0006 7860     	 str r0,[r7,#4]
 182 0008 0B46     	 mov r3,r1
 183 000a FB70     	 strb r3,[r7,#3]
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** 
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = 0x10001U << pin;
 184              	 .loc 3 317 0
 185 000c FB78     	 ldrb r3,[r7,#3]
 186 000e 4FF00112 	 mov r2,#65537
 187 0012 9A40     	 lsls r2,r2,r3
 188 0014 7B68     	 ldr r3,[r7,#4]
 189 0016 5A60     	 str r2,[r3,#4]
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_gpio.h **** }
 190              	 .loc 3 318 0
 191 0018 0C37     	 adds r7,r7,#12
 192              	.LCFI15:
 193              	 .cfi_def_cfa_offset 4
 194 001a BD46     	 mov sp,r7
 195              	.LCFI16:
 196              	 .cfi_def_cfa_register 13
 197              	 
 198 001c 5DF8047B 	 ldr r7,[sp],#4
 199              	.LCFI17:
 200              	 .cfi_restore 7
 201              	 .cfi_def_cfa_offset 0
 202 0020 7047     	 bx lr
 203              	 .cfi_endproc
 204              	.LFE174:
 206 0022 00BF     	 .section .text.PIN_INTERRUPT_Enable,"ax",%progbits
 207              	 .align 2
 208              	 .thumb
 209              	 .thumb_func
 211              	PIN_INTERRUPT_Enable:
 212              	.LFB236:
 213              	 .file 4 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT/pin_interrupt.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @file pin_interrupt.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @date 2021-01-08
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * NOTE:
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @cond
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT v4.0.4 - The PIN_INTERRUPT APP invokes user interrupt handler in a response to ris
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                        edge event signal on a pin.
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Copyright (c) 2016-2020, Infineon Technologies AG
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * All rights reserved.                        
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * following conditions are met:   
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer.                        
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.     
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                         
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   products derived from this software without specific prior written permission. 
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).         
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Change History
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * --------------
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2015-12-03:
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Initial version for DAVEv4. <BR>
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2021-01-08:
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Modified check for minimum XMCLib version
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcond 
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifndef PIN_INTERRUPT_H
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_H
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * HEADER FILES                                                                                    
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_scu.h"
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_gpio.h"
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_eru.h"
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "DAVE_Common.h"
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "pin_interrupt_conf.h"
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * MACROS                                                                                          
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MINOR_VERSION 1
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_PATCH_VERSION 6
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > P
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == 
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #error "PIN_INTERRUPT requires XMC Peripheral Library v2.1.6 or higher"
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup App_publicparam
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  @brief Initialization data structure for PIN_INTERRUPT APP
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  /*************************************************************************************************
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ENUMS
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_enumerations
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /*
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief enumeration for PIN_INTERRUPT APP
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_STATUS
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_SUCCESS = 0U,        /**<APP initialization is success */
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_FAILURE = 1U         /**<APP initialization is failure */
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_STATUS_t;
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Defines trigger edge for the event generation by ETLx (Event Trigger Logic, x = [0 to 3]) unit, 
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * from ERSx(Event request source, x = [0 to 3]) unit.
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_EDGE
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_NONE = 0U, /**< no event enabled */
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_RISING = 1U,   /**< detection of rising edge generates the event */
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_FALLING = 2U,  /**< detection of falling edge generates the event */
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_BOTH = 3U      /**< detection of either edges generates the event */
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_EDGE_t;
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** * DATA STRUCTURES
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** ***************************************************************************************************
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_datastructures
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Configuration structure for PIN_INTERRUPT APP
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef struct PIN_INTERRUPT
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_t *eru;  /**< Mapped ERU module */
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_PORT_t *port;  /**< Mapped port number */
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_CONFIG_t gpio_config;   /**< Initializes the input pin characteristics */
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_ETL_CONFIG_t etl_config;  /**< reference to ERUx_ETLy (x = [0..1], y = [0..4])
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****                                                       module configuration */
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   IRQn_Type IRQn;       /**< Mapped NVIC Node */
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_priority; 	  /**< Node Interrupt Priority */
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_FAMILY == XMC4)
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t etl; /*< ETLx channel (x = [0..3])*/
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t ogu; /*< OGUy channel (y = [0..3])*/
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t pin; /*< Mapped pin number */
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   bool enable_at_init;  /**< Interrupt enable for Node at initialization*/
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_t;
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifdef __cplusplus
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** extern "C" {
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * API Prototypes
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_apidoc
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Get PIN_INTERRUPT APP version
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description: </b><br>
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * The function can be used to check application software compatibility with a
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * specific version of the APP.
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void) 
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t init_status;
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_APP_VERSION_t version;
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // Initialize PIN_INTERRUPT APP:
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // PIN_INTERRUPT_Init() is called from within DAVE_Init().
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   init_status = DAVE_Init();
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == init_status)
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     version = PIN_INTERRUPT_GetAppVersion();
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     if (version.major != 4U) {
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *       // Probably, not the right version.
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // More code here
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   while(1)
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** DAVE_APP_VERSION_t PIN_INTERRUPT_GetAppVersion(void);
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Initializes a PIN_INTERRUPT APP instance
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_SUCCESS             : if initialization is successful\n
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_FAILURE             : if initialization is failed
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description:</b><br>
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT_Init API is called during initialization of DAVE APPS. This API Initializes input 
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ERU and OGU hardware module initialization, Configures NVIC node and its priority in order to ge
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void)
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t status;
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APPS
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == status)
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     // user code
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     while(1)
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     {
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle);
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Enables the IRQ.
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return None
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  #include "DAVE.h"
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  int main(void)
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  {
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    DAVE_STATUS_t status;
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APP
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    if (DAVE_STATUS_SUCCESS == status)
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    {
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      // user code
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      PIN_INTERRUPT_Enable(&PIN_INTERRUPT_0);
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      while(1)
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      {}
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    }
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    return (1);
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  }
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR> </p>
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** __STATIC_INLINE void PIN_INTERRUPT_Enable(const PIN_INTERRUPT_t *const handle)
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 214              	 .loc 4 274 0
 215              	 .cfi_startproc
 216              	 
 217              	 
 218 0000 80B5     	 push {r7,lr}
 219              	.LCFI18:
 220              	 .cfi_def_cfa_offset 8
 221              	 .cfi_offset 7,-8
 222              	 .cfi_offset 14,-4
 223 0002 82B0     	 sub sp,sp,#8
 224              	.LCFI19:
 225              	 .cfi_def_cfa_offset 16
 226 0004 00AF     	 add r7,sp,#0
 227              	.LCFI20:
 228              	 .cfi_def_cfa_register 7
 229 0006 7860     	 str r0,[r7,#4]
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ASSERT("PIN_INTERRUPT_Enable: Handler null pointer", handle != NULL);
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   NVIC_EnableIRQ(handle->IRQn);
 230              	 .loc 4 276 0
 231 0008 7B68     	 ldr r3,[r7,#4]
 232 000a 1B7F     	 ldrb r3,[r3,#28]
 233 000c 5BB2     	 sxtb r3,r3
 234 000e 1846     	 mov r0,r3
 235 0010 FFF7FEFF 	 bl __NVIC_EnableIRQ
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** }
 236              	 .loc 4 277 0
 237 0014 0837     	 adds r7,r7,#8
 238              	.LCFI21:
 239              	 .cfi_def_cfa_offset 8
 240 0016 BD46     	 mov sp,r7
 241              	.LCFI22:
 242              	 .cfi_def_cfa_register 13
 243              	 
 244 0018 80BD     	 pop {r7,pc}
 245              	 .cfi_endproc
 246              	.LFE236:
 248 001a 00BF     	 .section .text.PIN_INTERRUPT_Disable,"ax",%progbits
 249              	 .align 2
 250              	 .thumb
 251              	 .thumb_func
 253              	PIN_INTERRUPT_Disable:
 254              	.LFB237:
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Disables the IRQ.
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return None
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  #include "DAVE.h"
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  int main(void)
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  {
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    DAVE_STATUS_t status;
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APP
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    if(DAVE_STATUS_SUCCESS == status)
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    {
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      // user code
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      PIN_INTERRUPT_Disable(&PIN_INTERRUPT_0);
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      while(1)
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      {}
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    }
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    return (1);
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  }
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR> </p>
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** __STATIC_INLINE void PIN_INTERRUPT_Disable(const PIN_INTERRUPT_t *const handle)
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 255              	 .loc 4 309 0
 256              	 .cfi_startproc
 257              	 
 258              	 
 259 0000 80B5     	 push {r7,lr}
 260              	.LCFI23:
 261              	 .cfi_def_cfa_offset 8
 262              	 .cfi_offset 7,-8
 263              	 .cfi_offset 14,-4
 264 0002 82B0     	 sub sp,sp,#8
 265              	.LCFI24:
 266              	 .cfi_def_cfa_offset 16
 267 0004 00AF     	 add r7,sp,#0
 268              	.LCFI25:
 269              	 .cfi_def_cfa_register 7
 270 0006 7860     	 str r0,[r7,#4]
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ASSERT("PIN_INTERRUPT_Disable: Handler null pointer", handle != NULL);
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   NVIC_DisableIRQ(handle->IRQn);
 271              	 .loc 4 311 0
 272 0008 7B68     	 ldr r3,[r7,#4]
 273 000a 1B7F     	 ldrb r3,[r3,#28]
 274 000c 5BB2     	 sxtb r3,r3
 275 000e 1846     	 mov r0,r3
 276 0010 FFF7FEFF 	 bl __NVIC_DisableIRQ
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** }
 277              	 .loc 4 312 0
 278 0014 0837     	 adds r7,r7,#8
 279              	.LCFI26:
 280              	 .cfi_def_cfa_offset 8
 281 0016 BD46     	 mov sp,r7
 282              	.LCFI27:
 283              	 .cfi_def_cfa_register 13
 284              	 
 285 0018 80BD     	 pop {r7,pc}
 286              	 .cfi_endproc
 287              	.LFE237:
 289 001a 00BF     	 .section .text.DIGITAL_IO_ToggleOutput,"ax",%progbits
 290              	 .align 2
 291              	 .thumb
 292              	 .thumb_func
 294              	DIGITAL_IO_ToggleOutput:
 295              	.LFB241:
 296              	 .file 5 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO/digital_io.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /*
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * @file digital_io.h
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * @date 2021-01-08
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * NOTE:
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * @cond
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * DIGITAL_IO v4.0.18 - The DIGITAL_IO APP is used to configure a port pin as digital Input/Output.
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * All rights reserved.
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * following conditions are met:
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *   disclaimer.
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *   products derived from this software without specific prior written permission.
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * with Infineon Technologies AG (dave@infineon.com).
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * Change History
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * --------------
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * 2015-02-16
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *     - Initial version
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * 2015-04-22
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *     - XMC_ASSERT is added in static inline functions.<br>
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * 2015-06-20
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *     - Version check added for XMCLib dependency.<br>
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * 2015-12-22
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *     - Added hardware controlled IO feature.
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * 2016-07-08:
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *     - Fixed incorrect case for an included header.<br>
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * 2021-01-08:
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *     - Modified check for minimum XMCLib version
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * @endcond
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  *
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  */
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**************************************************************************************************
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * HEADER FILES
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #ifndef DIGITAL_IO_H
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #define DIGITAL_IO_H
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #include "xmc_gpio.h"
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #include "DAVE_Common.h"
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #include "digital_io_conf.h"
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**************************************************************************************************
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * MACROS
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #define DIGITAL_IO_XMC_LIB_MAJOR_VERSION 2
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #define DIGITAL_IO_XMC_LIB_MINOR_VERSION 0
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #define DIGITAL_IO_XMC_LIB_PATCH_VERSION 0
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #if !((XMC_LIB_MAJOR_VERSION > DIGITAL_IO_XMC_LIB_MAJOR_VERSION) ||\
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****       ((XMC_LIB_MAJOR_VERSION == DIGITAL_IO_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > DIGI
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****       ((XMC_LIB_MAJOR_VERSION == DIGITAL_IO_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == DIG
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #error "DIGITAL_IO requires XMC Peripheral Library v2.0.0 or higher"
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #endif
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  /*************************************************************************************************
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * ENUMS
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @ingroup DIGITAL_IO_enumerations
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @{
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Initialization status of DIGITAL_IO APP.
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** typedef enum DIGITAL_IO_STATUS
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** {
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   DIGITAL_IO_STATUS_OK = 0U,/**< 0=Status OK */
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   DIGITAL_IO_STATUS_FAILURE = 1U/**< 1=Status Failed */
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** } DIGITAL_IO_STATUS_t;
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @}
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**************************************************************************************************
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * DATA STRUCTURES
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @ingroup DIGITAL_IO_datastructures
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @{
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Initialization data structure of DIGITAL_IO APP
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** typedef struct DIGITAL_IO
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** {
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_GPIO_PORT_t *const gpio_port;             /**< port number */
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   const XMC_GPIO_CONFIG_t gpio_config;          /**< mode, initial output level and pad driver stre
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   const uint8_t gpio_pin;                       /**< pin number */
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   const XMC_GPIO_HWCTRL_t hwctrl;               /**< Hardware port control */
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** } DIGITAL_IO_t;
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @}
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**************************************************************************************************
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  * API Prototypes
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****  **************************************************************************************************
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #ifdef __cplusplus
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** extern "C" {
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** #endif
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @ingroup DIGITAL_IO_apidoc
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @{
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Get DIGITAL_IO APP version
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Description: </b><br>
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * The function can be used to check application software compatibility with a
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * specific version of the APP.
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * Example Usage:
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @code
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * #include "DAVE.h"
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * int main(void)
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * {
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   DAVE_STATUS_t init_status;
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   DAVE_APP_VERSION_t version;
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   // Initialize DIGITAL_IO APP:
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   // DIGITAL_IO_Init() is called from within DAVE_Init().
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   init_status = DAVE_Init();
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   if(init_status == DAVE_STATUS_SUCCESS)
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     version = DIGITAL_IO_GetAppVersion();
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     if (version.major != 4U) {
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     // Probably, not the right version.
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     }
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     // More code here
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     while(1) {
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     }
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     return (1);
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  }
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @endcode<BR>
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** DAVE_APP_VERSION_t DIGITAL_IO_GetAppVersion(void);
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Function to initialize the port pin as per UI settings.
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @param handler Pointer pointing to APP data structure. Refer @ref DIGITAL_IO_t for details.
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status. Refer @ref DIGITAL_IO_STATUS_t structure for d
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Description:</b><br>
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * This function initializes GPIO port registers IOCR,PDISC,OMR,PDR/PHCR to configure pin direction,
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * and pad driver strength/hysteresis.
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Related APIs:</b><BR>
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * None
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * Example Usage:
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @code
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * #include "DAVE.h" //Declarations from DAVE Code Generation (includes SFR declaration)
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * int main(void)
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * {
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   DAVE_STATUS_t status;
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   status = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_In
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   if(status == DAVE_STATUS_SUCCESS)
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     XMC_DEBUG("DAVE Apps initialization success\n");
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   else
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", status));
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     while(1U)
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     {
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     }
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   //Placeholder for user application code. The while loop below can be replaced with user applica
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   while(1U)
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   return 1U;
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  }
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  @endcode
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler);
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Function to set port pin high.
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @param handler Pointer pointing to APP data structure. Refer @ref DIGITAL_IO_t for details.
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @return None
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Description:</b><br>
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * This function configures port output modification register Pn_OMR, to make port pin to high level
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Related APIs:</b><BR>
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  DIGITAL_IO_SetOutputLow()
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * Example Usage:
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @code
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * #include "DAVE.h" //Declarations from DAVE Code Generation (includes SFR declaration)
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * int main(void)
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * {
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   DAVE_STATUS_t status;
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   status = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_In
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   if(status == DAVE_STATUS_SUCCESS)
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     XMC_DEBUG("DAVE Apps initialization success\n");
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   else
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", status));
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     while(1U)
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     {
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     }
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   //Placeholder for user application code. The while loop below can be replaced with user applica
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   DIGITAL_IO_SetOutputHigh(&DIGITAL_IO_0);
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   while(1U)
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     // Add application code here
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   return (1);
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * }
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  @endcode
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** __STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** {
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** }
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Function to reset port pin.
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @param handler Pointer pointing to APP data structure. Refer @ref DIGITAL_IO_t for details.
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @return None
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Description:</b><br>
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * This function configures port output modification register Pn_OMR, to make port pin to low level.
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Related APIs:</b><BR>
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * DIGITAL_IO_SetOutputHigh()
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * Example Usage:
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @code
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  #include "DAVE.h" //Declarations from DAVE Code Generation (includes SFR declaration)
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  int main(void)
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  {
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    DAVE_STATUS_t status;
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    status = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_I
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    if(status == DAVE_STATUS_SUCCESS)
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    {
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      XMC_DEBUG("DAVE Apps initialization success\n");
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    }
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    else
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    {
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", status));
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      while(1U)
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      {
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      }
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    }
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    //Placeholder for user application code. The while loop below can be replaced with user applic
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    DIGITAL_IO_SetOutputLow(&DIGITAL_IO_0);
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    while(1U)
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    {
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      // Add application code here
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *    }
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   return (1);
 320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * }
 321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  @endcode
 322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** __STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
 325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** {
 326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
 327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** }
 329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** /**
 331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @brief Function to Toggle port pin.
 332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @param handler Pointer pointing to APP data structure. Refer @ref DIGITAL_IO_t for details.
 333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @return None
 334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Description:</b><br>
 336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * This function configures port output modification register Pn_OMR, to toggle port pin.
 337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * \par<b>Related APIs:</b><BR>
 339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * DIGITAL_IO_SetOutputLow(), DIGITAL_IO_SetOutputHigh()
 340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * Example Usage:
 342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * @code
 344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * #include "DAVE.h" //Declarations from DAVE Code Generation (includes SFR declaration)
 345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *
 346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * int main(void)
 347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * {
 348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   DAVE_STATUS_t status;
 349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   uint32_t delay_count;;
 350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   status = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_In
 351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   if(status == DAVE_STATUS_SUCCESS)
 352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *     XMC_DEBUG("DAVE Apps initialization success\n");
 354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   else
 356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", status));
 358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      while(1U)
 359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      {
 360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      }
 361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   //Placeholder for user application code. The while loop below can be replaced with user applica
 363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   while(1U)
 364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   {
 365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      DIGITAL_IO_ToggleOutput(&DIGITAL_IO_0); //toggles : 1 -> 0 (if initial output level is logic
 366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      //Add application code here
 367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      for(delay_count = 0;delay_count<0xfffff;delay_count++);
 368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      DIGITAL_IO_ToggleOutput(&DIGITAL_IO_0); //toggles : 0 -> 1
 369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      //Add application code here
 370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *      for(delay_count = 0;delay_count<0xfffff;delay_count++);
 371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   }
 372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *   return (1);
 373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** * }
 374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** *  @endcode
 375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** */
 376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** 
 377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** __STATIC_INLINE void DIGITAL_IO_ToggleOutput(const DIGITAL_IO_t *const handler)
 378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** {
 297              	 .loc 5 378 0
 298              	 .cfi_startproc
 299              	 
 300              	 
 301 0000 80B5     	 push {r7,lr}
 302              	.LCFI28:
 303              	 .cfi_def_cfa_offset 8
 304              	 .cfi_offset 7,-8
 305              	 .cfi_offset 14,-4
 306 0002 82B0     	 sub sp,sp,#8
 307              	.LCFI29:
 308              	 .cfi_def_cfa_offset 16
 309 0004 00AF     	 add r7,sp,#0
 310              	.LCFI30:
 311              	 .cfi_def_cfa_register 7
 312 0006 7860     	 str r0,[r7,#4]
 379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_ASSERT("DIGITAL_IO_ToggleOutput: handler null pointer", handler != NULL);
 380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h ****   XMC_GPIO_ToggleOutput(handler->gpio_port, handler->gpio_pin);
 313              	 .loc 5 380 0
 314 0008 7B68     	 ldr r3,[r7,#4]
 315 000a 1A68     	 ldr r2,[r3]
 316 000c 7B68     	 ldr r3,[r7,#4]
 317 000e 1B7C     	 ldrb r3,[r3,#16]
 318 0010 1046     	 mov r0,r2
 319 0012 1946     	 mov r1,r3
 320 0014 FFF7FEFF 	 bl XMC_GPIO_ToggleOutput
 381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO\digital_io.h **** }
 321              	 .loc 5 381 0
 322 0018 0837     	 adds r7,r7,#8
 323              	.LCFI31:
 324              	 .cfi_def_cfa_offset 8
 325 001a BD46     	 mov sp,r7
 326              	.LCFI32:
 327              	 .cfi_def_cfa_register 13
 328              	 
 329 001c 80BD     	 pop {r7,pc}
 330              	 .cfi_endproc
 331              	.LFE241:
 333 001e 00BF     	 .section .text.XMC_USIC_CH_RXFIFO_IsEmpty,"ax",%progbits
 334              	 .align 2
 335              	 .thumb
 336              	 .thumb_func
 338              	XMC_USIC_CH_RXFIFO_IsEmpty:
 339              	.LFB384:
 340              	 .file 6 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2020-12-05
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * do so, all subject to the following:
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * a source language processor.
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * at XMCSupport@infineon.com.
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *****************************************************************************
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2018-09-29:
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateEx which uses the integer divider instead of the fractional d
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-05-07:
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetBaudrate(), XMC_USIC_CH_GetSCLKFrequency() and XMC_USIC_CH_GetMCLKFre
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-07-01:
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Changed XMC_USIC_CH_SetBaudrateEx() input parameter types
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-09-30:
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_InvalidateReadData(), XMC_USIC_CH_EnableWordLengthControl() and XMC_USIC
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2019-12-05:
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_PutDataEx()
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-04-30:
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_TXFIFO_SetTriggerLimit() and XMC_USIC_CH_RXFIFO_SetTriggerLimit()
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2020-12-05:
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S to XMC_USIC_CH_BRG_CLOCK_SOURCE_t
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_BRG_CTQSEL_t
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetBaudrateDivider()
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc1_usic_map.h"
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc4_usic_map.h"
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos,  /**< Baudrate generator 
 436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1S    = 0x3UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel input selection for CTQ
 441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CTQSEL
 443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PDIV = 0x0UL, /**< fCTQIN = fPDIV */
 445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_PPP  = 0x1UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fPPP */
 446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_SCLK = 0x2UL << USIC_CH_BRG_CTQSEL_Pos,  /**< fCTQIN = fSCLK */
 447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CTQSEL_MCLK = 0x3UL << USIC_CH_BRG_CTQSEL_Pos  /**< fCTQIN = fMCLK */
 448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CTQSEL_t;
 449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
 494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma push
 508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma anon_unions
 509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning 586
 511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file,
 520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   union
 539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   {
 540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   };
 546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   union
 550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   {
 551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   };
 557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma pop
 584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #pragma warning restore
 586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)
 617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)
 620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. Only integer dividers of peripheral clock are achievable
 711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *            This can be related to the number of samples for each logic state of the data signal.
 713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *            \b Range: 1 to 32. Value should be chosen based on the protocol used.
 714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *      \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *            @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel using the integer divider which restrics the achieva
 720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t 
 728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clksel Baudrate generator clock source.
 733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pppen Enable 2:1 Divider for fPPP.
 734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Divider Factor to generate fPDIV = fPPP / (pDIV + 1)
 735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  ctqsel Input selection for CTQ.
 736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pctq Pre-Divider for Time Quanta Counter. fCTQIN / (PCQT + 1)
 737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  dctq Denominator for Time Quanta Counter. fTQ / (DCTQ + 1)
 738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate generator of the USIC channel.
 742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFractionalDivider() \n\n\n
 745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetBaudrateDivider(XMC_USIC_CH_t *const channel, 
 747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CLOCK_SOURCE_t clksel,
 748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     bool pppen,
 749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pdiv,
 750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     XMC_USIC_CH_BRG_CTQSEL_t ctqsel,
 751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t pctq,
 752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     uint32_t dctq);
 753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel for .\n
 758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used baudrate (fCTQIN) of a USIC channel. \n\n
 761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetBaudrate(XMC_USIC_CH_t *const channel);
 768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used SCLK frequency of a USIC channel. \n\n
 776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetSCLKFrequency(XMC_USIC_CH_t *const channel);
 783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
 787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return baudrate currently used by USIC channel.\n
 788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Calculates the current used MCLK frequency of a USIC channel. \n\n
 791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image html ../images/usic_brg.png
 792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @image latex ../images/usic_brg.png
 793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBaudrateMode(), XMC_USIC_CH_SetBaudrate(), XMC_USIC_CH_SetBaudrateEx() \n\n\n
 796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** uint32_t XMC_USIC_CH_GetMCLKFrequency(XMC_USIC_CH_t *const channel);
 798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t pdiv,
 820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t oversampling,
 821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc.
 838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                     ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_INSW_Msk;
 865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 947:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 948:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 949:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 950:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 951:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 953:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 954:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 955:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 956:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 957:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &= (uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 958:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 959:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
 960:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 961:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 962:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 963:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 964:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 965:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 966:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 967:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 968:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 969:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 970:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 971:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 972:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 973:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 974:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 975:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 976:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 977:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 978:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 979:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 980:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 981:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 982:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 983:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 984:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 985:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 986:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 987:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 988:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
 989:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 990:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 991:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
 992:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 993:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 994:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 995:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 996:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
 997:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 998:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 999:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1000:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1001:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1002:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1003:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1004:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
1005:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
1006:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
1007:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1008:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1009:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
1010:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1011:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
1012:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1013:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DSEN_Msk;
1014:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1015:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1016:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1017:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1018:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1019:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1020:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1021:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1022:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1023:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
1024:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
1025:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1026:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1027:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
1028:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1029:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
1030:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1031:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &= (uint32_t)~USIC_CH_DXCR_DSEN_Msk;
1032:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1033:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1034:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1035:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1036:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1037:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1038:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
1039:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1040:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1041:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1042:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
1043:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1044:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1045:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1046:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1047:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
1048:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1049:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_freq)
1050:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1051:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
1052:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
1053:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1054:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1055:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1056:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1057:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1058:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
1059:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
1060:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
1061:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1062:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1063:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1064:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
1065:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1066:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1067:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
1068:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1069:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
1070:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_t input,
1071:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode)
1072:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1073:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
1074:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
1075:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1076:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1077:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1078:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1079:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1080:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
1081:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1082:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1083:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1084:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
1085:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1086:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1087:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
1088:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1089:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
1090:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1091:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
1092:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1093:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1094:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1095:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1096:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1097:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1098:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1099:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
1103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
1104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
1108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
1110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
1112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
1119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
1120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
1124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
1125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
1129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
1131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t transmit_control_information)
1133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
1135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value
1183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly.
1225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
1273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
1320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte.
1335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_START_TRANSMISION_MODE_t start_transmision_mode)
1366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output_mode)
1387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the
1399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of word length. \n\n
1422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of word length is enabled, word length is configured based on the
1423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], word length is con
1424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableWordLengthControl(XMC_USIC_CH_t *const channel)
1431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_SELMD_Msk |
1434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_WAMD_Msk |
1435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                              USIC_CH_TCSR_HPCMD_Msk))) |
1436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)USIC_CH_TCSR_WLEMD_Msk;
1437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of word length. \n\n
1464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of word length is disabled, word length has to configured explicitly.
1465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Word length remains fixed until it is changed again.
1466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl(), XMC_USIC_CH_SetWordLength() \n\n\n
1469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableWordLengthControl(XMC_USIC_CH_t *const channel)
1471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_WLEMD_Msk;
1473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be
1520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled.
1521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buffer_status)
1545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_InvalidateReadData(XMC_USIC_CH_t *const channel)
1562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = USIC_CH_FMR_CRDV0_Msk | USIC_CH_FMR_CRDV1_Msk;
1564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the
1577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive_level)
1584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() }
1627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the
1631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
1639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
1646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
1650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
1655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
1656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR = (channel->TBCTR & (uint32_t)~USIC_CH_TBCTR_LIMIT_Msk) | ((limit << USIC_CH_TBCTR
1658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
1672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
1695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent().
1696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
1705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
1733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
1734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param loc Input location. \n
1761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit data can be loaded to TBUF by software by writing to the transmit buffer input
1765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * locations TBUFx (x = 00-31), consisting of 32 consecutive addresses. The data written
1766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * to one of these input locations is stored in the transmit buffer TBUF. Additionally, the
1767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * address of the written location is evaluated and can be used for additional control
1768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * purposes. This 5-bit wide information (named Transmit Control Information TCI) can be
1769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * used for different purposes in different protocols.
1770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableWordLengthControl() \n
1773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataEx(XMC_USIC_CH_t *const channel, const uint16_t data
1776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[loc] = data;
1778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_PutDataEx() \n
1796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral.
1817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint16_t data,
1824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t frame_length)
1825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
1844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
1863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO,
1875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n
1889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                         USIC_CH_TRBSR_TBERI_Msk));
1925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value.
1938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of
1940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t event)
1947:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
1948:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1949:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
1950:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1951:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1952:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1953:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1954:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1955:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1956:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1957:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1958:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1959:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1960:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1961:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1962:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1963:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1964:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1965:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1966:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1967:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1968:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1969:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1970:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1971:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1972:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** */
1973:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1974:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1975:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1976:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1977:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
1978:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
1979:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1980:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1981:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1982:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1983:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1984:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1985:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1986:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1987:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \deprecated { Use XMC_USIC_CH_RXFIFO_SetTriggerLimit() }
1988:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1989:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1990:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1991:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the
1992:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1993:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
1994:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1995:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1996:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
1997:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1998:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_FIFO_SIZE_t size,
1999:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit);
2000:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2001:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2002:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2003:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2004:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
2005:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a fifo size -1.
2006:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2007:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2008:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2009:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the trigger limit for the TX FIFO. \n\n
2010:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2011:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2012:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit() \n\n\n
2013:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2014:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_SetTriggerLimit(XMC_USIC_CH_t *const channel,
2015:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t limit)
2016:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
2017:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR = (channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) | ((limit << USIC_CH_RBCTR
2018:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
2019:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2020:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2021:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2022:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2023:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
2024:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2025:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2026:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2027:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
2028:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
2029:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing
2030:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
2031:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2032:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
2033:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
2034:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2035:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2036:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
2037:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2038:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
2039:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
2040:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
2041:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
2042:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2043:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2044:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2045:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2046:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2047:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
2048:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
2049:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
2050:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2051:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2052:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2053:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
2054:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event
2055:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent().
2056:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
2057:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
2058:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2059:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2060:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2061:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2062:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
2063:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
2064:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
2065:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
2066:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2067:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2068:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2069:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2070:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
2071:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
2072:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
2073:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
2074:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
2075:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2076:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2077:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2078:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
2079:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
2080:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
2081:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
2082:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
2083:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
2084:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
2085:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2086:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
2087:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2088:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2089:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
2090:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2091:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
2092:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
2093:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****     const uint32_t service_request);
2094:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2095:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2096:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2097:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2098:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
2099:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
2100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
2103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
2104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
2105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
2106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
2107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
2110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
2112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
2113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
2114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
2115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
2123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
2124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
2127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
2129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
2130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
2131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
2132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
2137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
2138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
2141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
2142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
2143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
2146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
2148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
2149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
2150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
2151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** 
2152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** /**
2153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
2156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
2157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
2160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
2161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
2162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
2163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  *
2164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
2166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****  */
2167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
2168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** {
 341              	 .loc 6 2168 0
 342              	 .cfi_startproc
 343              	 
 344              	 
 345              	 
 346 0000 80B4     	 push {r7}
 347              	.LCFI33:
 348              	 .cfi_def_cfa_offset 4
 349              	 .cfi_offset 7,-4
 350 0002 83B0     	 sub sp,sp,#12
 351              	.LCFI34:
 352              	 .cfi_def_cfa_offset 16
 353 0004 00AF     	 add r7,sp,#0
 354              	.LCFI35:
 355              	 .cfi_def_cfa_register 7
 356 0006 7860     	 str r0,[r7,#4]
2169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 357              	 .loc 6 2169 0
 358 0008 7B68     	 ldr r3,[r7,#4]
 359 000a D3F81431 	 ldr r3,[r3,#276]
 360 000e 03F00803 	 and r3,r3,#8
 361 0012 002B     	 cmp r3,#0
 362 0014 14BF     	 ite ne
 363 0016 0123     	 movne r3,#1
 364 0018 0023     	 moveq r3,#0
 365 001a DBB2     	 uxtb r3,r3
2170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc\xmc_usic.h **** }
 366              	 .loc 6 2170 0
 367 001c 1846     	 mov r0,r3
 368 001e 0C37     	 adds r7,r7,#12
 369              	.LCFI36:
 370              	 .cfi_def_cfa_offset 4
 371 0020 BD46     	 mov sp,r7
 372              	.LCFI37:
 373              	 .cfi_def_cfa_register 13
 374              	 
 375 0022 5DF8047B 	 ldr r7,[sp],#4
 376              	.LCFI38:
 377              	 .cfi_restore 7
 378              	 .cfi_def_cfa_offset 0
 379 0026 7047     	 bx lr
 380              	 .cfi_endproc
 381              	.LFE384:
 383              	 .section .text.UART_GetReceivedWord,"ax",%progbits
 384              	 .align 2
 385              	 .thumb
 386              	 .thumb_func
 388              	UART_GetReceivedWord:
 389              	.LFB457:
 390              	 .file 7 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART/uart.h"
   1:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
   2:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @file uart.h
   3:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @date 2021-01-08
   4:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
   5:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * NOTE:
   6:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
   8:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @cond
   9:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
  10:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * UART v4.1.14 - Configures a USIC channel to perform transmit & receive operations using UART pro
  11:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  12:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * All rights reserved.
  14:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  15:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * following conditions are met:
  17:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  18:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   disclaimer.
  20:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  21:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.
  23:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  24:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   products derived from this software without specific prior written permission.
  26:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  27:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  35:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * with Infineon Technologies AG (dave@infineon.com).
  37:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
  38:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  39:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Change History
  40:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * --------------
  41:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  42:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * 2015-02-16:
  43:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Initial version for DAVEv4
  44:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  45:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * 2015-06-20:
  46:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Changed the abort API name from UART_Abort_Receive to UART_AbortReceive and added return t
  47:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  48:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * 2015-07-01:
  49:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Changed structure name from UART_DYNAMIC_t to UART_RUNTIME_t
  50:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  51:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * 2015-07-09:
  52:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Renamed UART_GetProtocolStatus as UART_GetFlagStatus and UART_ClearProtocolStatus as UART_
  53:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Removed APIs UART_GetTXFIFOStatus, UART_GetRXFIFOStatus, UART_ClearTXFIFOStatus,
  54:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       UART_ClearRXFIFOStatus
  55:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  56:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * 2015-07-14:
  57:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Added support for DMA and Direct mode
  58:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  59:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * 2021-01-08:
  60:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     - Modified check for minimum XMCLib version
  61:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  62:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcond
  63:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
  64:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
  65:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  66:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**************************************************************************************************
  67:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * HEADER FILES
  68:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
  69:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifndef UART_H
  70:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #define UART_H
  71:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  72:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #include "xmc_scu.h"
  73:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #include "xmc_gpio.h"
  74:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #include "xmc_uart.h"
  75:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  76:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #include "DAVE_Common.h"
  77:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #include "uart_conf.h"
  78:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #if ((defined UART_TX_DMA_USED) || (defined UART_RX_DMA_USED))
  79:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #include "GLOBAL_DMA/global_dma.h"
  80:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
  81:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  82:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**************************************************************************************************
  83:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * MACROS
  84:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
  85:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #define UART_XMC_LIB_MAJOR_VERSION 2
  86:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #define UART_XMC_LIB_MINOR_VERSION 1
  87:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #define UART_XMC_LIB_PATCH_VERSION 10
  88:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  89:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #if !((XMC_LIB_MAJOR_VERSION > UART_XMC_LIB_MAJOR_VERSION) ||\
  90:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****       ((XMC_LIB_MAJOR_VERSION == UART_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > UART_XMC_L
  91:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****       ((XMC_LIB_MAJOR_VERSION == UART_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == UART_XMC_
  92:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #error "UART requires XMC Peripheral Library v2.1.10 or higher"
  93:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
  94:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  95:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /*
  96:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Represents the maximum data size for DMA transaction*/
  97:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #define UART_DMA_MAXCOUNT (4095U)
  98:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
  99:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**************************************************************************************************
 100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * ENUMS
 101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
 102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @ingroup UART_enumerations
 104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @{
 105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Enum to describe the possible status values, returned
 109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  by UART APIs.
 110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef enum UART_STATUS
 112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_STATUS_SUCCESS,        /**< Indicates App initialization state successful */
 114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_STATUS_FAILURE,        /**< Unknown error */
 116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_STATUS_BUSY,           /**< UART Busy */
 118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_STATUS_BUFFER_INVALID, /**< Buffer provided or the buffer size is invalid*/
 120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_STATUS_MODE_MISMATCH   /**< API invoked by a handle configured with different mode.
 122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                    e.g, If UART_StartTransmitDMA is invoked for an instance
 123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                    which has transmit mode configured as "Interrupt", will
 124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                    return this status.*/
 125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_STATUS_t;
 127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Enum used to describe the UART Mode of operation
 130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef enum UART_MODE
 132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_MODE_FULLDUPLEX, /**< Full Duplex mode selected */
 134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_MODE_HALFDUPLEX, /**< Half Duplex mode selected */
 135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_MODE_LOOPBACK    /**< LoopBack mode selected */
 136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_MODE_t;
 137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Enum used to identify UART protocol event callback function
 140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef enum UART_EVENT
 142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_EVENT_SYNC_BRK,    /**< Synchronization break detected event */
 144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_EVENT_RX_NOISE,    /**< Receiver noise detected event */
 145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_EVENT_FORMAT_ERR0, /**< Frame format error at stop bit 0 event */
 146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_EVENT_FORMAT_ERR1, /**< Frame format error at stop bit 1 event */
 147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_EVENT_COLLISION,   /**< Data collision detected in half duplex mode event */
 148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_EVENT_MAX          /**< Indicates number of UART events supported*/
 149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_EVENT_t;
 150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Enum used to identify the transfer type used for either transmit or receive function.
 153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef enum UART_TRANSFER_MODE
 155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_TRANSFER_MODE_INTERRUPT,  /**< Implement data transmit or receive using interrupts */
 157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_TRANSFER_MODE_DMA,        /**< Implement data transmit or receive using DMA */
 158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_TRANSFER_MODE_DIRECT      /**< This configuration exposes signals for external APP connectio
 159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }UART_TRANSFER_MODE_t;
 160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @}
 163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**************************************************************************************************
 166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * DATA STRUCTURES
 167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
 168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Function pointer used for callback function
 170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef void (*UART_cbhandler)(void);
 172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Function pointer used for initialization function
 174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef UART_STATUS_t (*UART_init_handler)(void);
 176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @ingroup UART_datastructures
 178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @{
 179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Wrapper typedefinition for XMC_UART_PROTOCOL_STATUS_t.
 183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef XMC_UART_CH_STATUS_FLAG_t UART_PROTOCOL_STATUS_t;
 185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Structure for transmit pin configuration.
 188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef struct UART_TX_CONFIG
 190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_GPIO_PORT_t *const port;            /**< Pointer to the GPIO port base address */
 192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const uint8_t pin;                      /**< Pin number in the port*/
 193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const XMC_GPIO_CONFIG_t *const config;  /**< Pin configuration structure */
 194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_TX_CONFIG_t;
 195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #if (defined(UART_TX_DMA_USED) || defined(UART_RX_DMA_USED))
 197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Structure for DMA configuration.
 199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef struct UART_DMA_CONFIG
 201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const XMC_DMA_CH_CONFIG_t * dma_ch_config;   /**< Pointer to the DMA channel configuration.*/
 203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint8_t dma_channel;                         /**< DMA channel number */
 204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }UART_DMA_CONFIG_t;
 205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Structure for holding the configuration parameters of UART channel.
 209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef struct UART_CONFIG
 211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const XMC_UART_CH_CONFIG_t * const channel_config;   /**< Basic UART configuration from the GUI w
 213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             frame length, stop bits and parity */
 214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #if (defined UART_TX_DMA_USED) || (defined UART_RX_DMA_USED)
 215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   GLOBAL_DMA_t * global_dma;                           /**< Global DMA handle */
 216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_TX_DMA_USED
 218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const UART_DMA_CONFIG_t * const transmit_dma_config; /**< Pointer to the DMA channel configuratio
 219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_RX_DMA_USED
 221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const UART_DMA_CONFIG_t * const receive_dma_config;  /**< Pointer to the DMA channel configuratio
 222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_init_handler fptr_uart_config;                  /**< Function pointer to configure the MUX v
 224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_TX_INTERRUPT_USED
 225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler tx_cbhandler;                         /**< Function pointer to hold the callback f
 226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when the transmission is complet
 227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_RX_INTERRUPT_USED
 229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler rx_cbhandler;                         /**< Function pointer to hold the callback f
 230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when the reception is complete *
 231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler sync_error_cbhandler;                 /**< Function pointer to hold the callback f
 233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when synchronization break detec
 234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler rx_noise_error_cbhandler;             /**< Function pointer to hold the callback f
 235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when receiver noise is detected*
 236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler format_error_bit0_cbhandler;          /**< Function pointer to hold the callback f
 237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when format error with stop bit 
 238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler format_error_bit1_cbhandler;          /**< Function pointer to hold the callback f
 239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when format error with stop bit 
 240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_cbhandler collision_error_cbhandler;            /**< Function pointer to hold the callback f
 241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             called when collision error is detected
 242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const UART_TX_CONFIG_t * tx_pin_config;              /**< Transmit pin configuration to be used d
 243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             and while changing baudrate. */
 244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_MODE_t mode;                                    /**< UART operation mode */
 245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_TRANSFER_MODE_t transmit_mode;                  /**< Mode used for transmitting data. Data c
 246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             interrupt, DMA or direct(using polling 
 247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_TRANSFER_MODE_t receive_mode;                   /**< Mode used for receiving data. Data can 
 248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                             interrupt, DMA or direct(using polling 
 249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_USIC_CH_FIFO_SIZE_t tx_fifo_size;                /**< Transmit FIFO size configuration */
 250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_USIC_CH_FIFO_SIZE_t rx_fifo_size;                /**< Receive FIFO size configuration */
 251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint8_t tx_sr;                                       /**< Service request number assigned to tran
 252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_CONFIG_t;
 253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Structure to hold the dynamic variables for the UART communication.
 256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef struct UART_RUNTIME
 258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint8_t * tx_data;            /**< Pointer to the transmit data buffer*/
 260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint8_t * rx_data;            /**< Pointer to the receive data buffer*/
 261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint32_t tx_data_count;       /**< Number of bytes of data to be transmitted*/
 262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint32_t tx_data_index;       /**< Index to the byte to be transmitted next in the tx_data buffer
 263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint32_t rx_data_count;       /**< Number of bytes of data to be received*/
 264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   uint32_t rx_data_index;       /**< Indicates the number of bytes currently available in the rx_da
 265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   volatile bool tx_busy;        /**< Status flag to indicate busy when a transmission is assigned*/
 266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   volatile bool rx_busy;        /**< Status flag to indicate busy when a reception is assigned*/
 267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_RUNTIME_t;
 268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Handler structure with pointers to dynamic and static parameters.
 271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** typedef struct UART
 273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_USIC_CH_t * const channel;              /**< USIC channel*/
 275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   const UART_CONFIG_t * const config;         /**< UART configuration structure pointer*/
 276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   UART_RUNTIME_t * const runtime;             /**< Pointer to the structure holding all variables,
 277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****                                                    that can change at runtime*/
 278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** } UART_t;
 279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @}
 282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**************************************************************************************************
 285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * API Prototypes
 286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  **************************************************************************************************
 287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef __cplusplus
 289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** extern "C" {
 290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @ingroup UART_apidoc
 293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @{
 294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Get the UART APP version.
 297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Description:
 302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Transmits the text "UART APP supported.", if the UART APP version is v4.1.x, where x can be a
 303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"
 304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     DAVE_APP_VERSION_t uart_version;
 309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t valid_str[] = "UART APP supported.";
 310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       uart_version = UART_GetAppVersion();
 315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if((uart_version.major == 4) &&
 316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *          (uart_version.minor == 1))
 317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         UART_Transmit(&UART_0, valid_str, sizeof(valid_str));
 319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  @endcode
 331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** DAVE_APP_VERSION_t UART_GetAppVersion(void);
 333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Initializes the UART module as per the configuration made
 336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * in UI.
 337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return UART_STATUS_t: Status of UART driver initialization.\n
 339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                    @ref UART_STATUS_SUCCESS - on successful initialization.\n
 340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                    @ref UART_STATUS_FAILURE - if initialization fails.\n
 341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                    @ref UART_STATUS_BUSY - if UART channel is busy.\n
 342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Initializes IO pins used for the UART communication, configures
 345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * USIC registers based on the settings provided in the GUI. Calculates divider
 346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * values PDIV and STEP for a precise baudrate. It also enables configured interrupt
 347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * flags and service request values.
 348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <BR>
 349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         while(1U)
 362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  @endcode
 375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_Init(const UART_t *const handle);
 377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Registers a request for receiving data over UART channel.
 380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle  Pointer to UART_t handle structure
 383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param data_ptr  Pointer to data of type uint8_t.
 384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  count  Total no of bytes to be received.\n
 385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                \b Range: minimum= 1, maximum= maximum value supported by type uint32_t.
 386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return  UART_STATUS_t: Status for receive request.\n
 388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_SUCCESS if the request is accepted.\n
 389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUSY if a reception is in progress.\n
 390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is 0. \n
 391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Data will be received asynchronously. After the requested number of data bytes are received,
 395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * optionally, the user configured callback function will be executed.
 396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Data reception is accomplished using the receive mode selected in the UI.
 397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <b>Interrupt:</b><br>
 398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Based on the UI configuration, either standard receive buffer(RBUF) or receive FIFO(OUT) is used
 399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * for data reception. An interrupt is configured for reading received data from the bus. This func
 400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * only registers a request to receive a number of data bytes from a USIC channel. If FIFO is
 401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * configured for reception, the FIFO limit is dynamically configured to optimally utilize the
 402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * CPU load. Before starting data reception, the receive buffers are flushed. So only those data, r
 403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * after calling the API, will be placed in the user buffer.
 404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * When all the requested number of data bytes are received, the configured callback
 405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed.
 406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, the user has to poll for the value of the
 407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * requested number of data bytes are received.
 409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <br>
 410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <b>DMA:</b><br>
 411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * DMA mode is available only in XMC4x family of microcontrollers. In this mode, a DMA channel is
 412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * configured for receiving data from standard receive buffer(RBUF) to the user buffer. By calling
 413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * this API, the DMA channel destination address is configured to the user buffer and the channel i
 414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * enabled. FIFO will not be used when the receive mode is DMA.
 415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Before starting data reception, the receive buffers are flushed. So only those data, received
 416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * after calling the API, will be placed in the user buffer.
 417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * When all the requested number of data bytes are received, the configured callback
 418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed.
 419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, the user has to poll for the value of the
 420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * requested number of data bytes are received.
 422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <br>
 423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <b>Direct</b><br>
 424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * In Direct receive mode, neither interrupt nor DMA is used. The API polls
 425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the receive flag to read the received data and waits for all the requested number of bytes to
 426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * be received. Based on FIFO configuration, either RBUF or OUT register is used for reading receiv
 427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * data. Before starting data reception, the receive buffers are flushed. So only those data, recei
 428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * after calling the API, will be placed in the user buffer.
 429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is re
 430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If this behaviour is not desired, use other APIs like @ref UART_GetReceivedWord, @ref UART_GetPr
 431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Receive mode should be configured as "Direct".
 438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits 10 bytes of data after receiving 10 bytes of data.
 440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t ReadData[10];
 445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(1)
 450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Receive 10 bytes of data
 452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         if(UART_Receive(&UART_0, ReadData, 10) == UART_STATUS_SUCCESS)
 453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Retransmit the received 10 bytes
 455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_Transmit(&UART_0, ReadData, 10);
 456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  @endcode
 469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count);
 472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Registers a request for transmitting data over UART channel.
 475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle  UART APP handle pointer of type @ref UART_t
 477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  data_ptr Pointer to data of type uint8_t.
 478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  count Total no of words to be transmitted.\n
 479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \b Range: minimum= 1, maximum= maximum supported by uint32_t.
 480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return  UART_STATUS_t: Status of transmit request.\n
 482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_SUCCESS if the request is accepted.\n
 483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUSY if a transmission is in progress.\n
 484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is 0.\n
 485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * request is registered.
 488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Transmits data using the UART channel. Transmission is accomplished using the transmit mode
 491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * as configured in the UI.<br>
 492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <b>Interrupt:</b><br>
 493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The data transmission is accomplished using transmit interrupt. User can configure
 494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed. If transmit FIFO is enabled, the trigger limit is set to 1.
 496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * So the transmit interrupt will be generated when all the data in FIFO is moved out of FIFO.
 497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The APP handle's runtime structure is used to store the data pointer, count, data index
 498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * and status of transmission. This function only registers a data transmission request if
 499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * there is no active transmission in progress. Actual data transmission happens in the transmit
 500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * interrupt service routine. A trigger is generated for the transmit interrupt to start loading
 501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the data to the transmit buffer. If transmit FIFO is configured, the data is filled into the FIF
 502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Transmit interrupt will be generated subsequently when the transmit FIFO is empty. At this
 503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * point of time, if there is some more data to be transmitted, it is loaded to the FIFO again.
 504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * When FIFO is not enabled, data is transmitted one byte at a time. On transmission of each byte
 505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Callback function is executed when all the data bytes are transmitted.
 507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the completion of data transmission.<br>
 510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <b>DMA:</b><br>
 511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * A DMA channel is configured to provide data to the UART transmit buffer. This removes the load
 512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * off the CPU. This API will only configure and enable the DMA channel by specifying the data buff
 513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * and count of bytes to transmit. Rest is taken care without the CPU's intervention. User can conf
 514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * a callback function in the APP UI. When the transmission is complete, the callback function will
 515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * FIFO will not be used in DMA mode. Transmit buffer interrupt is configured for triggering the
 516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * DMA channel. So each byte is transmitted in the background through the DMA channel.
 517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If the callback function is not configured, \a handle->runtime->tx_busy flag can be checked to
 518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * verify if the transmission is complete.
 519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <b>Direct:</b><br>
 520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Data will be transmitted using polling method. Status flags are used to check if data can be tra
 521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is tr
 522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If this behaviour is not desired, use other APIs like @ref UART_TransmitWord, @ref UART_GetProto
 523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode should be configured as "Direct".
 530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits the string "Infineon".
 532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon";
 537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Transmit the string.
 542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       UART_Transmit(&UART_0, Send_Data, sizeof(Send_Data)-1);
 543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(1)
 544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
 557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count);
 560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #if (defined(UART_TX_INTERRUPT_USED) || defined(UART_TX_DMA_USED) || defined(DOXYGEN))
 562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Aborts the ongoing data transmission.
 564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param handle  UART APP handle pointer of type @ref UART_t
 565:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return UART_STATUS_t: Result of transmit abort request.\n
 566:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       @ref UART_STATUS_SUCCESS if the UART channel transmission is stopped
 567:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       successfully.\n
 568:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       @ref UART_STATUS_MODE_MISMATCH if transmit mode is Direct.\n
 569:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 570:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 571:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If there is a transmission in progress, it will be stopped. If transmit FIFO is used,
 572:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the existing data will be flushed. After the transmission is stopped, user can start
 573:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * a new transmission without delay. Abort request for transmit mode direct cannot be serviced sinc
 574:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the direct mode transmit API is a blocking call.
 575:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 576:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 577:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 578:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 579:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 580:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 581:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode should be configured as "Interrupt".
 582:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 583:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Initiates the transmission of one string, aborts the transmission immediately and
 584:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //starts transmission of another string. The receiver might see traces of first string followe
 585:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //by the complete second string.
 586:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 587:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 588:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 589:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 590:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //String1
 591:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon DAVE application.";
 592:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //String2
 593:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t NewData[] = "New data message";
 594:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 595:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 596:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 597:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 598:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Initiate transmission of first string.
 599:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       UART_Transmit(&UART_0, Send_Data, sizeof(Send_Data));
 600:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *		 //When the first string is being transmitted,
 601:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if(UART_0.runtime->tx_busy)
 602:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 603:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Stop the transmission of first string.
 604:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         if(UART_AbortTransmit(&UART_0) == UART_STATUS_SUCCESS)
 605:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 606:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Start the transmission of second string
 607:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_Transmit(&UART_0, NewData, sizeof(NewData));
 608:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Wait till the transmission is finished.
 609:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           while(UART_0.runtime->tx_busy);
 610:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 611:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 612:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(1)
 613:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 614:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 615:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 616:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 617:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 618:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 619:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 620:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 621:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 622:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 623:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 624:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 625:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
 626:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 627:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 628:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_AbortTransmit(const UART_t *const handle);
 629:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 630:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 631:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #if (defined(UART_RX_INTERRUPT_USED) || defined(UART_RX_DMA_USED) || defined(DOXYGEN))
 632:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 633:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Stops the active data reception sequence.
 634:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param handle UART APP handle pointer of type @ref UART_t
 635:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return UART_STATUS_t: Result of reception abort request.\n
 636:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       @ref UART_STATUS_SUCCESS if the UART channel reception has
 637:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       been stopped.\n
 638:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       @ref UART_STATUS_MODE_MISMATCH if receive mode is Direct.\n
 639:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 640:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 641:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a reception is in progress, it will be stopped. When a reception request
 642:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * is active, user will not be able to place a new receive request till the active
 643:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * reception is complete. This API can stop the progressing reception to make
 644:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * a new receive request. Abort request for receive mode direct cannot be serviced since
 645:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the direct mode receive API is a blocking call.
 646:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 647:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 648:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 649:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 650:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 651:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 652:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode and receive mode should be configured as "Interrupt".
 653:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 654:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits the string "Infineon DAVE application." and starts to receive data.
 655:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //After receiving first byte, checks the value of first byte. If the first byte is 0x55,
 656:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //aborts the ongoing reception and transmits the received byte.
 657:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 658:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 659:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 660:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 661:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon DAVE application.";
 662:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Rec_Data[64];
 663:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 664:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 665:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 666:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 667:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Transmit the initial string.
 668:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       UART_Transmit(&UART_0, Send_Data, sizeof(Send_Data));
 669:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Wait till the string is transmitted.
 670:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(UART_0.runtime->tx_busy);
 671:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 672:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Start reception of data
 673:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       UART_Receive(&UART_0, Rec_Data, 15);
 674:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Wait till atleast one byte is received.
 675:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(UART_0.runtime->rx_data_index == 0);
 676:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //If the first byte is 0x55,
 677:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if(UART_0.runtime->rx_data[0] == 0x55)
 678:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 679:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Stop the reception
 680:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         if(UART_AbortReceive(&UART_0) == UART_STATUS_SUCCESS)
 681:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 682:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Transmit the received one byte.
 683:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_Transmit(&UART_0, Rec_Data, 1);
 684:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 685:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 686:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 687:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 688:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 689:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 690:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 691:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 692:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 693:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 694:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 695:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 696:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
 697:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 698:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 699:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_AbortReceive(const UART_t *const handle);
 700:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 701:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 702:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_RX_INTERRUPT_USED
 703:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 704:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Registers a request for receiving data over UART channel.
 705:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 706:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 707:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle  Pointer to UART_t handle structure
 708:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param data_ptr  Pointer to data of type uint8_t.
 709:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  count  Total no of bytes to be received.\n
 710:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                \b Range: minimum= 1, maximum= maximum value supported by type uint32_t.
 711:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 712:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return  UART_STATUS_t: Status for receive request.\n
 713:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_SUCCESS if the request is accepted.\n
 714:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUSY if a reception is in progress.\n
 715:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is 0. \n
 716:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 717:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 718:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 719:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Data will be received asynchronously. When the requested number of data bytes are received,
 720:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * optionally, the user configured callback function will be executed.
 721:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Based on the UI configuration, either standard receive buffer or receive FIFO is used
 722:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * for data reception. An interrupt is configured for reading received data from the bus. This func
 723:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * only registers a request to receive a number of data bytes from a USIC channel. If FIFO is
 724:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * configured for reception, the FIFO limit is dynamically configured to optimally utilize the
 725:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * CPU load.  When all the requested number of data bytes are received, the configured callback
 726:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed.
 727:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, the user has to poll for the value of the
 728:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 729:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * requested number of data bytes are received.
 730:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 731:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 732:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 733:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 734:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 735:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 736:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode and receive mode should be configured as "Interrupt".
 737:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 738:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Receives 10 bytes of data and transmits the same.
 739:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 740:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 741:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 742:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 743:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t ReadData[10];
 744:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 745:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 746:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 747:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 748:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(1)
 749:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 750:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Start reception of 10 bytes. The status will be returned success, if the channel is not 
 751:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if(UART_StartReceiveIRQ(&UART_0, ReadData, 10) == UART_STATUS_SUCCESS)
 752:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 753:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Wait till the data is received.
 754:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         while(UART_0.runtime->rx_busy)
 755:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 756:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 757:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Transmit the received data.
 758:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         UART_Transmit(&UART_0, ReadData, 10);
 759:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         while(UART_0.runtime->tx_busy)
 760:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 761:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 762:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 763:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 764:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 765:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 766:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 767:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 768:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 769:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 770:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 771:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 772:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 773:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 774:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  @endcode
 775:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 776:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 777:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count);
 778:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 779:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 780:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_TX_INTERRUPT_USED
 781:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 782:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Registers a request for transmitting data over UART channel.
 783:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 784:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle  UART APP handle pointer of type @ref UART_t
 785:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  data_ptr Pointer to data of type uint8_t.
 786:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  count Total no of words to be transmitted.\n
 787:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \b Range: minimum= 1, maximum= maximum supported by uint32_t.
 788:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 789:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return  UART_STATUS_t: Status of transmit request.\n
 790:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_SUCCESS if the request is accepted.\n
 791:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUSY if a transmission is in progress.\n
 792:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is 0.\n
 793:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 794:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 795:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * request is registered.
 796:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 797:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 798:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The data transmission is accomplished using transmit interrupt. User can configure
 799:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 800:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed. If transmit FIFO is enabled, the trigger limit is set to 1.
 801:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * So the transmit interrupt will be generated when all the data in FIFO is moved from FIFO.
 802:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The function uses APP handle's runtime structure to store the data pointer, count, data index
 803:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * and status of transmission. This function only registers a data transmission request if
 804:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * there is no active transmission in progress. Actual data transmission happens in the transmit
 805:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * interrupt service routine. A trigger is generated for the transmit interrupt to start loading
 806:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the data. If transmit FIFO is configured, the data is filled into the FIFO.
 807:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Transmit interrupt will be generated next time when the transmit FIFO is empty. At this
 808:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * point of time, if there is some more data to be transmitted, it is loaded to the FIFO again.
 809:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * When FIFO is not enabled, data is transmitted one byte at a time. On transmission of each byte
 810:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 811:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Callback function is executed when all the data bytes are transmitted.
 812:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 813:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 814:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the completion of data transmission.
 815:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 816:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 817:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 818:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 819:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 820:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 821:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode should be configured as "Interrupt".
 822:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 823:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits the string "Infineon"
 824:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 825:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 826:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 827:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 828:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon";
 829:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 830:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 831:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 832:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 833:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if(UART_StartTransmitIRQ(&UART_0, Send_Data, sizeof(Send_Data)) == UART_STATUS_SUCCESS)
 834:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 835:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Wait till the data transmission is ongoing.
 836:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         while(UART_0.runtime->tx_busy)
 837:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 838:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 839:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 840:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 841:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 842:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 843:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 844:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 845:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 846:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 847:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 848:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 849:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 850:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
 851:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 852:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 853:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count);
 854:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 855:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 856:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_TX_DMA_USED
 857:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 858:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Registers a request for transmitting data over UART channel using DMA.
 859:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 860:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle  UART APP handle pointer of type @ref UART_t
 861:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  data_ptr Pointer to data of type uint8_t.
 862:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  count Total number of words to be transmitted.\n
 863:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \b Range: minimum= 1, maximum= 4096.
 864:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 865:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return  UART_STATUS_t: Status of transmit request.\n
 866:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_SUCCESS if the request is accepted.\n
 867:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUSY if a transmission is in progress.\n
 868:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_MODE_MISMATCH if the handle is not configured for
 869:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        DMA transmit mode. \n
 870:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is 0. \n
 871:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 872:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 873:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * request is registered.
 874:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 875:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 876:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The data transmission is accomplished using DMA. User can configure
 877:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 878:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed.
 879:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The function uses APP handle's runtime structure to store the status of transmission.
 880:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * This function only registers a data transmission request, if
 881:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * there is no active transmission in progress. Actual data transmission happens through DMA channe
 882:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * A maximum of 4096 bytes can be transmitted in one API call. This limit is because of the DMA sin
 883:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Callback function is executed when all the data bytes are transmitted.
 884:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 885:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 886:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * the completion of data transmission.
 887:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If data more than the block size of 4096 have to be transmitted, user will have to transmit them
 888:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 889:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 890:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 891:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 892:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 893:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
 894:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode should be configured as "DMA".
 895:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 896:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits the string "Infineon" using DMA.
 897:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 898:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 899:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 900:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 901:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon";
 902:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 903:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 904:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 905:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 906:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if(UART_StartTransmitDMA(&UART_0, Send_Data, sizeof(Send_Data)) == UART_STATUS_SUCCESS)
 907:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 908:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Wait till the data is transmitted.
 909:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         while(UART_0.runtime->tx_busy)
 910:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 911:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 912:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 913:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 914:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 915:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 916:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 917:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 918:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 919:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 920:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 921:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 922:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 923:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
 924:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 925:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
 926:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_StartTransmitDMA(const UART_t *const handle, uint8_t* data_ptr, uint32_t count);
 927:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
 928:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
 929:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #ifdef UART_RX_DMA_USED
 930:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
 931:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Registers a request for receiving data over UART channel using DMA.
 932:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 933:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 934:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle  Pointer to UART_t handle structure
 935:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param data_ptr  Pointer to data of type uint8_t.
 936:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  count  Total no of bytes to be received.\n
 937:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                \b Range: minimum= 1, maximum= 4096.
 938:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 939:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return  UART_STATUS_t: Status for receive request.\n
 940:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_SUCCESS if the request is accepted.\n
 941:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUSY if a reception is in progress.\n
 942:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_MODE_MISMATCH if the handle is not configured for
 943:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        DMA receive mode. \n
 944:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                        @ref UART_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is 0. \n
 945:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 946:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 947:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
 948:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Data will be received asynchronously. When the requested number of data bytes are received,
 949:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * optionally, the user configured callback function will be executed.
 950:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * This function only registers a request to receive a number of data bytes from a USIC channel.
 951:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * When all the requested number of data bytes are received, the configured callback
 952:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * function will be executed.
 953:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If a callback function is not configured, the user has to poll for the value of the
 954:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 955:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * requested number of data bytes are received.
 956:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * A maximum of 4096 bytes can be received in one API call. This limit is because of the DMA single
 957:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 958:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
 959:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
 960:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 961:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 962:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre condition:
 963:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit mode and receive mode should be configured to "DMA"
 964:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
 965:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Receives 10 bytes of data and transmits the received data.
 966:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 967:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
 968:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
 969:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
 970:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t ReadData[10];
 971:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
 972:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
 973:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
 974:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 975:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       while(1)
 976:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
 977:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Receive 10 bytes of data
 978:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         if(UART_StartReceiveDMA(&UART_0, ReadData, 10) == UART_STATUS_SUCCESS)
 979:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         {
 980:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Wait till 10 bytes are received
 981:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           while(UART_0.runtime->rx_busy)
 982:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           {
 983:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           }
 984:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Transmit the received data.
 985:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_StartTransmitDMA(&UART_0, ReadData, 10);
 986:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         }
 987:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
 988:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 989:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
 990:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
 991:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
 992:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
 993:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
 994:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
 995:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
 996:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
 997:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
 998:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  @endcode
 999:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1000:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1001:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_StartReceiveDMA(const UART_t *const handle, uint8_t* data_ptr, uint32_t count);
1002:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** #endif
1003:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1004:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1005:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Changes the baudrate of UART channel.
1006:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1007:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param UART_t * Pointer to the UART APP handle.
1008:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param baud Value of new baudrate.
1009:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param oversampling Number of samples to be considered for each symbol. 16 is the standard value
1010:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1011:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return UART_STATUS_t UART_STATUS_SUCCESS if baudrate changed successfully.
1012:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       UART_STATUS_FAILURE if baudrate could not be changed.
1013:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1014:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1015:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The function stops the channel, calculates the clock divider values to achieve the desired baudr
1016:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Sets the divider values and reconfigures the channel as per the configuration in the UI. The cha
1017:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * enabled at the end of configuration.
1018:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <BR>
1019:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1020:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1021:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * <i>Please disable the receive FIFO in the 'Advanced Settings' tab</i>
1022:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1023:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1024:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * #include "DAVE.h"      //Declarations from DAVE Code Generation (includes SFR declaration)
1025:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1026:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //Precondition:
1027:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //Disable receive FIFO in the Advanced settings tab.
1028:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //Description:
1029:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //Waits for user input of new baudrate value. Input is recognized after line feed is provided.
1030:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //Value is set as the new baudrate and the application waits for any key to be pressed.
1031:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //This helps in reconfiguring the terminal application to the newly set baudrate. On receiving
1032:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //new character, message indicating the successful baudrate change will be displayed using updat
1033:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //value of baudrate.
1034:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1035:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * const uint8_t send_askbaud[] = "Please enter desired baudrate:";
1036:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * const uint8_t send_data[] = "\nPress 'y' to change baudrate to desired value:";
1037:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * const uint8_t send_invalid[] = "\nInvalid value!!";
1038:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * const uint8_t send_success[] = "\nWe made it...Baudrate changed successfully :-).\n\n";
1039:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * uint8_t rec_data[11];
1040:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * int main(void)
1041:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1042:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   DAVE_STATUS_t status;
1043:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   uint32_t baud;
1044:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1045:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   status = DAVE_Init();    // Initialization of DAVE Apps
1046:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1047:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   if(status == DAVE_STATUS_FAILURE)
1048:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1049:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", status));
1050:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(1U)
1051:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1052:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1053:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1054:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1055:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   while(1U)
1056:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1057:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_Transmit(&UART_0, send_askbaud, sizeof(send_askbaud)-1);
1058:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_Receive(&UART_0, rec_data, 10);
1059:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(UART_0.runtime->tx_busy);
1060:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(UART_0.runtime->rx_busy)
1061:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1062:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //If user enters newline character, accept the value
1063:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if((UART_0.runtime->rx_data_index > 0) && (UART_0.runtime->rx_data[UART_0.runtime->rx_data
1064:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
1065:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //End reception of data on finding newline character
1066:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         UART_AbortReceive(&UART_0);
1067:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
1068:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1069:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //Add end of string character to the last location
1070:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     rec_data[UART_0.runtime->rx_data_index] = 0;
1071:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //Convert the entered string to number.
1072:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     baud = atoi(rec_data);
1073:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //If the conversion is successful, set the baudrate.
1074:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(baud > 0)
1075:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1076:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       //Set the baudrate to USIC channel
1077:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       if(UART_SetBaudrate(&UART_0, baud, 16) == UART_STATUS_SUCCESS)
1078:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
1079:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //After changing the baudrate successfully,
1080:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //Wait for user to enter a character.
1081:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //This wait gives time for the user to change
1082:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         //the baudrate of the terminal tool used.
1083:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         UART_Receive(&UART_0, rec_data, 1);
1084:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         while(UART_0.runtime->rx_busy);
1085:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         UART_Transmit(&UART_0, send_success, sizeof(send_success)-1);
1086:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
1087:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       else
1088:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       {
1089:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         UART_Transmit(&UART_0, send_invalid, sizeof(send_invalid)-1);
1090:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       }
1091:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1092:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
1093:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1094:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *       UART_Transmit(&UART_0, send_invalid, sizeof(send_invalid)-1);
1095:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1096:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(UART_0.runtime->tx_busy);
1097:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1098:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1099:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1100:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * */
1101:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** UART_STATUS_t UART_SetBaudrate(const UART_t * handle, uint32_t baud, uint32_t oversampling);
1102:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1103:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1104:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Gets the transmit FIFO event flags.
1105:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1106:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t
1107:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1108:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return uint32_t: Status of the STBI and TBERI bits in TRBSR register in
1109:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                      their bit positions.\n
1110:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                      \b Range: Use type @ref XMC_USIC_CH_TXFIFO_EVENT_t for the bitmask of event
1111:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1112:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1113:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Function reads the value of TRBSR register. It masks the standard transmit buffer
1114:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * interrupt flag and transmit buffer error flag before providing the value.
1115:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * User has to mask the bits of interest before checking the status.
1116:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1117:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1118:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1119:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1120:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1121:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Pre-condition:
1122:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Configure transmit mode as "Direct" with transmit FIFO enabled.
1123:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Description:
1124:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Transmits the string "Infineon".
1125:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
1126:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1127:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
1128:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon";
1129:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t index = 0;
1130:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1131:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
1132:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
1133:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1134:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Clear the Tx FIFO standard transmit buffer event.
1135:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        UART_ClearTXFIFOStatus(&UART_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1136:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Iterate for the length of the string "Infineon"
1137:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        while(index < sizeof(Send_Data)-1)
1138:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        {
1139:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Put the character in the transmit FIFO.
1140:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           XMC_USIC_CH_TXFIFO_PutData((XMC_USIC_CH_t *)UART_0.channel,(uint16_t)Send_Data[index])
1141:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           index++;
1142:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1143:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Wait for FIFO transmit standard buffer interrupt to fill it again with remaining dat
1144:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           while((UART_GetTXFIFOStatus(&UART_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0);
1145:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_ClearTXFIFOStatus(&UART_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1146:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        }
1147:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1148:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
1149:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1150:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
1151:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
1152:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
1153:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
1154:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1155:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
1156:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
1157:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1158:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1159:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1160:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE uint32_t UART_GetTXFIFOStatus(const UART_t* const handle)
1161:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
1162:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1163:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   return XMC_USIC_CH_TXFIFO_GetEvent(handle->channel);
1164:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
1165:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1166:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1167:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Provides the received data from receive buffer.
1168:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1169:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t
1170:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return uint8_t: Data read from RBUF.\n
1171:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1172:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1173:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * This can be used in receive mode "Direct" to read the received data.
1174:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If Rx FIFO is not configured, function reads the value of RBUF register.
1175:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Otherwise it reads the data from OUTR register.
1176:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * User can poll for receive event or configure an interrupt by connecting the
1177:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * external INTERRUPT APP to receive event signals. This API can be used inside the ISR to read the
1178:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1179:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1180:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1181:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1182:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1183:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Pre-condition:
1184:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Configure transmit mode and receive mode as "Direct" with transmit FIFO and receive FIFO ena
1185:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
1186:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits the string "Infineon", receives 10 bytes and retransmits the received 10 bytes.
1187:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1188:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
1189:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1190:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
1191:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon";
1192:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Rec_Data[10];
1193:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t index = 0;
1194:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1195:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
1196:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
1197:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1198:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Transmit the string "Infineon"
1199:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        while(index < sizeof(Send_Data))
1200:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        {
1201:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_TransmitWord(&UART_0,Send_Data[index]);
1202:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           index++;
1203:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1204:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Wait for transmit buffer interrupt to fill it again with remaining data
1205:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           while((UART_GetTXFIFOStatus(&UART_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0);
1206:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_ClearTXFIFOStatus(&UART_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1207:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        }
1208:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1209:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Configure receive FIFO trigger limit to 9.
1210:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        UART_SetRXFIFOTriggerLimit(&UART_0, 9);
1211:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Receive 10 bytes input
1212:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        index = 0;
1213:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Wait till 10 bytes are received
1214:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        while(!(UART_GetRXFIFOStatus(&UART_0) &
1215:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *             (XMC_USIC_CH_RXFIFO_EVENT_STANDARD | XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE)))
1216:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        {
1217:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *          Rec_Data[index] = UART_GetReceivedWord(&UART_0);
1218:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *          index++;
1219:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *          if(index == 10)
1220:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *          {
1221:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *            break;
1222:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *          }
1223:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1224:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        }
1225:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1226:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        //Transmit the received data
1227:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        index = 0;
1228:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        while(index < 10)
1229:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        {
1230:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_TransmitWord(&UART_0,Rec_Data[index]);
1231:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           index++;
1232:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1233:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Wait for transmit buffer interrupt to fill it again with remaining data
1234:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           while((UART_GetTXFIFOStatus(&UART_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0);
1235:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_ClearTXFIFOStatus(&UART_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1236:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        }
1237:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1238:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1239:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
1240:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1241:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
1242:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
1243:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
1244:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
1245:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1246:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
1247:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
1248:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1249:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1250:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1251:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE uint8_t UART_GetReceivedWord(const UART_t* const handle)
1252:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 391              	 .loc 7 1252 0
 392              	 .cfi_startproc
 393              	 
 394              	 
 395 0000 80B5     	 push {r7,lr}
 396              	.LCFI39:
 397              	 .cfi_def_cfa_offset 8
 398              	 .cfi_offset 7,-8
 399              	 .cfi_offset 14,-4
 400 0002 82B0     	 sub sp,sp,#8
 401              	.LCFI40:
 402              	 .cfi_def_cfa_offset 16
 403 0004 00AF     	 add r7,sp,#0
 404              	.LCFI41:
 405              	 .cfi_def_cfa_register 7
 406 0006 7860     	 str r0,[r7,#4]
1253:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1254:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   return (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 407              	 .loc 7 1254 0
 408 0008 7B68     	 ldr r3,[r7,#4]
 409 000a 1B68     	 ldr r3,[r3]
 410 000c 1846     	 mov r0,r3
 411 000e FFF7FEFF 	 bl XMC_UART_CH_GetReceivedData
 412 0012 0346     	 mov r3,r0
 413 0014 DBB2     	 uxtb r3,r3
1255:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
 414              	 .loc 7 1255 0
 415 0016 1846     	 mov r0,r3
 416 0018 0837     	 adds r7,r7,#8
 417              	.LCFI42:
 418              	 .cfi_def_cfa_offset 8
 419 001a BD46     	 mov sp,r7
 420              	.LCFI43:
 421              	 .cfi_def_cfa_register 13
 422              	 
 423 001c 80BD     	 pop {r7,pc}
 424              	 .cfi_endproc
 425              	.LFE457:
 427 001e 00BF     	 .section .text.UART_IsRXFIFOEmpty,"ax",%progbits
 428              	 .align 2
 429              	 .thumb
 430              	 .thumb_func
 432              	UART_IsRXFIFOEmpty:
 433              	.LFB462:
1256:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1257:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1258:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Transmits a word of data.
1259:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1260:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t \n
1261:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param data Data to be transmitted.\n
1262:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return None\n
1263:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1264:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1265:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Transmits a byte of data through the UART channel.
1266:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If Tx FIFO is configured, the data is placed in the IN[0] register of the USIC channel used.
1267:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * If Tx FIFO is not configured, API waits for the TBUF to be free and then places the data in the 
1268:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * User can poll for receive event or configure interrupt by connecting an
1269:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * external INTERRUPT APP. This API can be used inside the ISR to read the received data.
1270:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1271:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1272:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1273:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
1274:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1275:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Precondition:
1276:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Configure transmit mode and receive mode as "Direct"
1277:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Description:
1278:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmits the string "Infinon"
1279:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1280:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   int main(void)
1281:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1282:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_STATUS_t init_status;
1283:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Send_Data[] = "Infineon";
1284:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t Rec_Data[10];
1285:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     uint8_t index = 0;
1286:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1287:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     init_status = (UART_STATUS_t)UART_Init(&UART_0);
1288:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     if(init_status == UART_STATUS_SUCCESS)
1289:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1290:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        while(index < sizeof(Send_Data))
1291:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        {
1292:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_TransmitWord(&UART_0,Send_Data[index]);
1293:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           index++;
1294:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1295:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           //Wait for transmit buffer interrupt to fill it again with remaining data
1296:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           while((UART_GetTXFIFOStatus(&UART_0) & XMC_USIC_CH_TXFIFO_EVENT_STANDARD) == 0);
1297:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *           UART_ClearTXFIFOStatus(&UART_0, XMC_USIC_CH_TXFIFO_EVENT_STANDARD);
1298:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *        }
1299:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1300:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     else
1301:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1302:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      XMC_DEBUG("main: Application initialization failed");
1303:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      while(1U)
1304:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      {
1305:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      }
1306:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1307:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *      return 1U;
1308:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  }
1309:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1310:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1311:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1312:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE void UART_TransmitWord(const UART_t* const handle, uint8_t data)
1313:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
1314:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1315:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_UART_CH_Transmit(handle->channel, (uint16_t)data);
1316:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
1317:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1318:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1319:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Enables the selected protocol events for interrupt generation.
1320:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1321:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t
1322:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  events Protocol events to be enabled for interrupt generation. \n
1323:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         \bRange: Use type \aXMC_UART_CH_EVENT_t to select the event. Multiple events can be
1324:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         combined using the bitwise OR operation.\n
1325:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return None\n
1326:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1327:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1328:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Enables the events by configuring CCR or PCR register based on the event.
1329:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * When the event is enabled, an interrupt can be generated on occurrence of the event.
1330:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * The API should be used only for \a Direct mode related events. Using this API for non \a Direct 
1331:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * may not yield expected result.
1332:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1333:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1334:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1335:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * * #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR decla
1336:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1337:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Precondition:
1338:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Disable receive FIFO.
1339:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Add INTERRUPT APP and connect the UART APP protocol interrupt signal to the INTERRUPT APP
1340:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // irq signal. Provide the callback function name in INTERRUPT APP as "ProtocolInterrupt".
1341:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //
1342:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Description:
1343:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Generates an event when data loss is detected and transmits a relevent message.
1344:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // To generate the event, transmit more than 2 bytes of data to the UART channel .
1345:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1346:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * int main(void)
1347:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1348:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   DAVE_STATUS_t status;
1349:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1350:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   status = DAVE_Init();
1351:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1352:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   if(status == DAVE_STATUS_FAILURE)
1353:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1354:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     XMC_DEBUG("DAVE APPs initialization failed\n");
1355:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1356:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(1U)
1357:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1358:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1359:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1360:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1361:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Enable the interrupt generation when data loss is detected.
1362:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_EnableEvent(&UART_0, XMC_UART_CH_EVENT_DATA_LOST);
1363:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   while(1U)
1364:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1365:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1366:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1367:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //Protocol interrupt handler
1368:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * void ProtocolInterrupt()
1369:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1370:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   uint8_t txt_msg[]="Receiver data loss detected";
1371:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit the message to indicate data loss
1372:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_Transmit(&UART_0, txt_msg, sizeof(txt_msg));
1373:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1374:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1375:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1376:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE void UART_EnableEvent(const UART_t* const handle, uint32_t events)
1377:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
1378:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1379:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_UART_CH_EnableEvent(handle->channel, events);
1380:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
1381:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1382:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1383:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Disables selected events from generating interrupt.
1384:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1385:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t
1386:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  events Events to be disabled from generating interrupt. \n
1387:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         \bRange: Use type \aXMC_UART_CH_EVENT_t to select the event. Multiple events can be
1388:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *         combined using the bitwise OR operation.\n
1389:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return None
1390:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1391:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1392:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Events are disabled by clearing their respective bits in either CCR, TBCTR or RBCTR.
1393:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1394:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1395:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1396:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declara
1397:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1398:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Precondition:
1399:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Add INTERRUPT APP and connect the UART APP protocol interrupt signal to the INTERRUPT APP
1400:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // irq signal. Provide the callback function name in INTERRUPT APP as "ProtocolInterrupt".
1401:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * //
1402:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // Description: The example configures protocol interrupt for data loss detection.
1403:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // When the data loss interrupt occurs, the receive FIFO is cleared. After the receive FIFO
1404:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * // is cleared, the channel can receive few bytes till the FIFO gets filled.
1405:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1406:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * int main(void)
1407:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1408:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   DAVE_STATUS_t status;
1409:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1410:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   status = DAVE_Init();
1411:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1412:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   if(status == DAVE_STATUS_FAILURE)
1413:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1414:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     XMC_DEBUG("DAVE APPs initialization failed\n");
1415:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1416:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(1U)
1417:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1418:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1419:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1420:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1421:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Enable interrupt generation when data loss is detected
1422:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_EnableEvent(&UART_0, XMC_UART_CH_EVENT_DATA_LOST);
1423:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   while(1U)
1424:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1425:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1426:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1427:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * void ProtocolInterrupt()
1428:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1429:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   uint8_t txt_msg[]="Receiver data loss detected";
1430:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_Transmit(&UART_0, txt_msg, sizeof(txt_msg));
1431:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_DisableEvent(&UART_0, XMC_UART_CH_EVENT_DATA_LOST);
1432:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Clear receive FIFO so that data will be received.
1433:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   XMC_USIC_CH_RXFIFO_Flush(UART_0.channel);
1434:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_EnableEvent(&UART_0, XMC_UART_CH_EVENT_DATA_LOST);
1435:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1436:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1437:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1438:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1439:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE void UART_DisableEvent(const UART_t* const handle, uint32_t events)
1440:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
1441:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1442:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_UART_CH_DisableEvent(handle->channel, events);
1443:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
1444:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1445:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1446:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Checks if the transmit FIFO is full.
1447:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1448:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t
1449:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1450:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return bool Status of transmit FIFO filling level.
1451:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *              \bRange: \atrue- if transmit FIFO is full.<br>
1452:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       \afalse- if transmit FIFO is not full.<br>
1453:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1454:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Checks the status using the register TRBSR. Can be used while filling
1455:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * data to the transmit FIFO.
1456:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1457:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1458:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1459:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1460:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1461:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  // Precondition:
1462:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  // Transmit mode should be "Direct"
1463:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Description:
1464:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //Transmits a string using FIFO.
1465:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1466:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * uint8_t send_data[] = "Infineon Technologies";
1467:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * int main(void)
1468:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1469:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   DAVE_STATUS_t status;
1470:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   uint32_t loc_index;
1471:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1472:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   status = DAVE_Init();           // Initialization of DAVE APPs
1473:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1474:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   if(status == DAVE_STATUS_FAILURE)
1475:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1476:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     XMC_DEBUG("DAVE APPs initialization failed\n");
1477:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1478:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(1U)
1479:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1480:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1481:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1482:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1483:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   for(loc_index = 0; loc_index < sizeof(send_data); loc_index++)
1484:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1485:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //Wait when Tx FIFO is full
1486:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(UART_IsTXFIFOFull(&UART_0))
1487:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1488:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1489:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     UART_TransmitWord(&UART_0, send_data[loc_index]);
1490:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1491:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   while(1U)
1492:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1493:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1494:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1495:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1496:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1497:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE bool UART_IsTXFIFOFull(const UART_t* const handle)
1498:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
1499:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1500:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   return XMC_USIC_CH_TXFIFO_IsFull(handle->channel);
1501:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
1502:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** 
1503:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** /**
1504:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @brief Checks if the receive FIFO is empty.
1505:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1506:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @param  handle UART APP handle pointer of type @ref UART_t
1507:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1508:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @return bool Status of receive FIFO filling level.
1509:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *              \bRange: \atrue- if receive FIFO is empty.<br>
1510:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *                       \afalse- if receive FIFO still has data.<br>
1511:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * \par<b>Description:</b><br>
1512:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Checks the status using the register TRBSR. Can be used while reading
1513:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * data from the receive FIFO.
1514:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1515:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * Example Usage:
1516:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @code
1517:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declar
1518:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1519:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  // Precondition:
1520:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  // Receive mode should be "Direct"
1521:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  //
1522:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  // Description:
1523:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *  // Receives 10 bytes and transmits the received 10 bytes.
1524:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1525:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * uint8_t send_text[] = "Enter 10 bytes:";
1526:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * uint8_t rec_data[10];
1527:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * int main(void)
1528:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * {
1529:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   DAVE_STATUS_t status;
1530:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   uint32_t loc_index;
1531:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1532:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   status = DAVE_Init();           // Initialization of DAVE APPs
1533:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1534:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   if(status == DAVE_STATUS_FAILURE)
1535:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1536:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     XMC_DEBUG("DAVE APPs initialization failed\n");
1537:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1538:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(1U)
1539:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1540:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *
1541:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1542:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1543:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_Transmit(&UART_0, send_text, sizeof(send_text));
1544:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   for(loc_index = 0; loc_index < sizeof(rec_data); loc_index++)
1545:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1546:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     //Wait when Rx FIFO is empty
1547:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     while(UART_IsRXFIFOEmpty(&UART_0))
1548:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     {
1549:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     }
1550:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *     rec_data[loc_index] = UART_GetReceivedWord(&UART_0);
1551:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1552:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   //Transmit the received data
1553:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   UART_Transmit(&UART_0, rec_data, sizeof(rec_data));
1554:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   while(1U)
1555:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   {
1556:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  *   }
1557:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * }
1558:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  * @endcode
1559:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****  */
1560:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** __STATIC_INLINE bool UART_IsRXFIFOEmpty(const UART_t* const handle)
1561:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** {
 434              	 .loc 7 1561 0
 435              	 .cfi_startproc
 436              	 
 437              	 
 438 0000 80B5     	 push {r7,lr}
 439              	.LCFI44:
 440              	 .cfi_def_cfa_offset 8
 441              	 .cfi_offset 7,-8
 442              	 .cfi_offset 14,-4
 443 0002 82B0     	 sub sp,sp,#8
 444              	.LCFI45:
 445              	 .cfi_def_cfa_offset 16
 446 0004 00AF     	 add r7,sp,#0
 447              	.LCFI46:
 448              	 .cfi_def_cfa_register 7
 449 0006 7860     	 str r0,[r7,#4]
1562:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   XMC_ASSERT("UART APP handle invalid", (handle != NULL));
1563:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h ****   return XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel);
 450              	 .loc 7 1563 0
 451 0008 7B68     	 ldr r3,[r7,#4]
 452 000a 1B68     	 ldr r3,[r3]
 453 000c 1846     	 mov r0,r3
 454 000e FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_IsEmpty
 455 0012 0346     	 mov r3,r0
1564:C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART\uart.h **** }
 456              	 .loc 7 1564 0
 457 0014 1846     	 mov r0,r3
 458 0016 0837     	 adds r7,r7,#8
 459              	.LCFI47:
 460              	 .cfi_def_cfa_offset 8
 461 0018 BD46     	 mov sp,r7
 462              	.LCFI48:
 463              	 .cfi_def_cfa_register 13
 464              	 
 465 001a 80BD     	 pop {r7,pc}
 466              	 .cfi_endproc
 467              	.LFE462:
 469              	 .comm result,2,2
 470              	 .comm valor_LDR,2,2
 471              	 .comm valor_potenciometro,2,2
 472              	 .comm humidity,4,4
 473              	 .comm temperature,4,4
 474              	 .comm receivedData,1,1
 475              	 .global confirm_mode_a
 476              	 .section .data.confirm_mode_a,"aw",%progbits
 477              	 .align 2
 480              	confirm_mode_a:
 481 0000 4D6F646F 	 .ascii "Modo alternando\012\000"
 481      20616C74 
 481      65726E61 
 481      6E646F0A 
 481      00
 482              	 .global confirm_mode_b
 483 0011 000000   	 .section .data.confirm_mode_b,"aw",%progbits
 484              	 .align 2
 487              	confirm_mode_b:
 488 0000 4D6F646F 	 .ascii "Modo rising edge\012\000"
 488      20726973 
 488      696E6720 
 488      65646765 
 488      0A00
 489              	 .global confirm_mode_c
 490 0012 0000     	 .section .data.confirm_mode_c,"aw",%progbits
 491              	 .align 2
 494              	confirm_mode_c:
 495 0000 4D6F646F 	 .ascii "Modo falling edge\012\000"
 495      2066616C 
 495      6C696E67 
 495      20656467 
 495      650A00
 496              	 .global confirm_read_potentiometer
 497 0013 00       	 .section .data.confirm_read_potentiometer,"aw",%progbits
 498              	 .align 2
 501              	confirm_read_potentiometer:
 502 0000 4D6F646F 	 .ascii "Modo Potenciometro\012\000"
 502      20506F74 
 502      656E6369 
 502      6F6D6574 
 502      726F0A00 
 503              	 .global confirm_read_ldr
 504              	 .section .data.confirm_read_ldr,"aw",%progbits
 505              	 .align 2
 508              	confirm_read_ldr:
 509 0000 4D6F646F 	 .ascii "Modo LDR\012\000"
 509      204C4452 
 509      0A00
 510              	 .global confirm_read_temperature
 511 000a 0000     	 .section .data.confirm_read_temperature,"aw",%progbits
 512              	 .align 2
 515              	confirm_read_temperature:
 516 0000 54656D70 	 .ascii "Temperatura: \000"
 516      65726174 
 516      7572613A 
 516      2000
 517              	 .global confirm_read_humidity
 518 000e 0000     	 .section .data.confirm_read_humidity,"aw",%progbits
 519              	 .align 2
 522              	confirm_read_humidity:
 523 0000 48756D69 	 .ascii "Humidade: \000"
 523      64616465 
 523      3A2000
 524              	 .global error
 525 000b 00       	 .section .data.error,"aw",%progbits
 526              	 .align 2
 529              	error:
 530 0000 43C3B364 	 .ascii "C\303\263digo inv\303\241lido\012\000"
 530      69676F20 
 530      696E76C3 
 530      A16C6964 
 530      6F0A00
 531              	 .global runTime
 532 0013 00       	 .section .bss.runTime,"aw",%nobits
 533              	 .align 2
 536              	runTime:
 537 0000 00000000 	 .space 12
 537      00000000 
 537      00000000 
 538              	 .global __aeabi_f2d
 539              	 .section .rodata
 540              	 .align 2
 541              	.LC0:
 542 0000 252E3266 	 .ascii "%.2f C\015\012\000"
 542      20430D0A 
 542      00
 543 0009 000000   	 .align 2
 544              	.LC1:
 545 000c 252E3266 	 .ascii "%.2f %%\015\012\000"
 545      2025250D 
 545      0A00
 546 0016 0000     	 .section .text.main,"ax",%progbits
 547              	 .align 2
 548              	 .global main
 549              	 .thumb
 550              	 .thumb_func
 552              	main:
 553              	.LFB537:
 554              	 .file 8 "../main.c"
   1:../main.c     **** /*
   2:../main.c     ****  * main.c
   3:../main.c     ****  *
   4:../main.c     ****  *  Created on: 2024 Feb 28 14:45:30
   5:../main.c     ****  *  Author: Catarina
   6:../main.c     ****  */
   7:../main.c     **** 
   8:../main.c     **** #include "DAVE.h"                 //Declarations from DAVE Code Generation (includes SFR declaratio
   9:../main.c     **** #include "main.h"
  10:../main.c     **** #include "enums.h"
  11:../main.c     **** #include "uart.h"
  12:../main.c     **** #include "i2c.h"
  13:../main.c     **** #include "can.h"
  14:../main.c     **** #include "interrupt.h"
  15:../main.c     **** 
  16:../main.c     **** extern I2C_MASTER_t I2C_MASTER_0; // Declarao do I2C_0
  17:../main.c     **** time_struct_t runTime = {0};
  18:../main.c     **** 
  19:../main.c     **** int main(void){
 555              	 .loc 8 19 0
 556              	 .cfi_startproc
 557              	 
 558              	 
 559 0000 B0B5     	 push {r4,r5,r7,lr}
 560              	.LCFI49:
 561              	 .cfi_def_cfa_offset 16
 562              	 .cfi_offset 4,-16
 563              	 .cfi_offset 5,-12
 564              	 .cfi_offset 7,-8
 565              	 .cfi_offset 14,-4
 566 0002 92B0     	 sub sp,sp,#72
 567              	.LCFI50:
 568              	 .cfi_def_cfa_offset 88
 569 0004 00AF     	 add r7,sp,#0
 570              	.LCFI51:
 571              	 .cfi_def_cfa_register 7
  20:../main.c     **** 	DAVE_STATUS_t dave_status;
  21:../main.c     **** 	dave_status = DAVE_Init();           /* Initialization of DAVE APPs  */
 572              	 .loc 8 21 0
 573 0006 FFF7FEFF 	 bl DAVE_Init
 574 000a 0346     	 mov r3,r0
 575 000c 87F84630 	 strb r3,[r7,#70]
  22:../main.c     **** 	bool ath10read = false;
 576              	 .loc 8 22 0
 577 0010 0023     	 movs r3,#0
 578 0012 87F84730 	 strb r3,[r7,#71]
  23:../main.c     **** 
  24:../main.c     **** 	static alinea_enum_t alinea = a;
  25:../main.c     **** 	static alineaB_enum_t alineaB = l;
  26:../main.c     **** 
  27:../main.c     **** 	//unsigned short int modeTime = 10;    // Durao de cada modo
  28:../main.c     **** 
  29:../main.c     **** 	if (dave_status != DAVE_STATUS_SUCCESS){
 579              	 .loc 8 29 0
 580 0016 97F84630 	 ldrb r3,[r7,#70]
 581 001a 002B     	 cmp r3,#0
 582 001c 00D0     	 beq .L20
 583              	.L21:
  30:../main.c     **** 		/* Placeholder for error handler code. The while loop below can be replaced with an user error ha
  31:../main.c     **** 		XMC_DEBUG("DAVE APPs initialization failed\n");
  32:../main.c     **** 		while(1U){}
 584              	 .loc 8 32 0 discriminator 1
 585 001e FEE7     	 b .L21
 586              	.L20:
 587              	.LBB10:
  33:../main.c     **** 	}
  34:../main.c     **** 
  35:../main.c     **** 	while(1U){  //Application loop
  36:../main.c     **** 		//Tarefa C
  37:../main.c     **** 		if(runTime.millis % 100 > 90 && ath10read == false){
 588              	 .loc 8 37 0
 589 0020 994B     	 ldr r3,.L44
 590 0022 1A68     	 ldr r2,[r3]
 591 0024 994B     	 ldr r3,.L44+4
 592 0026 A3FB0213 	 umull r1,r3,r3,r2
 593 002a 5B09     	 lsrs r3,r3,#5
 594 002c 6421     	 movs r1,#100
 595 002e 01FB03F3 	 mul r3,r1,r3
 596 0032 D31A     	 subs r3,r2,r3
 597 0034 5A2B     	 cmp r3,#90
 598 0036 0ED9     	 bls .L22
 599              	 .loc 8 37 0 is_stmt 0 discriminator 1
 600 0038 97F84730 	 ldrb r3,[r7,#71]
 601 003c 83F00103 	 eor r3,r3,#1
 602 0040 DBB2     	 uxtb r3,r3
 603 0042 002B     	 cmp r3,#0
 604 0044 07D0     	 beq .L22
  38:../main.c     **** 			updateTempAndHumidity(&temperature, &humidity);
 605              	 .loc 8 38 0 is_stmt 1
 606 0046 9248     	 ldr r0,.L44+8
 607 0048 9249     	 ldr r1,.L44+12
 608 004a FFF7FEFF 	 bl updateTempAndHumidity
  39:../main.c     **** 			ath10read = true;
 609              	 .loc 8 39 0
 610 004e 0123     	 movs r3,#1
 611 0050 87F84730 	 strb r3,[r7,#71]
 612 0054 02E0     	 b .L23
 613              	.L22:
  40:../main.c     **** 		}else{
  41:../main.c     **** 			ath10read = false;
 614              	 .loc 8 41 0
 615 0056 0023     	 movs r3,#0
 616 0058 87F84730 	 strb r3,[r7,#71]
 617              	.L23:
  42:../main.c     **** 		}
  43:../main.c     **** 
  44:../main.c     **** 
  45:../main.c     **** 		//Parte A
  46:../main.c     **** 		if (!UART_IsRXFIFOEmpty(&UART_0)) {
 618              	 .loc 8 46 0
 619 005c 8E48     	 ldr r0,.L44+16
 620 005e FFF7FEFF 	 bl UART_IsRXFIFOEmpty
 621 0062 0346     	 mov r3,r0
 622 0064 83F00103 	 eor r3,r3,#1
 623 0068 DBB2     	 uxtb r3,r3
 624 006a 002B     	 cmp r3,#0
 625 006c 00F0B080 	 beq .L24
  47:../main.c     **** 			// Recebe o dado da FIFO de recebimento da UART
  48:../main.c     **** 			receivedData = UART_GetReceivedWord(&UART_0);
 626              	 .loc 8 48 0
 627 0070 8948     	 ldr r0,.L44+16
 628 0072 FFF7FEFF 	 bl UART_GetReceivedWord
 629 0076 0346     	 mov r3,r0
 630 0078 1A46     	 mov r2,r3
 631 007a 884B     	 ldr r3,.L44+20
 632 007c 1A70     	 strb r2,[r3]
  49:../main.c     **** 
  50:../main.c     **** 			// Verifica o comando recebido
  51:../main.c     **** 			switch (receivedData) {
 633              	 .loc 8 51 0
 634 007e 874B     	 ldr r3,.L44+20
 635 0080 1B78     	 ldrb r3,[r3]
 636 0082 013B     	 subs r3,r3,#1
 637 0084 062B     	 cmp r3,#6
 638 0086 00F29980 	 bhi .L25
 639 008a 01A2     	 adr r2,.L27
 640 008c 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 641              	 .p2align 2
 642              	.L27:
 643 0090 AD000000 	 .word .L26+1
 644 0094 C7000000 	 .word .L28+1
 645 0098 E1000000 	 .word .L29+1
 646 009c FB000000 	 .word .L30+1
 647 00a0 15010000 	 .word .L31+1
 648 00a4 2F010000 	 .word .L32+1
 649 00a8 79010000 	 .word .L33+1
 650              	 .p2align 1
 651              	.L26:
 652              	.LBB11:
  52:../main.c     **** 	       	   	   case CONFIG_MODE_A:
  53:../main.c     **** 	       	   		   // Envia a resposta de confirmao do modo A pela UART
  54:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_mode_a, strlen(confirm_mode_a));
 653              	 .loc 8 54 0
 654 00ac 7C48     	 ldr r0,.L44+24
 655 00ae FFF7FEFF 	 bl strlen
 656 00b2 0346     	 mov r3,r0
 657 00b4 7848     	 ldr r0,.L44+16
 658 00b6 7A49     	 ldr r1,.L44+24
 659 00b8 1A46     	 mov r2,r3
 660 00ba FFF7FEFF 	 bl UART_Transmit
  55:../main.c     **** 	       	   		   alinea = a;
 661              	 .loc 8 55 0
 662 00be 794B     	 ldr r3,.L44+28
 663 00c0 0022     	 movs r2,#0
 664 00c2 1A70     	 strb r2,[r3]
  56:../main.c     **** 	       		   break;
 665              	 .loc 8 56 0
 666 00c4 84E0     	 b .L24
 667              	.L28:
  57:../main.c     **** 	       	   	   case CONFIG_MODE_B:
  58:../main.c     **** 	       	   		   // Envia a resposta de confirmao do modo B pela UART
  59:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_mode_b, strlen(confirm_mode_b));
 668              	 .loc 8 59 0
 669 00c6 7848     	 ldr r0,.L44+32
 670 00c8 FFF7FEFF 	 bl strlen
 671 00cc 0346     	 mov r3,r0
 672 00ce 7248     	 ldr r0,.L44+16
 673 00d0 7549     	 ldr r1,.L44+32
 674 00d2 1A46     	 mov r2,r3
 675 00d4 FFF7FEFF 	 bl UART_Transmit
  60:../main.c     **** 	       	   		   alinea = b;
 676              	 .loc 8 60 0
 677 00d8 724B     	 ldr r3,.L44+28
 678 00da 0122     	 movs r2,#1
 679 00dc 1A70     	 strb r2,[r3]
  61:../main.c     **** 	       		   break;
 680              	 .loc 8 61 0
 681 00de 77E0     	 b .L24
 682              	.L29:
  62:../main.c     **** 	       	   	   case CONFIG_MODE_C:
  63:../main.c     **** 	       	   		   // Envia a resposta de confirmao do modo C pela UART
  64:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_mode_c, strlen(confirm_mode_c));
 683              	 .loc 8 64 0
 684 00e0 7248     	 ldr r0,.L44+36
 685 00e2 FFF7FEFF 	 bl strlen
 686 00e6 0346     	 mov r3,r0
 687 00e8 6B48     	 ldr r0,.L44+16
 688 00ea 7049     	 ldr r1,.L44+36
 689 00ec 1A46     	 mov r2,r3
 690 00ee FFF7FEFF 	 bl UART_Transmit
  65:../main.c     **** 	       	   		   alinea = c;
 691              	 .loc 8 65 0
 692 00f2 6C4B     	 ldr r3,.L44+28
 693 00f4 0222     	 movs r2,#2
 694 00f6 1A70     	 strb r2,[r3]
  66:../main.c     **** 	       		   break;
 695              	 .loc 8 66 0
 696 00f8 6AE0     	 b .L24
 697              	.L30:
  67:../main.c     **** 	       	   	   case READ_POTENTIOMETER:
  68:../main.c     **** 	       	   		   // Envia a resposta de confirmao de leitura do potencimetro pela UART
  69:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_read_potentiometer, strlen(confirm_re
 698              	 .loc 8 69 0
 699 00fa 6D48     	 ldr r0,.L44+40
 700 00fc FFF7FEFF 	 bl strlen
 701 0100 0346     	 mov r3,r0
 702 0102 6548     	 ldr r0,.L44+16
 703 0104 6A49     	 ldr r1,.L44+40
 704 0106 1A46     	 mov r2,r3
 705 0108 FFF7FEFF 	 bl UART_Transmit
  70:../main.c     **** 	       	   		   alineaB = p;
 706              	 .loc 8 70 0
 707 010c 694B     	 ldr r3,.L44+44
 708 010e 0122     	 movs r2,#1
 709 0110 1A70     	 strb r2,[r3]
  71:../main.c     **** 	       		   break;
 710              	 .loc 8 71 0
 711 0112 5DE0     	 b .L24
 712              	.L31:
  72:../main.c     **** 	       	   	   case READ_LDR:
  73:../main.c     **** 	       	   		   // Envia a resposta de confirmao de leitura do LDR pela UART
  74:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_read_ldr, strlen(confirm_read_ldr));
 713              	 .loc 8 74 0
 714 0114 6848     	 ldr r0,.L44+48
 715 0116 FFF7FEFF 	 bl strlen
 716 011a 0346     	 mov r3,r0
 717 011c 5E48     	 ldr r0,.L44+16
 718 011e 6649     	 ldr r1,.L44+48
 719 0120 1A46     	 mov r2,r3
 720 0122 FFF7FEFF 	 bl UART_Transmit
  75:../main.c     **** 	       	   		   alineaB = l;
 721              	 .loc 8 75 0
 722 0126 634B     	 ldr r3,.L44+44
 723 0128 0022     	 movs r2,#0
 724 012a 1A70     	 strb r2,[r3]
  76:../main.c     **** 	       		   break;
 725              	 .loc 8 76 0
 726 012c 50E0     	 b .L24
 727              	.L32:
  77:../main.c     **** 	       	   	   case READ_TEMPERATURE:
  78:../main.c     **** 	       	   		   // Envia a resposta de confirmao de leitura do LDR pela UART
  79:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_read_temperature, strlen(confirm_read
 728              	 .loc 8 79 0
 729 012e 6348     	 ldr r0,.L44+52
 730 0130 FFF7FEFF 	 bl strlen
 731 0134 0346     	 mov r3,r0
 732 0136 5848     	 ldr r0,.L44+16
 733 0138 6049     	 ldr r1,.L44+52
 734 013a 1A46     	 mov r2,r3
 735 013c FFF7FEFF 	 bl UART_Transmit
  80:../main.c     **** 	       	   		    char tempMessage[30];
  81:../main.c     **** 	                    sprintf(tempMessage, "%.2f C\r\n", temperature); // Formatar resposta
 736              	 .loc 8 81 0
 737 0140 534B     	 ldr r3,.L44+8
 738 0142 1B68     	 ldr r3,[r3]
 739 0144 1846     	 mov r0,r3
 740 0146 FFF7FEFF 	 bl __aeabi_f2d
 741 014a 0446     	 mov r4,r0
 742 014c 0D46     	 mov r5,r1
 743 014e 07F12003 	 add r3,r7,#32
 744 0152 1846     	 mov r0,r3
 745 0154 5A49     	 ldr r1,.L44+56
 746 0156 2246     	 mov r2,r4
 747 0158 2B46     	 mov r3,r5
 748 015a FFF7FEFF 	 bl sprintf
  82:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)tempMessage, strlen(tempMessage));
 749              	 .loc 8 82 0
 750 015e 07F12003 	 add r3,r7,#32
 751 0162 1846     	 mov r0,r3
 752 0164 FFF7FEFF 	 bl strlen
 753 0168 0246     	 mov r2,r0
 754 016a 07F12003 	 add r3,r7,#32
 755 016e 4A48     	 ldr r0,.L44+16
 756 0170 1946     	 mov r1,r3
 757 0172 FFF7FEFF 	 bl UART_Transmit
  83:../main.c     **** 
  84:../main.c     **** 	       	   	   break;
 758              	 .loc 8 84 0
 759 0176 2BE0     	 b .L24
 760              	.L33:
  85:../main.c     **** 	       	   	   case READ_HUMIDITY:
  86:../main.c     **** 	       	   			// Envia a resposta de confirmao de leitura do LDR pela UART
  87:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)confirm_read_humidity, strlen(confirm_read_hu
 761              	 .loc 8 87 0
 762 0178 5248     	 ldr r0,.L44+60
 763 017a FFF7FEFF 	 bl strlen
 764 017e 0346     	 mov r3,r0
 765 0180 4548     	 ldr r0,.L44+16
 766 0182 5049     	 ldr r1,.L44+60
 767 0184 1A46     	 mov r2,r3
 768 0186 FFF7FEFF 	 bl UART_Transmit
  88:../main.c     **** 				        char humMessage[30];
  89:../main.c     **** 	                    sprintf(humMessage, "%.2f %%\r\n", humidity);
 769              	 .loc 8 89 0
 770 018a 424B     	 ldr r3,.L44+12
 771 018c 1B68     	 ldr r3,[r3]
 772 018e 1846     	 mov r0,r3
 773 0190 FFF7FEFF 	 bl __aeabi_f2d
 774 0194 0446     	 mov r4,r0
 775 0196 0D46     	 mov r5,r1
 776 0198 3B46     	 mov r3,r7
 777 019a 1846     	 mov r0,r3
 778 019c 4A49     	 ldr r1,.L44+64
 779 019e 2246     	 mov r2,r4
 780 01a0 2B46     	 mov r3,r5
 781 01a2 FFF7FEFF 	 bl sprintf
  90:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)humMessage, strlen(humMessage));
 782              	 .loc 8 90 0
 783 01a6 3B46     	 mov r3,r7
 784 01a8 1846     	 mov r0,r3
 785 01aa FFF7FEFF 	 bl strlen
 786 01ae 0246     	 mov r2,r0
 787 01b0 3B46     	 mov r3,r7
 788 01b2 3948     	 ldr r0,.L44+16
 789 01b4 1946     	 mov r1,r3
 790 01b6 FFF7FEFF 	 bl UART_Transmit
  91:../main.c     **** 	               break;
 791              	 .loc 8 91 0
 792 01ba 09E0     	 b .L24
 793              	.L25:
  92:../main.c     **** 	       	   	   default:
  93:../main.c     **** 	       	   		   //Erro
  94:../main.c     **** 	                    UART_Transmit(&UART_0, (uint8_t*)error, strlen(error));
 794              	 .loc 8 94 0
 795 01bc 4348     	 ldr r0,.L44+68
 796 01be FFF7FEFF 	 bl strlen
 797 01c2 0346     	 mov r3,r0
 798 01c4 3448     	 ldr r0,.L44+16
 799 01c6 4149     	 ldr r1,.L44+68
 800 01c8 1A46     	 mov r2,r3
 801 01ca FFF7FEFF 	 bl UART_Transmit
  95:../main.c     **** 	       		   break;
 802              	 .loc 8 95 0
 803 01ce 00BF     	 nop
 804              	.L24:
 805              	.LBE11:
  96:../main.c     **** 	       }
  97:../main.c     **** 	  }
  98:../main.c     **** 
  99:../main.c     **** 	  //Tarefa B (LED Externo)
 100:../main.c     **** 	  valor_LDR = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Resultado_LDR);
 806              	 .loc 8 100 0
 807 01d0 3F48     	 ldr r0,.L44+72
 808 01d2 FFF7FEFF 	 bl ADC_MEASUREMENT_GetResult
 809 01d6 0346     	 mov r3,r0
 810 01d8 1A46     	 mov r2,r3
 811 01da 3E4B     	 ldr r3,.L44+76
 812 01dc 1A80     	 strh r2,[r3]
 101:../main.c     **** 	  valor_potenciometro = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Resultado_potenciometro);
 813              	 .loc 8 101 0
 814 01de 3E48     	 ldr r0,.L44+80
 815 01e0 FFF7FEFF 	 bl ADC_MEASUREMENT_GetResult
 816 01e4 0346     	 mov r3,r0
 817 01e6 1A46     	 mov r2,r3
 818 01e8 3C4B     	 ldr r3,.L44+84
 819 01ea 1A80     	 strh r2,[r3]
 102:../main.c     **** 	  /*
 103:../main.c     **** 	  if(runTime.seconds % (modeTime*5) >= 0 && runTime.seconds % (modeTime*5) < modeTime){
 104:../main.c     **** 	  	alineaB = p;
 105:../main.c     **** 	  }
 106:../main.c     **** 	  else{
 107:../main.c     **** 	  	alineaB = l;
 108:../main.c     **** 	  }
 109:../main.c     **** 	*/
 110:../main.c     **** 
 111:../main.c     **** 	  if(alineaB == l){
 820              	 .loc 8 111 0
 821 01ec 314B     	 ldr r3,.L44+44
 822 01ee 1B78     	 ldrb r3,[r3]
 823 01f0 002B     	 cmp r3,#0
 824 01f2 04D1     	 bne .L35
 112:../main.c     **** 		  result = valor_LDR;
 825              	 .loc 8 112 0
 826 01f4 374B     	 ldr r3,.L44+76
 827 01f6 1A88     	 ldrh r2,[r3]
 828 01f8 394B     	 ldr r3,.L44+88
 829 01fa 1A80     	 strh r2,[r3]
 830 01fc 07E0     	 b .L36
 831              	.L35:
 113:../main.c     **** 	  } else if(alineaB == p) {
 832              	 .loc 8 113 0
 833 01fe 2D4B     	 ldr r3,.L44+44
 834 0200 1B78     	 ldrb r3,[r3]
 835 0202 012B     	 cmp r3,#1
 836 0204 03D1     	 bne .L36
 114:../main.c     **** 		  result = valor_potenciometro;
 837              	 .loc 8 114 0
 838 0206 354B     	 ldr r3,.L44+84
 839 0208 1A88     	 ldrh r2,[r3]
 840 020a 354B     	 ldr r3,.L44+88
 841 020c 1A80     	 strh r2,[r3]
 842              	.L36:
 115:../main.c     **** 	  }
 116:../main.c     **** 
 117:../main.c     **** 	  uint32_t dutyCycle = (result * (8000 - 1500)) / 4096 + 1500;
 843              	 .loc 8 117 0
 844 020e 344B     	 ldr r3,.L44+88
 845 0210 1B88     	 ldrh r3,[r3]
 846 0212 1A46     	 mov r2,r3
 847 0214 41F66413 	 movw r3,#6500
 848 0218 03FB02F3 	 mul r3,r3,r2
 849 021c 002B     	 cmp r3,#0
 850 021e 01DA     	 bge .L37
 851 0220 03F6FF73 	 addw r3,r3,#4095
 852              	.L37:
 853 0224 1B13     	 asrs r3,r3,#12
 854 0226 03F2DC53 	 addw r3,r3,#1500
 855 022a 3B64     	 str r3,[r7,#64]
 118:../main.c     **** 	  PWM_SetDutyCycle(&PWM_0, dutyCycle);
 856              	 .loc 8 118 0
 857 022c 2D48     	 ldr r0,.L44+92
 858 022e 396C     	 ldr r1,[r7,#64]
 859 0230 FFF7FEFF 	 bl PWM_SetDutyCycle
 119:../main.c     **** 
 120:../main.c     **** 
 121:../main.c     **** 	  //Tarefa_A
 122:../main.c     **** 	  /*
 123:../main.c     **** 	  if(runTime.seconds % (modeTime*3) >= 0 && runTime.seconds % (modeTime*3) < modeTime){
 124:../main.c     **** 		  alinea = a;
 125:../main.c     **** 	  }else if(runTime.seconds % (modeTime*3) >= modeTime && runTime.seconds % (modeTime*3) < (modeTim
 126:../main.c     **** 		  alinea = b;
 127:../main.c     **** 	  }else{
 128:../main.c     **** 		  alinea = c;
 129:../main.c     **** 	  }
 130:../main.c     **** 	  */
 131:../main.c     **** 	  switch(alinea){
 860              	 .loc 8 131 0
 861 0234 1B4B     	 ldr r3,.L44+28
 862 0236 1B78     	 ldrb r3,[r3]
 863 0238 012B     	 cmp r3,#1
 864 023a 13D0     	 beq .L39
 865 023c 022B     	 cmp r3,#2
 866 023e 19D0     	 beq .L40
 867 0240 002B     	 cmp r3,#0
 868 0242 00D0     	 beq .L41
 132:../main.c     **** 	  case a:
 133:../main.c     **** 		  PIN_INTERRUPT_Disable(&PIN_INTERRUPT_0);
 134:../main.c     **** 		  //timer_status = TIMER_Start(&TIMER_0);
 135:../main.c     **** 		  if(runTime.seconds % 2 == 0)
 136:../main.c     **** 			  DIGITAL_IO_ToggleOutput(&DIGITAL_IO_0);
 137:../main.c     **** 		  break;
 138:../main.c     **** 	  case b:
 139:../main.c     **** 		  //timer_status = TIMER_Stop(&TIMER_0);
 140:../main.c     **** 		  PIN_INTERRUPT_Enable(&PIN_INTERRUPT_0);
 141:../main.c     **** 		  PIN_INTERRUPT_SetEdgeSensitivity(&PIN_INTERRUPT_0, PIN_INTERRUPT_EDGE_RISING);
 142:../main.c     **** 		  break;
 143:../main.c     **** 	  case c:
 144:../main.c     **** 		  //timer_status = TIMER_Stop(&TIMER_0);
 145:../main.c     **** 		  PIN_INTERRUPT_Enable(&PIN_INTERRUPT_0);
 146:../main.c     **** 		  PIN_INTERRUPT_SetEdgeSensitivity(&PIN_INTERRUPT_0, PIN_INTERRUPT_EDGE_FALLING);
 147:../main.c     **** 		  break;
 148:../main.c     **** 	  default:
 149:../main.c     **** 		  break;
 869              	 .loc 8 149 0
 870 0244 1EE0     	 b .L43
 871              	.L41:
 133:../main.c     **** 		  //timer_status = TIMER_Start(&TIMER_0);
 872              	 .loc 8 133 0
 873 0246 2848     	 ldr r0,.L44+96
 874 0248 FFF7FEFF 	 bl PIN_INTERRUPT_Disable
 135:../main.c     **** 			  DIGITAL_IO_ToggleOutput(&DIGITAL_IO_0);
 875              	 .loc 8 135 0
 876 024c 0E4B     	 ldr r3,.L44
 877 024e 9B88     	 ldrh r3,[r3,#4]
 878 0250 03F00103 	 and r3,r3,#1
 879 0254 9BB2     	 uxth r3,r3
 880 0256 002B     	 cmp r3,#0
 881 0258 03D1     	 bne .L42
 136:../main.c     **** 		  break;
 882              	 .loc 8 136 0
 883 025a 2448     	 ldr r0,.L44+100
 884 025c FFF7FEFF 	 bl DIGITAL_IO_ToggleOutput
 137:../main.c     **** 	  case b:
 885              	 .loc 8 137 0
 886 0260 10E0     	 b .L43
 887              	.L42:
 888 0262 0FE0     	 b .L43
 889              	.L39:
 140:../main.c     **** 		  PIN_INTERRUPT_SetEdgeSensitivity(&PIN_INTERRUPT_0, PIN_INTERRUPT_EDGE_RISING);
 890              	 .loc 8 140 0
 891 0264 2048     	 ldr r0,.L44+96
 892 0266 FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 141:../main.c     **** 		  break;
 893              	 .loc 8 141 0
 894 026a 1F48     	 ldr r0,.L44+96
 895 026c 0121     	 movs r1,#1
 896 026e FFF7FEFF 	 bl PIN_INTERRUPT_SetEdgeSensitivity
 142:../main.c     **** 	  case c:
 897              	 .loc 8 142 0
 898 0272 07E0     	 b .L43
 899              	.L40:
 145:../main.c     **** 		  PIN_INTERRUPT_SetEdgeSensitivity(&PIN_INTERRUPT_0, PIN_INTERRUPT_EDGE_FALLING);
 900              	 .loc 8 145 0
 901 0274 1C48     	 ldr r0,.L44+96
 902 0276 FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 146:../main.c     **** 		  break;
 903              	 .loc 8 146 0
 904 027a 1B48     	 ldr r0,.L44+96
 905 027c 0221     	 movs r1,#2
 906 027e FFF7FEFF 	 bl PIN_INTERRUPT_SetEdgeSensitivity
 147:../main.c     **** 	  default:
 907              	 .loc 8 147 0
 908 0282 00BF     	 nop
 909              	.L43:
 910              	.LBE10:
 150:../main.c     **** 	  }
 151:../main.c     ****   }
 911              	 .loc 8 151 0 discriminator 2
 912 0284 CCE6     	 b .L20
 913              	.L45:
 914 0286 00BF     	 .align 2
 915              	.L44:
 916 0288 00000000 	 .word runTime
 917 028c 1F85EB51 	 .word 1374389535
 918 0290 00000000 	 .word temperature
 919 0294 00000000 	 .word humidity
 920 0298 00000000 	 .word UART_0
 921 029c 00000000 	 .word receivedData
 922 02a0 00000000 	 .word confirm_mode_a
 923 02a4 00000000 	 .word alinea.11883
 924 02a8 00000000 	 .word confirm_mode_b
 925 02ac 00000000 	 .word confirm_mode_c
 926 02b0 00000000 	 .word confirm_read_potentiometer
 927 02b4 00000000 	 .word alineaB.11884
 928 02b8 00000000 	 .word confirm_read_ldr
 929 02bc 00000000 	 .word confirm_read_temperature
 930 02c0 00000000 	 .word .LC0
 931 02c4 00000000 	 .word confirm_read_humidity
 932 02c8 0C000000 	 .word .LC1
 933 02cc 00000000 	 .word error
 934 02d0 00000000 	 .word ADC_MEASUREMENT_Resultado_LDR_handle
 935 02d4 00000000 	 .word valor_LDR
 936 02d8 00000000 	 .word ADC_MEASUREMENT_Resultado_potenciometro_handle
 937 02dc 00000000 	 .word valor_potenciometro
 938 02e0 00000000 	 .word result
 939 02e4 00000000 	 .word PWM_0
 940 02e8 00000000 	 .word PIN_INTERRUPT_0
 941 02ec 00000000 	 .word DIGITAL_IO_0
 942              	 .cfi_endproc
 943              	.LFE537:
 945              	 .section .bss.alinea.11883,"aw",%nobits
 948              	alinea.11883:
 949 0000 00       	 .space 1
 950              	 .section .bss.alineaB.11884,"aw",%nobits
 953              	alineaB.11884:
 954 0000 00       	 .space 1
 955              	 .text
 956              	.Letext0:
 957              	 .file 9 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 958              	 .file 10 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 959              	 .file 11 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Infineon/XMC4200_series/Include/XMC4200.h"
 960              	 .file 12 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc4_scu.h"
 961              	 .file 13 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc4_gpio.h"
 962              	 .file 14 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_ccu4.h"
 963              	 .file 15 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/GLOBAL_CCU4/global_ccu4.h"
 964              	 .file 16 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_eru.h"
 965              	 .file 17 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_vadc.h"
 966              	 .file 18 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/ANALOG_IO/analog_io.h"
 967              	 .file 19 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/ADC_MEASUREMENT/adc_measurement.h"
 968              	 .file 20 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PWM/pwm.h"
 969              	 .file 21 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/XMCLib/inc/xmc_uart.h"
 970              	 .file 22 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DAVE.h"
 971              	 .file 23 "../customtime.h"
 972              	 .file 24 "../enums.h"
 973              	 .file 25 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Libraries/CMSIS/Infineon/XMC4200_series/Include/system_XMC4200.h"
 974              	 .file 26 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PIN_INTERRUPT/pin_interrupt_extern.h"
 975              	 .file 27 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/DIGITAL_IO/digital_io_extern.h"
 976              	 .file 28 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/ADC_MEASUREMENT/adc_measurement_extern.h"
 977              	 .file 29 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/PWM/PWM_Extern.h"
 978              	 .file 30 "C:/LETI/2_ano/SISEM/Versao22-05-24/SISEM_2024_2DB_02_C/Dave/Generated/UART/uart_extern.h"
 979              	 .file 31 "../main.h"
 980              	 .file 32 "../uart.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:20     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:76     .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:81     .text.__NVIC_DisableIRQ:00000000 $t
    {standard input}:85     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
    {standard input}:154    .text.__NVIC_DisableIRQ:00000040 $d
    {standard input}:159    .text.XMC_GPIO_ToggleOutput:00000000 $t
    {standard input}:163    .text.XMC_GPIO_ToggleOutput:00000000 XMC_GPIO_ToggleOutput
    {standard input}:207    .text.PIN_INTERRUPT_Enable:00000000 $t
    {standard input}:211    .text.PIN_INTERRUPT_Enable:00000000 PIN_INTERRUPT_Enable
    {standard input}:249    .text.PIN_INTERRUPT_Disable:00000000 $t
    {standard input}:253    .text.PIN_INTERRUPT_Disable:00000000 PIN_INTERRUPT_Disable
    {standard input}:290    .text.DIGITAL_IO_ToggleOutput:00000000 $t
    {standard input}:294    .text.DIGITAL_IO_ToggleOutput:00000000 DIGITAL_IO_ToggleOutput
    {standard input}:334    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 $t
    {standard input}:338    .text.XMC_USIC_CH_RXFIFO_IsEmpty:00000000 XMC_USIC_CH_RXFIFO_IsEmpty
    {standard input}:384    .text.UART_GetReceivedWord:00000000 $t
    {standard input}:388    .text.UART_GetReceivedWord:00000000 UART_GetReceivedWord
    {standard input}:428    .text.UART_IsRXFIFOEmpty:00000000 $t
    {standard input}:432    .text.UART_IsRXFIFOEmpty:00000000 UART_IsRXFIFOEmpty
                            *COM*:00000002 result
                            *COM*:00000002 valor_LDR
                            *COM*:00000002 valor_potenciometro
                            *COM*:00000004 humidity
                            *COM*:00000004 temperature
                            *COM*:00000001 receivedData
    {standard input}:480    .data.confirm_mode_a:00000000 confirm_mode_a
    {standard input}:477    .data.confirm_mode_a:00000000 $d
    {standard input}:487    .data.confirm_mode_b:00000000 confirm_mode_b
    {standard input}:484    .data.confirm_mode_b:00000000 $d
    {standard input}:494    .data.confirm_mode_c:00000000 confirm_mode_c
    {standard input}:491    .data.confirm_mode_c:00000000 $d
    {standard input}:501    .data.confirm_read_potentiometer:00000000 confirm_read_potentiometer
    {standard input}:498    .data.confirm_read_potentiometer:00000000 $d
    {standard input}:508    .data.confirm_read_ldr:00000000 confirm_read_ldr
    {standard input}:505    .data.confirm_read_ldr:00000000 $d
    {standard input}:515    .data.confirm_read_temperature:00000000 confirm_read_temperature
    {standard input}:512    .data.confirm_read_temperature:00000000 $d
    {standard input}:522    .data.confirm_read_humidity:00000000 confirm_read_humidity
    {standard input}:519    .data.confirm_read_humidity:00000000 $d
    {standard input}:529    .data.error:00000000 error
    {standard input}:526    .data.error:00000000 $d
    {standard input}:536    .bss.runTime:00000000 runTime
    {standard input}:533    .bss.runTime:00000000 $d
    {standard input}:540    .rodata:00000000 $d
    {standard input}:547    .text.main:00000000 $t
    {standard input}:552    .text.main:00000000 main
    {standard input}:643    .text.main:00000090 $d
    {standard input}:650    .text.main:000000ac $t
    {standard input}:916    .text.main:00000288 $d
    {standard input}:948    .bss.alinea.11883:00000000 alinea.11883
    {standard input}:953    .bss.alineaB.11884:00000000 alineaB.11884
    {standard input}:949    .bss.alinea.11883:00000000 $d
    {standard input}:954    .bss.alineaB.11884:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_UART_CH_GetReceivedData
__aeabi_f2d
DAVE_Init
updateTempAndHumidity
strlen
UART_Transmit
sprintf
ADC_MEASUREMENT_GetResult
PWM_SetDutyCycle
PIN_INTERRUPT_SetEdgeSensitivity
UART_0
ADC_MEASUREMENT_Resultado_LDR_handle
ADC_MEASUREMENT_Resultado_potenciometro_handle
PWM_0
PIN_INTERRUPT_0
DIGITAL_IO_0
