// Seed: 1357604710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    input tri id_5,
    output logic id_6,
    input wand id_7
);
  wire id_9;
  final begin : LABEL_0
    id_6 <= 1;
    $display(1);
    id_6 <= id_1;
  end
  assign id_6 = 1;
  buf primCall (id_6, id_4);
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10, id_11, id_12;
  parameter id_13 = -1;
endmodule
