// Seed: 814527359
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  wire id_4;
  assign {id_0, 1} = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    output wand id_9,
    output supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input logic id_13,
    output wand id_14,
    input tri id_15,
    input tri1 id_16,
    input wor id_17,
    input tri0 id_18,
    input uwire id_19,
    input supply1 id_20,
    input tri id_21,
    input tri0 id_22,
    input tri id_23,
    output wor id_24,
    input tri0 id_25,
    input tri0 id_26,
    output tri0 id_27,
    input wand id_28,
    output tri1 id_29,
    input tri0 id_30,
    input wor id_31,
    output logic id_32,
    input uwire id_33,
    input wand id_34,
    output tri1 id_35,
    output wire id_36
    , id_43,
    input wire id_37,
    input tri0 id_38,
    output wire id_39,
    input wor id_40,
    output wor id_41
);
  wire id_44;
  wire id_45;
  assign id_43[1==1'b0] = 1 ? 1 : 1;
  module_0(
      id_40, id_40, id_35
  );
  tri1 id_46, id_47;
  logic id_48;
  wire  id_49;
  assign id_48 = id_13;
  assign id_27 = id_26 ? 1 * 1 : 1;
  wire id_50;
  task id_51;
    begin
      if (1) begin : id_52
        id_32 <= 1;
        $display(id_33);
        if (id_30 && "") id_48 <= 1'd0;
      end
    end
  endtask
  assign id_46 = 1;
  wire id_53;
endmodule
