
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186605                       # Simulator instruction rate (inst/s)
host_op_rate                                   235167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 234791                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369432                       # Number of bytes of host memory used
host_seconds                                 42203.67                       # Real time elapsed on the host
sim_insts                                  7875425828                       # Number of instructions simulated
sim_ops                                    9924891610                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       158976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       103552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       158848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        81792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       158848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1311872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       653440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            653440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1241                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10249                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5105                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5105                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16043496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       426276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15345953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10450232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16030579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8254262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16030579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132391136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       426276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3733148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65943678                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65943678                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65943678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16043496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       426276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15345953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10450232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16030579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8254262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16030579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198334814                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759112                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586833                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759112                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282305                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121421     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323435      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515883                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407576                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178376                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7087                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536880                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241047                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99988                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64831                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28616                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747694                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159233                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423333                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308061                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877631     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335486      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090896      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471796      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594844      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570816      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324961      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308061                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242333     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796791     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976895     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423333                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442780                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946576                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120327                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201311                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933423                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054670                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335842                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316761                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22108928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17840985     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562202      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731691      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721306      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196677      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833968      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62764      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113472      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22108928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113472                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930297                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068900                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978327                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307029                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434135                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1875933                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1538852                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       186235                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       766953                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          731706                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          190492                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8183                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17865178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10669332                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1875933                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       922198                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2344104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         534428                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        979336                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1103299                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       184726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21533766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19189662     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253458      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          293019      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          160980      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          184811      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          102769      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69932      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          181106      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1098029      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21533766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078944                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448994                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17720161                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1127624                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2323955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18821                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        343202                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       303821                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1946                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13022433                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10014                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        343202                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17749421                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         407159                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       639912                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2314298                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        79771                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13012855                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         19690                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        37231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18076244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     60573976                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     60573976                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15356672                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2719543                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3393                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           219017                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1246383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       675098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       149786                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12989416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12249464                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1679509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3898868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21533766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16376297     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2072308      9.62%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1112662      5.17%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       774383      3.60%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       675232      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       344469      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        84064      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        53782      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        40569      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21533766                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3273     12.10%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11837     43.76%     55.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11937     44.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10250005     83.68%     83.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191413      1.56%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1494      0.01%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1136597      9.28%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       669955      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12249464                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515490                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27047                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002208                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46078030                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14672448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12040046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12276511                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30599                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       228710                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        16578                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          747                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        343202                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         361727                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13475                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12992828                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1246383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       675098                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       105060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       212749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12067596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1066217                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       181868                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1735966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1685449                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            669749                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507837                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12040335                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12040046                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7154100                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18739046                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506678                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9018796                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11064130                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1928867                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       187161                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21190564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.522125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.340043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16669668     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2096873      9.90%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       879370      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       527372      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       364910      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       235800      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       123202      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98403      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       194966      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21190564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9018796                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11064130                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1676184                       # Number of memory references committed
system.switch_cpus1.commit.loads              1017668                       # Number of loads committed
system.switch_cpus1.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1583299                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9974800                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225017                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       194966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33988530                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26329238                       # The number of ROB writes
system.switch_cpus1.timesIdled                 276074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2228974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9018796                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11064130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9018796                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.634802                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.634802                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.379535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.379535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        54425210                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16707384                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12149553                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3010                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1928344                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1578202                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       190520                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       789704                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          756837                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          198226                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8617                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18553631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10784973                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1928344                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       955063                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2249509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         522137                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        510862                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1137129                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       190479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21643638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19394129     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          104117      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          166200      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          224576      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          232313      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195839      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          109980      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          163149      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1053335      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21643638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081150                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453861                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18364456                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       702368                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2245209                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2663                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        328939                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       316903                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13235185                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        328939                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18414958                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         136910                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       449189                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2197978                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       115661                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13229839                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16414                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18457031                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     61544404                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     61544404                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15952699                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2504332                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           345885                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1240555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       669548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7838                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       219295                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13213214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12529468                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1901                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1494346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3595929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21643638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578898                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.266964                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16298489     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2232608     10.32%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1119727      5.17%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       816686      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       647304      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       264500      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       166120      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        86720      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11484      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21643638                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2594     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8077     38.31%     50.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10415     49.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10538888     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187068      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1134728      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       667216      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12529468                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527274                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21086                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46725561                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14710898                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12339001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12550554                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25630                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       204313                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10340                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        328939                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         109390                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11810                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13216510                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1240555                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       669548                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       110140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       218218                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12354855                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1067076                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       174613                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1734230                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1754422                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            667154                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.519926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12339133                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12339001                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7084152                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19098583                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.519258                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370926                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9299335                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11442449                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1774073                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       192700                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21314699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.536834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16580972     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2366305     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       876207      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       417280      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       375988      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       202899      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       163321      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        80299      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251428      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21314699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9299335                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11442449                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1695450                       # Number of memory references committed
system.switch_cpus2.commit.loads              1036242                       # Number of loads committed
system.switch_cpus2.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1649982                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10309487                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       235586                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251428                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34279728                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           26762001                       # The number of ROB writes
system.switch_cpus2.timesIdled                 283571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2119102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9299335                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11442449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9299335                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.555316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.555316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391341                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391341                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        55598318                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17190037                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12263918                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1868439                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1531932                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       185611                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       789580                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          729253                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          191565                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8263                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17889598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10628823                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1868439                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       920818                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2338003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         525763                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        990010                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1103813                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       184378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21554660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.948759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19216657     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          252719      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          292130      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          161104      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          186710      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          102548      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           69601      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          180772      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1092419      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21554660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078629                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447289                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17744529                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1138134                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2319258                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        17619                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        335117                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       303183                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1932                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12978140                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10161                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        335117                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17771865                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         299249                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       761693                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2310444                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        76289                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12969793                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18751                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        36094                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18022977                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     60392294                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     60392294                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15384599                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2638366                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3444                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1941                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           208543                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1242815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       674755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17702                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       149111                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12949632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12239160                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17296                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1620065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3745719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21554660                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567820                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258920                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16398920     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2072477      9.61%     85.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1114652      5.17%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       771599      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       674222      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       345345      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        83446      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        53699      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        40300      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21554660                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2978     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         11764     44.05%     55.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11963     44.80%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10243905     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191255      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1497      0.01%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1132929      9.26%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       669574      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12239160                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515057                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26705                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46076979                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14573280                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12033762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12265865                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        30660                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       223345                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15068                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          749                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        335117                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         256643                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12138                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12953110                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1242815                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       674755                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1942                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       107707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       103979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       211686                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12057381                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1063622                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       181777                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1733012                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1686057                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            669390                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507407                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12034010                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12033762                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7153326                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18739937                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506413                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381716                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9035175                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11084103                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1869159                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3022                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       186574                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21219542                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522354                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.340562                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16692072     78.66%     78.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2099083      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       880721      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       528218      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       365651      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       236612      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       122695      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        98830      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       195660      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21219542                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9035175                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11084103                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1679157                       # Number of memory references committed
system.switch_cpus3.commit.loads              1019470                       # Number of loads committed
system.switch_cpus3.commit.membars               1508                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1586135                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9992789                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       225405                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       195660                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            33977079                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26241667                       # The number of ROB writes
system.switch_cpus3.timesIdled                 276343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2208080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9035175                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11084103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9035175                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.630025                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.630025                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380224                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380224                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        54390505                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16702400                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12109541                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3018                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1929759                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1579038                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       190565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       789889                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          756656                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          198079                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8554                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18560862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10791122                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1929759                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       954735                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2250055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         521813                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        521321                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1137655                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       190616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     21661031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.954039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19410976     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          104185      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          165813      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          224390      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          232041      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          196672      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          109300      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          164298      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1053356      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     21661031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081209                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454119                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18370902                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       713157                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2245735                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2668                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        328566                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       317463                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13241117                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        328566                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18421525                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         140483                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       455863                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2198383                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       116208                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13235723                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16696                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        50104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18466736                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     61568513                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     61568513                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15963985                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2502746                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3229                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1658                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           346862                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1240078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       669929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7879                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       219498                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13219090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12536648                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1897                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1491932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3584390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     21661031                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578765                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.266667                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16312294     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2233532     10.31%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1121246      5.18%     90.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       818064      3.78%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       646689      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       265000      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       166008      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        86956      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11242      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     21661031                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2583     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8097     38.38%     50.63% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10415     49.37%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10545460     84.12%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       187255      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1569      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1134628      9.05%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       667736      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12536648                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527576                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              21095                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46757318                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14714323                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12346944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12557743                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        25341                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       203068                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10222                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        328566                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         112701                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11759                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13222351                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1240078                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       669929                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1660                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       109636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       108422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       218058                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12362530                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1067412                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       174117                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1735089                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1755910                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            667677                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520249                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12347065                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12346944                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7088837                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19109059                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519593                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370967                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9305923                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11450664                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1771694                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       192750                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21332465                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.536772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16596009     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2367196     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       875985      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       418348      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       376453      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       203463      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       163068      0.76%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        80625      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251318      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21332465                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9305923                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11450664                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1696717                       # Number of memory references committed
system.switch_cpus4.commit.loads              1037010                       # Number of loads committed
system.switch_cpus4.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1651168                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10316900                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       235767                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251318                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34303440                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26773296                       # The number of ROB writes
system.switch_cpus4.timesIdled                 283347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2101709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9305923                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11450664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9305923                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.553507                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.553507                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.391618                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.391618                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        55632236                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17201509                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12271011                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1874497                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1537700                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       186095                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       766369                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          731111                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          190341                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8176                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17851713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10661557                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1874497                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       921452                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2342332                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         534076                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        981568                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1102477                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       184602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21520535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.953216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19178203     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          253259      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          292766      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          160853      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          184678      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          102688      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           69899      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          180948      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1097241      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21520535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078884                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.448667                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17706769                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1129783                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2322207                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        18797                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        342976                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       303573                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1946                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13012797                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        10014                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        342976                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17736006                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         405625                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       643676                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2312537                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        79712                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13003231                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         19683                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        37184                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     18063037                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     60529110                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     60529110                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15345092                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2717945                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3392                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           218891                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1245465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       674575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        18155                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       149668                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12979736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12240203                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18273                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1678563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3896881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21520535                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.568769                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.260136                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16366977     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2070767      9.62%     85.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1111806      5.17%     90.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       773765      3.60%     94.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       674693      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       344244      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        83985      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        53757      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        40541      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21520535                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3276     12.12%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         11822     43.74%     55.86% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11930     44.14%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10242247     83.68%     83.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       191271      1.56%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1493      0.01%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1135758      9.28%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       669434      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12240203                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.515101                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              27028                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002208                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46046242                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14661822                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12030911                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12267231                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        30577                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       228602                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        16570                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          747                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked          104                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        342976                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         360240                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13470                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12983148                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         4584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1245465                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       674575                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       107606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       104988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       212594                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12058455                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1065402                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       181748                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1734632                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1684111                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            669230                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.507452                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12031200                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12030911                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7148786                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18724973                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.506293                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381778                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9011973                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11055660                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1927686                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       187021                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21177559                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.522046                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.339949                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16660081     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2095339      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       878664      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       526945      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       364660      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       235622      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       123117      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        98342      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       194789      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21177559                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9011973                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11055660                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1674868                       # Number of memory references committed
system.switch_cpus5.commit.loads              1016863                       # Number of loads committed
system.switch_cpus5.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1582043                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9967165                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       224829                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       194789                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33966051                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26309681                       # The number of ROB writes
system.switch_cpus5.timesIdled                 275858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2242205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9011973                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11055660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9011973                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.636797                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.636797                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.379248                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.379248                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        54384031                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16694899                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12140636                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3010                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2124966                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1769646                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       195284                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       804216                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          774165                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          228001                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9041                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18478419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11658807                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2124966                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1002166                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2428377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545404                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        962108                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1149526                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       186559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22217794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19789417     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          148202      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          186445      0.84%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          299211      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          125350      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          160216      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          188138      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86083      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1234732      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22217794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089424                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490634                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18369950                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1081941                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2416595                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348066                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322858                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14250488                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348066                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18389119                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          60051                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       969629                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398662                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        52260                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14161722                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7672                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        36156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19777815                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65848129                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65848129                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16499725                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3278040                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3383                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           183898                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1328276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       692329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7873                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157862                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13822146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13244770                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14339                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1705555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3493220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22217794                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596133                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318359                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16606302     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2559697     11.52%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1045003      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       587032      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       794060      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       246164      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       240005      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       129367      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10164      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22217794                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          91689     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12596     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11835     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11158421     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       180708      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1214082      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       689923      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13244770                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557376                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             116120                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48837793                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15531175                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12897242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13360890                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9890                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       255871                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348066                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          45906                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5737                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13825546                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1328276                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       692329                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       115071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225499                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13012538                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1193944                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       232232                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1883746                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1839170                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            689802                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547603                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12897340                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12897242                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7725896                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20759993                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.542751                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372153                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9599295                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11828639                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1996878                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       196721                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21869728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540868                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.360535                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16861318     77.10%     77.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2538829     11.61%     88.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       922614      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       458751      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       419323      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       175946      0.80%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       174698      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        82873      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       235376      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21869728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9599295                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11828639                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1753956                       # Number of memory references committed
system.switch_cpus6.commit.loads              1072392                       # Number of loads committed
system.switch_cpus6.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1714367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10649845                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       244306                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       235376                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35459804                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27999177                       # The number of ROB writes
system.switch_cpus6.timesIdled                 282886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1544946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9599295                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11828639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9599295                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.475467                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.475467                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403964                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403964                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        58548333                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18023041                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13176701                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1874218                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1537471                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       186063                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       766243                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          730990                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          190309                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8176                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17848825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10659925                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1874218                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       921299                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2341952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         534029                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        986561                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1102334                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       184595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21522220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19180268     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          253211      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          292720      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          160826      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          184646      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          102672      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           69906      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          180919      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1097052      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21522220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078872                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.448598                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17703801                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1134857                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2321830                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        18792                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        342937                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       303523                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1945                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13010692                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10013                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        342937                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17733034                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         415200                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       639148                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2312133                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79765                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13001133                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         19668                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        37225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     18059941                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     60519010                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     60519010                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15342073                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2717838                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3392                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           219039                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1245282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       674448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        18168                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       149626                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12977416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12237958                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18271                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1678415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3896568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21522220                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.568620                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.259992                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16369539     76.06%     76.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2070436      9.62%     85.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1111610      5.16%     90.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       773670      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       674566      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       344169      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        83960      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        53737      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40533      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21522220                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3268     12.09%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         11822     43.75%     55.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11930     44.15%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10240371     83.68%     83.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       191223      1.56%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1493      0.01%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1135574      9.28%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       669297      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12237958                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515006                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              27020                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002208                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46043424                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14659354                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12028662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12264978                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        30573                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       228611                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        16566                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          747                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked          129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        342937                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         369734                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13466                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12980828                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1245282                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       674448                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       107586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       212562                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12056235                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1065229                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       181720                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1734323                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1683808                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            669094                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.507359                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12028953                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12028662                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7147428                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18721273                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.506198                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381781                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9010231                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11053506                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1927512                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       186990                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21179283                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.521902                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.339786                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16662649     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2094976      9.89%     88.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       878480      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       526850      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       364591      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       235578      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       123092      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        98322      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       194745      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21179283                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9010231                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11053506                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1674549                       # Number of memory references committed
system.switch_cpus7.commit.loads              1016671                       # Number of loads committed
system.switch_cpus7.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1581754                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9965212                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       224785                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       194745                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            33965491                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26305002                       # The number of ROB writes
system.switch_cpus7.timesIdled                 275851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2240520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9010231                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11053506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9010231                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.637306                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.637306                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.379175                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.379175                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        54373852                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16691733                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12138713                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3010                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548643                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35633903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439210598                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474844501                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35633903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439210598                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474844501                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35633903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439210598                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474844501                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515846.092473                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522068.849912                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515846.092473                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522068.849912                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515846.092473                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522068.849912                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238831059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1271951962                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238831059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1271951962                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238831059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1271951962                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444025.469176                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450248.482124                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444025.469176                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450248.482124                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444025.469176                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450248.482124                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1277                       # number of replacements
system.l21.tagsinuse                      4095.423408                       # Cycle average of tags in use
system.l21.total_refs                          337871                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5373                       # Sample count of references to valid blocks.
system.l21.avg_refs                         62.883119                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          169.044323                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.064975                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   618.233041                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3279.081069                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.041271                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007096                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.150936                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.800557                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3828                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3829                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2239                       # number of Writeback hits
system.l21.Writeback_hits::total                 2239                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3843                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3844                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3843                       # number of overall hits
system.l21.overall_hits::total                   3844                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1241                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1276                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1242                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1277                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1242                       # number of overall misses
system.l21.overall_misses::total                 1277                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28009169                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    616175278                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      644184447                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       573837                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       573837                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28009169                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    616749115                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       644758284                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28009169                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    616749115                       # number of overall miss cycles
system.l21.overall_miss_latency::total      644758284                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5069                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5105                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2239                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2239                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5085                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5121                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5085                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5121                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244821                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249951                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.062500                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244248                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249365                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244248                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249365                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 496515.131346                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 504846.745298                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       573837                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       573837                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 496577.387279                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 504900.770556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 496577.387279                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 504900.770556                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 814                       # number of writebacks
system.l21.writebacks::total                      814                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1241                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1276                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1242                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1277                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1242                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1277                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    526493250                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    551975574                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       501287                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       501287                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    526994537                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    552476861                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    526994537                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    552476861                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244821                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249951                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244248                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249365                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244248                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249365                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 424249.194198                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 432582.738245                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       501287                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       501287                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 424311.221417                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 432636.539546                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 424311.221417                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 432636.539546                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           850                       # number of replacements
system.l22.tagsinuse                      4095.343185                       # Cycle average of tags in use
system.l22.total_refs                          257614                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           79.570263                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.485908                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   400.732610                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3580.554403                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008419                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.097835                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.874159                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3038                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3040                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l22.Writeback_hits::total                  953                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3053                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3053                       # number of overall hits
system.l22.overall_hits::total                   3055                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          810                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          810                       # number of demand (read+write) misses
system.l22.demand_misses::total                   849                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          810                       # number of overall misses
system.l22.overall_misses::total                  849                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     50966702                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    371131455                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      422098157                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     50966702                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    371131455                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       422098157                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     50966702                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    371131455                       # number of overall miss cycles
system.l22.overall_miss_latency::total      422098157                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3848                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3863                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3863                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.210499                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.218308                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.209682                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.217469                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.209682                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.217469                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 458186.981481                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 497170.974087                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 458186.981481                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 497170.974087                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 458186.981481                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 497170.974087                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 429                       # number of writebacks
system.l22.writebacks::total                      429                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          810                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          810                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          810                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    312973455                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    361139957                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    312973455                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    361139957                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    312973455                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    361139957                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210499                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.209682                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.209682                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 425370.974087                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 425370.974087                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 425370.974087                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1221                       # number of replacements
system.l23.tagsinuse                      4095.493986                       # Cycle average of tags in use
system.l23.total_refs                          337855                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5317                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.542411                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          168.587430                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.123829                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   600.292009                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3297.490717                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.041159                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007110                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.146556                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.805051                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3817                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3818                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2233                       # number of Writeback hits
system.l23.Writeback_hits::total                 2233                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3832                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3833                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3832                       # number of overall hits
system.l23.overall_hits::total                   3833                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1188                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1221                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1188                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1221                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1188                       # number of overall misses
system.l23.overall_misses::total                 1221                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31113519                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    592684401                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      623797920                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31113519                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    592684401                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       623797920                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31113519                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    592684401                       # number of overall miss cycles
system.l23.overall_miss_latency::total      623797920                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5005                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5039                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2233                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2233                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5020                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5054                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5020                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5054                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.237363                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242310                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.236653                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.241591                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.236653                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.241591                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 942833.909091                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 498892.593434                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 510891.007371                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 942833.909091                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 498892.593434                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 510891.007371                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 942833.909091                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 498892.593434                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 510891.007371                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 779                       # number of writebacks
system.l23.writebacks::total                      779                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1188                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1221                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1188                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1221                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1188                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1221                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28742186                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    507321933                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    536064119                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28742186                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    507321933                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    536064119                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28742186                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    507321933                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    536064119                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.237363                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242310                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.236653                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.241591                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.236653                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.241591                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 870975.333333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 427038.664141                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 439036.952498                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 870975.333333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 427038.664141                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 439036.952498                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 870975.333333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 427038.664141                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 439036.952498                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           849                       # number of replacements
system.l24.tagsinuse                      4095.344905                       # Cycle average of tags in use
system.l24.total_refs                          257613                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4945                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.095652                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           79.571618                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.457020                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   400.763924                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3581.552343                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019427                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008168                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.097843                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.874402                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3037                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l24.Writeback_hits::total                  953                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3052                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3052                       # number of overall hits
system.l24.overall_hits::total                   3054                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          810                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          810                       # number of demand (read+write) misses
system.l24.demand_misses::total                   849                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          810                       # number of overall misses
system.l24.overall_misses::total                  849                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     37591107                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    363930249                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      401521356                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     37591107                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    363930249                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       401521356                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     37591107                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    363930249                       # number of overall miss cycles
system.l24.overall_miss_latency::total      401521356                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3847                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3888                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3862                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3903                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3862                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3903                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.210554                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.218364                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.209736                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.217525                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.209736                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.217525                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 963874.538462                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 449296.603704                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 472934.459364                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 963874.538462                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 449296.603704                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 472934.459364                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 963874.538462                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 449296.603704                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 472934.459364                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 429                       # number of writebacks
system.l24.writebacks::total                      429                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          809                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             848                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          809                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              848                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          809                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             848                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     34789519                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    305410931                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    340200450                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     34789519                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    305410931                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    340200450                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     34789519                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    305410931                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    340200450                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.210294                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.218107                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.209477                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.217269                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.209477                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.217269                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 892038.948718                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 377516.601978                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 401179.775943                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 892038.948718                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 377516.601978                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 401179.775943                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 892038.948718                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 377516.601978                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 401179.775943                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1276                       # number of replacements
system.l25.tagsinuse                      4095.422473                       # Cycle average of tags in use
system.l25.total_refs                          337867                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5372                       # Sample count of references to valid blocks.
system.l25.avg_refs                         62.894080                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          169.051816                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.061383                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   617.974670                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3279.334604                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.041272                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007095                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.150873                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.800619                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3826                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3827                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2237                       # number of Writeback hits
system.l25.Writeback_hits::total                 2237                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3841                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3842                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3841                       # number of overall hits
system.l25.overall_hits::total                   3842                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1240                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1275                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1241                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1276                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1241                       # number of overall misses
system.l25.overall_misses::total                 1276                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26703400                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    622679102                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      649382502                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       573832                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       573832                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26703400                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    623252934                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       649956334                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26703400                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    623252934                       # number of overall miss cycles
system.l25.overall_miss_latency::total      649956334                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5066                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5102                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2237                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2237                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           16                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5082                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5118                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5082                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5118                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.244769                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.249902                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.062500                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.244195                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.249316                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.244195                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.249316                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 762954.285714                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 502160.566129                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 509319.609412                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       573832                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       573832                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 762954.285714                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 502218.319098                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 509370.167712                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 762954.285714                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 502218.319098                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 509370.167712                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 813                       # number of writebacks
system.l25.writebacks::total                      813                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1240                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1275                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1241                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1276                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1241                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1276                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24188918                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    533626729                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    557815647                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       502032                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       502032                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24188918                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    534128761                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    558317679                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24188918                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    534128761                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    558317679                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.244769                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.249902                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.244195                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.249316                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.244195                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.249316                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 691111.942857                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 430344.136290                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 437502.468235                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       502032                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       502032                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 691111.942857                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 430401.902498                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 437553.039969                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 691111.942857                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 430401.902498                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 437553.039969                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           677                       # number of replacements
system.l26.tagsinuse                      4095.549079                       # Cycle average of tags in use
system.l26.total_refs                          245924                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4773                       # Sample count of references to valid blocks.
system.l26.avg_refs                         51.523989                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          124.229562                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    33.881304                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   325.528604                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3611.909608                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.008272                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.079475                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.881814                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         2818                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   2820                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l26.Writeback_hits::total                  892                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         2830                       # number of demand (read+write) hits
system.l26.demand_hits::total                    2832                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         2830                       # number of overall hits
system.l26.overall_hits::total                   2832                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          640                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          640                       # number of demand (read+write) misses
system.l26.demand_misses::total                   678                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          640                       # number of overall misses
system.l26.overall_misses::total                  678                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     56887851                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    293961331                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      350849182                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     56887851                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    293961331                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       350849182                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     56887851                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    293961331                       # number of overall miss cycles
system.l26.overall_miss_latency::total      350849182                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3458                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3498                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3470                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3510                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3470                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3510                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.185078                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.193825                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.184438                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.193162                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.184438                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.193162                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1497048.710526                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459314.579688                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 517476.669617                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1497048.710526                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459314.579688                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 517476.669617                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1497048.710526                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459314.579688                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 517476.669617                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 402                       # number of writebacks
system.l26.writebacks::total                      402                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          640                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          640                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          640                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     54158433                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    248042817                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302201250                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     54158433                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    248042817                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302201250                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     54158433                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    248042817                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302201250                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.185078                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.193825                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.193162                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.193162                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1425221.921053                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387566.901562                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 445724.557522                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1425221.921053                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387566.901562                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 445724.557522                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1425221.921053                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387566.901562                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 445724.557522                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1276                       # number of replacements
system.l27.tagsinuse                      4095.422613                       # Cycle average of tags in use
system.l27.total_refs                          337865                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5372                       # Sample count of references to valid blocks.
system.l27.avg_refs                         62.893708                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          169.057158                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.059901                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   617.837585                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3279.467969                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.041274                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007095                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.150839                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.800651                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3824                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3825                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2237                       # number of Writeback hits
system.l27.Writeback_hits::total                 2237                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3839                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3840                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3839                       # number of overall hits
system.l27.overall_hits::total                   3840                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1240                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1275                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1241                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1276                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1241                       # number of overall misses
system.l27.overall_misses::total                 1276                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     27159375                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    624130225                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      651289600                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       590005                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       590005                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     27159375                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    624720230                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       651879605                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     27159375                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    624720230                       # number of overall miss cycles
system.l27.overall_miss_latency::total      651879605                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5064                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5100                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2237                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2237                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5080                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5116                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5080                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5116                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.244866                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.062500                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.244291                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249414                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.244291                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249414                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 775982.142857                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 503330.826613                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 510815.372549                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       590005                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       590005                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 775982.142857                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 503400.668815                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 510877.433386                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 775982.142857                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 503400.668815                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 510877.433386                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 813                       # number of writebacks
system.l27.writebacks::total                      813                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1240                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1275                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1241                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1276                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1241                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1276                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     24643819                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    535038512                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    559682331                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       518205                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       518205                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     24643819                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    535556717                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    560200536                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     24643819                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    535556717                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    560200536                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.244866                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.244291                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249414                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.244291                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249414                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 704109.114286                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 431482.670968                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 438966.534118                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       518205                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       518205                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 704109.114286                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 431552.551974                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 439028.633229                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 704109.114286                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 431552.551974                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 439028.633229                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079303                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.797927                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071413                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46494964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46494964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102961                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797615                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202385                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332235                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846594409                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846594409                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848166073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848166073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848166073                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848166073                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260425.804831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260425.804831                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260287.574040                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260287.574040                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260287.574040                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260287.574040                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768634707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768634707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769019307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769019307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769019307                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769019307                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243345.446753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243345.446753                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243197.595133                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243197.595133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243197.595133                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243197.595133                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.030296                       # Cycle average of tags in use
system.cpu1.icache.total_refs               972782589                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1877958.666023                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.030296                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048125                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820561                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1103248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1103248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1103248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1103248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1103248                       # number of overall hits
system.cpu1.icache.overall_hits::total        1103248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35042886                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35042886                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35042886                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35042886                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35042886                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35042886                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1103299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1103299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1103299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1103299                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1103299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1103299                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 687115.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 687115.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 687115.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28387931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28387931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28387931                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 788553.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5085                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153833338                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5341                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28802.347500                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.670928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.329072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885433                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114567                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       779655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         779655                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       654714                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        654714                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1570                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1505                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1505                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1434369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1434369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1434369                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1434369                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17681                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          576                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          576                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18257                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18257                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4074076057                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4074076057                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    218549224                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    218549224                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4292625281                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4292625281                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4292625281                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4292625281                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       797336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       797336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1452626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1452626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1452626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1452626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022175                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012568                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012568                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230421.133250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230421.133250                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 379425.736111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 379425.736111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 235122.160322                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 235122.160322                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 235122.160322                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 235122.160322                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1005832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 143690.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2239                       # number of writebacks
system.cpu1.dcache.writebacks::total             2239                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12612                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          560                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          560                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13172                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13172                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5069                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5085                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    877839010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    877839010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1554010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1554010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    879393020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    879393020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    879393020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    879393020                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173177.946341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173177.946341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 97125.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97125.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172938.647001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172938.647001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172938.647001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172938.647001                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.266279                       # Cycle average of tags in use
system.cpu2.icache.total_refs               971587439                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1882921.393411                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.266279                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058119                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819337                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1137077                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1137077                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1137077                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1137077                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1137077                       # number of overall hits
system.cpu2.icache.overall_hits::total        1137077                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     56641919                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     56641919                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     56641919                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     56641919                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     56641919                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     56641919                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1137128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1137128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1137128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1137128                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1137128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1137128                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1110625.862745                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1110625.862745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1110625.862745                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       200212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       200212                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51457262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51457262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51457262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1255055.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3863                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148050965                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35943.424375                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.939157                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.060843                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870856                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129144                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       780304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         780304                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       656088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        656088                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1677                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1579                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1436392                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1436392                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1436392                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1436392                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12169                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           86                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12255                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12255                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12255                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12255                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2301255512                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2301255512                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6885449                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6885449                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2308140961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2308140961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2308140961                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2308140961                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       792473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       792473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       656174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       656174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1448647                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1448647                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1448647                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1448647                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015356                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015356                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008460                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008460                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 189108.021366                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 189108.021366                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80063.360465                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80063.360465                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 188342.795675                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 188342.795675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 188342.795675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 188342.795675                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu2.dcache.writebacks::total              953                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8321                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8321                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8392                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8392                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8392                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8392                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3848                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3848                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3863                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    575675947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    575675947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    576637447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    576637447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    576637447                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    576637447                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002667                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002667                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149603.936331                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 149603.936331                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.089098                       # Cycle average of tags in use
system.cpu3.icache.total_refs               972783107                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1885238.579457                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.089098                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048220                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820656                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1103766                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1103766                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1103766                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1103766                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1103766                       # number of overall hits
system.cpu3.icache.overall_hits::total        1103766                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37942436                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37942436                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37942436                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37942436                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37942436                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37942436                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1103813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1103813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1103813                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1103813                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1103813                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1103813                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 807285.872340                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 807285.872340                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 807285.872340                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 807285.872340                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 807285.872340                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 807285.872340                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31486409                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31486409                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31486409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31486409                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31486409                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31486409                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 926070.852941                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 926070.852941                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 926070.852941                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5020                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153831749                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5276                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29156.889500                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.487142                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.512858                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884715                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115285                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       776876                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         776876                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       655893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        655893                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1577                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1577                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1509                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1509                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1432769                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1432769                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1432769                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1432769                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17314                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17314                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          561                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17875                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17875                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17875                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17875                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3955323810                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3955323810                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    214143925                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    214143925                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4169467735                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4169467735                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4169467735                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4169467735                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       794190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       794190                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       656454                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       656454                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1509                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1509                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1450644                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1450644                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1450644                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1450644                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021801                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021801                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000855                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012322                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012322                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012322                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012322                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 228446.564052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 228446.564052                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 381718.226381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 381718.226381                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233256.936224                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233256.936224                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233256.936224                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233256.936224                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1464216                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       244036                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2233                       # number of writebacks
system.cpu3.dcache.writebacks::total             2233                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12309                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12309                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          546                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12855                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12855                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5005                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5005                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5020                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5020                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5020                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    853092334                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    853092334                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       970760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       970760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    854063094                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    854063094                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    854063094                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    854063094                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 170448.018781                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 170448.018781                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64717.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64717.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 170132.090438                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 170132.090438                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 170132.090438                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 170132.090438                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.034276                       # Cycle average of tags in use
system.cpu4.icache.total_refs               971587970                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1882922.422481                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.034276                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056145                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817363                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1137608                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1137608                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1137608                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1137608                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1137608                       # number of overall hits
system.cpu4.icache.overall_hits::total        1137608                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44250254                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44250254                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44250254                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44250254                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44250254                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44250254                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1137655                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1137655                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1137655                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1137655                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1137655                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1137655                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 941494.765957                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 941494.765957                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 941494.765957                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 941494.765957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 941494.765957                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 941494.765957                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38056631                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38056631                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38056631                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38056631                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38056631                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38056631                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 928210.512195                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 928210.512195                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 928210.512195                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3862                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148051856                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4118                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35952.369111                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   222.955007                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    33.044993                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.870918                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.129082                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       780735                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         780735                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       656586                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        656586                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1639                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1639                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1579                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1437321                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1437321                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1437321                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1437321                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12226                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12226                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           86                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12312                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12312                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12312                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12312                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2244394750                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2244394750                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6966794                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6966794                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2251361544                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2251361544                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2251361544                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2251361544                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       792961                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       792961                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       656672                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       656672                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1449633                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1449633                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1449633                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1449633                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015418                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015418                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000131                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008493                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008493                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008493                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008493                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 183575.556192                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 183575.556192                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81009.232558                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81009.232558                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 182859.124756                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 182859.124756                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 182859.124756                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 182859.124756                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu4.dcache.writebacks::total              953                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8379                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8379                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8450                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8450                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8450                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8450                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3847                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3847                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3862                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3862                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    568476359                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    568476359                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    569437859                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    569437859                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    569437859                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    569437859                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004851                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004851                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002664                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002664                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002664                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002664                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 147771.343644                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 147771.343644                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 147446.364319                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               512.026561                       # Cycle average of tags in use
system.cpu5.icache.total_refs               972781767                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1877957.079151                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.026561                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.048119                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.820555                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1102426                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1102426                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1102426                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1102426                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1102426                       # number of overall hits
system.cpu5.icache.overall_hits::total        1102426                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     33089968                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     33089968                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     33089968                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     33089968                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     33089968                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     33089968                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1102477                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1102477                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1102477                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1102477                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1102477                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1102477                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000046                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 648822.901961                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 648822.901961                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 648822.901961                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 648822.901961                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 648822.901961                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 648822.901961                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     27066073                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     27066073                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     27066073                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     27066073                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     27066073                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     27066073                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 751835.361111                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 751835.361111                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 751835.361111                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 751835.361111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 751835.361111                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 751835.361111                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5082                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               153832222                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5338                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              28818.325590                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   226.646833                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    29.353167                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.885339                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.114661                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       779049                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         779049                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       654204                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        654204                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1570                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1505                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1505                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1433253                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1433253                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1433253                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1433253                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17669                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17669                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          576                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          576                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18245                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18245                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18245                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18245                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4097139992                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4097139992                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    230861511                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    230861511                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4328001503                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4328001503                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4328001503                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4328001503                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       796718                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       796718                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       654780                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       654780                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1451498                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1451498                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1451498                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1451498                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022177                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022177                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000880                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012570                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012570                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012570                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012570                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 231882.958402                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 231882.958402                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 400801.234375                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 400801.234375                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 237215.757906                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 237215.757906                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 237215.757906                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 237215.757906                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets      1197162                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 171023.142857                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2237                       # number of writebacks
system.cpu5.dcache.writebacks::total             2237                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12603                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12603                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          560                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          560                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13163                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13163                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13163                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13163                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5066                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5066                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5082                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5082                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5082                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5082                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    884169083                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    884169083                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1553736                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1553736                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    885722819                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    885722819                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    885722819                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    885722819                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003501                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003501                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 174530.020332                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 174530.020332                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 97108.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 97108.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 174286.268989                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 174286.268989                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 174286.268989                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 174286.268989                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.792455                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974733032                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1969157.640404                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.792455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057360                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.786526                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1149471                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1149471                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1149471                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1149471                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1149471                       # number of overall hits
system.cpu6.icache.overall_hits::total        1149471                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     83931974                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     83931974                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     83931974                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     83931974                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     83931974                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     83931974                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1554295.814815                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1554295.814815                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1554295.814815                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1554295.814815                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1554295.814815                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1554295.814815                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     57386721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     57386721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     57386721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     57386721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     57386721                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     57386721                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1434668.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1434668.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1434668.025000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1434668.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1434668.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1434668.025000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3469                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144340021                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3725                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38748.998926                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.557127                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.442873                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857645                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142355                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       914477                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         914477                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       678187                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        678187                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1648                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1592664                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1592664                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1592664                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1592664                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8962                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8962                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           48                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9010                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9010                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1254199950                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1254199950                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1258081558                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1258081558                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1258081558                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1258081558                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139946.434948                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139946.434948                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139631.693452                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139631.693452                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139631.693452                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139631.693452                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu6.dcache.writebacks::total              892                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5540                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3470                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    482912436                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    482912436                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    483729162                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    483729162                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    483729162                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    483729162                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 139650.791209                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 139650.791209                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 139403.216715                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 139403.216715                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 139403.216715                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 139403.216715                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.025103                       # Cycle average of tags in use
system.cpu7.icache.total_refs               972781624                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1877956.803089                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.025103                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048117                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.820553                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1102283                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1102283                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1102283                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1102283                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1102283                       # number of overall hits
system.cpu7.icache.overall_hits::total        1102283                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34364698                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34364698                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34364698                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34364698                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34364698                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34364698                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1102334                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1102334                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1102334                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1102334                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1102334                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1102334                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 673817.607843                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 673817.607843                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 673817.607843                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 673817.607843                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 673817.607843                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 673817.607843                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     27525905                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     27525905                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     27525905                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     27525905                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     27525905                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     27525905                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 764608.472222                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 764608.472222                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 764608.472222                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 764608.472222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 764608.472222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 764608.472222                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5080                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               153831967                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5336                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              28829.079273                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.650520                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.349480                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.885354                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.114646                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       778905                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         778905                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       654093                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        654093                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1570                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1505                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1505                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1432998                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1432998                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1432998                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1432998                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17664                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17664                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          560                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          560                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18224                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18224                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18224                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18224                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4107448910                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4107448910                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    252090976                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    252090976                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4359539886                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4359539886                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4359539886                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4359539886                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       796569                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       796569                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       654653                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       654653                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1451222                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1451222                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1451222                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1451222                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022175                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022175                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000855                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000855                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012558                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012558                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012558                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012558                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232532.207314                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232532.207314                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 450162.457143                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 450162.457143                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 239219.704017                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 239219.704017                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 239219.704017                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 239219.704017                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1472985                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 245497.500000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2237                       # number of writebacks
system.cpu7.dcache.writebacks::total             2237                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12600                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12600                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          544                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          544                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13144                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13144                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13144                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13144                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5064                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5064                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5080                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5080                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    885482543                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    885482543                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1579679                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1579679                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    887062222                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    887062222                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    887062222                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    887062222                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003500                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003500                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003500                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003500                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 174858.322077                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 174858.322077                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 98729.937500                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 98729.937500                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 174618.547638                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 174618.547638                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 174618.547638                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 174618.547638                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
