// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2019-2024 NXP
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx8mp.dtsi"

/ {
	model = "RFNM imx8mp";
	compatible = "fsl,imx8mp-rfnm", "fsl,imx8mp-evk", "fsl,imx8mp";

	chosen {
		stdout-path = &uart2;
	};

    la9310_wdog: la9310_wdog@0 {
        compatible = "la9310_wdog";
        la9310-trst-gpios = <&gpio3 9 GPIO_ACTIVE_HIGH>;
		la9310-hrst-gpios = <&gpio3 14 GPIO_ACTIVE_HIGH>;
    };


	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x80000000>,
		      <0x1 0x00000000 0 0x80000000>;
	};


	reserved-memory {
            /delete-node/ dsp_reserved;
            /delete-node/ dsp_reserved_heap;
            /delete-node/ dsp_vdev0vring0;
            /delete-node/ dsp_vdev0vring1;
            /delete-node/ dsp_vdev0buffer;

			la93: la93@92400000 {
				reg = <0 0x92400000 0 0x4000000>;
				compatible = "shared-dma-pool";
			};
			iqflood: iq@96400000 {
				reg = <0 0x96400000 0 0xD000000>;
				//compatible = "shared-dma-pool";
				no-map;
				//compatible = "removed-dma-pool";
			};
			bootconfig: bootconfig@A3400000 {
				reg = <0 0xA3400000 0 0x400000>;
				// uboot was modified to clear this memory (with 0xff)
				no-map;
			};
    };

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	rfnm_wsled {
		compatible = "rfnm,wsled";
		wsled1-gpios = <&gpio3 7 GPIO_ACTIVE_HIGH>;
		wsled2-gpios = <&gpio3 8 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wsled>;
		status = "okay";
	};


	sound-hdmi {
		compatible = "fsl,imx-audio-hdmi";
		model = "audio-hdmi";
		audio-cpu = <&aud2htx>;
		hdmi-out;
		constraint-rate = <44100>,
				<88200>,
				<176400>,
				<32000>,
				<48000>,
				<96000>,
				<192000>;
		status = "okay";
	};

	/*
	rfnm_gpios {
		compatible = "rfnm,gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rfnm_gpios>;

		Si5510_PWR_EN {
			label = "Si5510_PWR_EN";
			gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>;
		};
	};
	*/


	usb340: fusb340-sw {
		// cannot remove compatibile from here, this only works thanks to NXP patches
		compatible = "nxp,cbtl04gp";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_typec_mux>;
		switch-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
		orientation-switch;

		port {
			usb3_data_ss: endpoint {
				remote-endpoint = <&typec_con_ss>;
			};
		};
	};




	vbus_typec: vbus-typec-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vbus_typec";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
		status = "okay";
	};
};

&gpio2 {
	gpio-line-names =
		"gpio2_0",
		"etc";
};



&A53_0 {
	cpu-supply = <&buck2>;
};

&A53_1 {
	cpu-supply = <&buck2>;
};

&A53_2 {
	cpu-supply = <&buck2>;
};

&A53_3 {
	cpu-supply = <&buck2>;
};
&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	snps,force_thresh_dma_mode;
	//snps,mtl-tx-config = <&mtl_tx_setup>;
	//snps,mtl-rx-config = <&mtl_rx_setup>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			eee-broken-1000t;
			realtek,clkout-disable;
			reset-gpios = <&gpio5 5 GPIO_ACTIVE_LOW>;
			reset-assert-us = <15000>;
			reset-deassert-us = <100000>;
		};
	};

	/*mtl_tx_setup: tx-queues-config {
		snps,tx-queues-to-use = <5>;
		snps,tx-sched-sp;
		queue0 {
			snps,dcb-algorithm;
			snps,priority = <0x1>;
		};
		queue1 {
			snps,dcb-algorithm;
			snps,priority = <0x2>;
		};
		queue2 {
			snps,dcb-algorithm;
			snps,priority = <0x4>;
		};
		queue3 {
			snps,dcb-algorithm;
			snps,priority = <0x8>;
		};
		queue4 {
			snps,dcb-algorithm;
			snps,priority = <0xf0>;
		};
	};
	mtl_rx_setup: rx-queues-config {
		snps,rx-queues-to-use = <5>;
		snps,rx-sched-sp;
		queue0 {
			snps,dcb-algorithm;
			snps,priority = <0x1>;
			snps,map-to-dma-channel = <0>;
		};
		queue1 {
			snps,dcb-algorithm;
			snps,priority = <0x2>;
			snps,map-to-dma-channel = <1>;
		};
		queue2 {
			snps,dcb-algorithm;
			snps,priority = <0x4>;
			snps,map-to-dma-channel = <2>;
		};
		queue3 {
			snps,dcb-algorithm;
			snps,priority = <0x8>;
			snps,map-to-dma-channel = <3>;
		};
		queue4 {
			snps,dcb-algorithm;
			snps,priority = <0xf0>;
			snps,map-to-dma-channel = <4>;
		};
	};*/
};

&usb3_phy0 {
	vbus-power-supply = <&fusb302>;
	fsl,phy-tx-vref-tune = <0xe>;
	fsl,phy-tx-preemp-amp-tune = <3>;
	fsl,phy-tx-vboost-level = <5>;
	fsl,phy-comp-dis-tune = <7>;
	fsl,pcs-tx-deemph-3p5db = <0x21>;
	fsl,phy-pcs-tx-swing-full = <0x7f>;
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb_dwc3_0 {
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	snps,dis-u1-entry-quirk;
	snps,dis-u2-entry-quirk;
	status = "okay";

	port {
		usb3_drd_sw: endpoint {
			remote-endpoint = <&typec_dr_sw>;
		};
	};
};

&usb3_phy1 {
	fsl,phy-tx-preemp-amp-tune = <3>;
	fsl,phy-tx-vref-tune = <0xb>;
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb_dwc3_1 {
	pinctrl-names = "default";
	/*pinctrl-0 = <&pinctrl_usb1_vbus>;*/
	dr_mode = "host";
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};


&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";


	fusb302: tcpc@22 {
		compatible = "fcs,fusb302";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_typec>;
		reg = <0x22>;
		//interrupt-parent = <&gpio4>;
        //interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
		fcs,int_n = <&gpio4 24 GPIO_ACTIVE_HIGH>;
        vbus-supply = <&vbus_typec>;

		port {
			typec_dr_sw: endpoint {
				remote-endpoint = <&usb3_drd_sw>;
			};
		};

		usb_con: connector {
			compatible = "usb-c-connector";
			label = "USB-C";

			power-role = "sink";
			try-power-role = "sink";
			data-role = "dual";
			//source-pdos = <PDO_FIXED(5000, 2500, PDO_FIXED_USB_COMM)>;
			sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)
				     	 PDO_FIXED(9000, 2000, PDO_FIXED_USB_COMM)
						 PDO_FIXED(12000, 2000, PDO_FIXED_USB_COMM)
						 PDO_FIXED(15000, 1500, PDO_FIXED_USB_COMM)
						 PDO_VAR(5000, 15000, 3000)>;
			op-sink-microwatt = <1000000>;
			//self-powered;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;
					typec_con_ss: endpoint {
						remote-endpoint = <&usb3_data_ss>;
					};
				};
			};
		};
	};

	tmp102@48{
		compatible = "ti,tmp102";
		reg = <0x48>;
	};

	si5510@58{
		compatible = "rfnm,si5510";
		reg = <0x58>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_si5510>;
		si5510-rst-gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>;

		09v-power-en-gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
		la9310-power-en-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;

		la9310-trst-gpios = <&gpio3 9 GPIO_ACTIVE_HIGH>;
		la9310-hrst-gpios = <&gpio3 14 GPIO_ACTIVE_HIGH>;
		la9310-bootstrap-en-gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;
	};

	bootconfig@50{
		compatible = "rfnm,bootconfig";
		reg = <0x50>;
		status = "okay";
	};









	pmic@25 {
		compatible = "nxp,pca9450c";
		reg = <0x25>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio1>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
				nxp,dvs-run-voltage = <950000>;
				nxp,dvs-standby-voltage = <850000>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2: LDO2 {
				regulator-name = "LDO2";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3: LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	bootconfig@50{
		compatible = "rfnm,bootconfig";
		reg = <0x50>;
		status = "okay";
	};

	tmp102@48{
		compatible = "ti,tmp102";
		reg = <0x48>;
	};
};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	bootconfig@50{
		compatible = "rfnm,bootconfig";
		reg = <0x50>;
		status = "okay";
	};

	tmp102@48{
		compatible = "ti,tmp102";
		reg = <0x48>;
	};
};




&pcie{
	//pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_pcie>;
	//disable-gpio = <&gpio2 6 GPIO_ACTIVE_LOW>;
	//reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
	ext_osc = <1>;
	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
		 <&clk IMX8MP_CLK_PCIE_AUX>,
		 <&clk IMX8MP_CLK_HSIO_AXI>,
		 <&clk IMX8MP_CLK_PCIE_ROOT>;
	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
			  <&clk IMX8MP_CLK_PCIE_AUX>;
	assigned-clock-rates = <500000000>, <10000000>;
	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_500M>,
				 <&clk IMX8MP_SYS_PLL2_50M>;
	l1ss-disabled;
	status = "okay";
/*
	wifi_wake_host {
		compatible = "nxp,wifi-wake-host";
		interrupt-parent = <&gpio5>;
		interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "host-wake";
	};
*/
};

&pcie_ep{
	//pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_pcie>;
	ext_osc = <1>;
	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
		 <&clk IMX8MP_CLK_PCIE_AUX>,
		 <&clk IMX8MP_CLK_HSIO_AXI>,
		 <&clk IMX8MP_CLK_PCIE_ROOT>;
	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
			  <&clk IMX8MP_CLK_PCIE_AUX>;
	assigned-clock-rates = <500000000>, <10000000>;
	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_500M>,
				 <&clk IMX8MP_SYS_PLL2_50M>;
	status = "disabled";
};

&pcie_phy{
	ext_osc = <1>;
	status = "okay";
};


&snvs_pwrkey {
	status = "okay";
};

&xcvr {
	#sound-dai-cells = <0>;
	status = "okay";
};

&sdma2 {
	status = "okay";
};


&uart2 {
	/* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&irqsteer_hdmi {
	status = "okay";
};

&hdmi_blk_ctrl {
	status = "okay";
};

&hdmi_pavi {
	status = "okay";
};

&hdmi {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi>;
};

&hdmiphy {
	status = "okay";
};

&lcdif3 {
	status = "okay";

	thres-low  = <1 2>;             /* (FIFO * 1 / 2) */
	thres-high = <3 4>;             /* (FIFO * 3 / 4) */
};

&usdhc2 {
	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	status = "okay";
};

&usdhc3 {
	assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&ecspi1 {
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	// spi bug in the 5.10 -> 5.15 upgrade that
	// resets the CS line in multi-byte transfers for no reasons
	// fix by telling the driver to use a GPIO as SS

	//num-cs = <2>;
	//cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>, <&gpio3 22 GPIO_ACTIVE_LOW>;
	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	status = "okay";
	fsl,spi-csd-ctl = <1>;

	spidev0: spi@0 {
		reg = <0>;
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <1000000>;
	};

	/*spidev1: spi@1 {
		reg = <1>;
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <1000000>;
	};*/
};
/*
&ecspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	status = "okay";

	spidev3: spi@0 {
		reg = <0>;
		compatible = "spidev";
		spi-max-frequency = <500000>;
	};
};
*/

&iomuxc {
    pinctrl-names = "default_iomuxc";
    pinctrl-0 = <&pinctrl_eqos>;


    imx8mp-custom-board {
    /*
    	pinctrl_rfnm_gpios: rfnmgpiopctrl {
    		fsl,pins = <
				MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07        0x00000146
                MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10        0x00000146
                MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12        0x00000146
                MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16      0x00000146
                MX8MP_IOMUXC_SD2_WP__GPIO2_IO20            0x00000146
			>;
    	};
    */

	pinctrl_wsled: wsledgrp {
		fsl,pins = <
			MX8MP_IOMUXC_NAND_DATA01__GPIO3_IO07       0x00000016 // needed to enable clocking to this gpio peripheral
			MX8MP_IOMUXC_NAND_DATA02__GPIO3_IO08       0x00000016 // needed to enable clocking to this gpio peripheral
		>;
	};

    pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO      0x82
            MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI      0x82
            MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK      0x82
            //MX8MP_IOMUXC_ECSPI1_SS0__ECSPI1_SS0        0x86
			MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09		0x00000106 // SS granita
			MX8MP_IOMUXC_SAI5_RXD1__GPIO3_IO22		0x00000106 // SS RFFC

			MX8MP_IOMUXC_SAI5_RXD0__GPIO3_IO21		0x00000106 // RFFC NRST pin

			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06         0x00000146 // PGOOD_5V with weak pullup

			MX8MP_IOMUXC_SAI1_RXD4__GPIO4_IO06         0x00000106 // needed for data pin on RBA
			MX8MP_IOMUXC_SAI1_RXD5__GPIO4_IO07         0x00000106 // needed for data pin on RBA
			MX8MP_IOMUXC_SAI1_RXD6__GPIO4_IO08         0x00000106 // needed for data pin on RBA
			MX8MP_IOMUXC_SAI1_RXD7__GPIO4_IO09         0x00000106 // needed for data pin on RBA

			MX8MP_IOMUXC_SAI1_RXFS__GPIO4_IO00         0x00000006
			MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01          0x00000106
			MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02         0x00000106
			MX8MP_IOMUXC_SAI1_RXD2__GPIO4_IO04         0x00000106
			MX8MP_IOMUXC_SAI1_RXD3__GPIO4_IO05         0x00000106


		>;
	};

	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO      0x82
            MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI      0x82
            MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK      0x82
            //MX8MP_IOMUXC_ECSPI2_SS0__ECSPI2_SS0        0x86
			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13			0x00000106
		>;
	};

    pinctrl_hdmi: hdmigrp {
    	fsl,pins = <
			MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL	0x000001c3
			MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA	0x000001c3
			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD		0x00000000
			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x00000000
		>;
    };
    	pinctrl_typec: typec1grp {
			fsl,pins = <
				MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24	0x26
			>;
		};

		pinctrl_typec_mux: typec1muxgrp {
			fsl,pins = <
				MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09	0x16
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				//MX8MP_IOMUXC_GPIO1_IO15__PWM4_OUT          0x00000026
				MX8MP_IOMUXC_SAI3_MCLK__PWM4_OUT           0x00000016
			>;
		};

		pinctrl_si5510: si5510pctrl {
			fsl,pins = <
				MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x6
				MX8MP_IOMUXC_NAND_DATA03__GPIO3_IO09	0x6
				MX8MP_IOMUXC_NAND_DQS__GPIO3_IO14 	0x6
				MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08 	0x6

				MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07	0x6
				MX8MP_IOMUXC_SD2_WP__GPIO2_IO20	0x6
			>;
		};



        pinctrl_eqos: eqosgrp {

            fsl,pins = <
                MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC				0x2
				MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO				0x2
				MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0			0x90
				MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1			0x90
				MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2			0x90
				MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3			0x90
				MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x90
				MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL			0x90
				MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0			0x16
				MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1			0x16
				MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2			0x16
				MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3			0x16
				MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL			0x16
				MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x16
				MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05		0x10
            >;
        };

        pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
				MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0
				MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0
				MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0
				MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0
				MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0
				MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
			fsl,pins = <
				MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
				MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
				MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
				MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
				MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
				MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
				MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
			fsl,pins = <
				MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196
				MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6
				MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6
				MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6
				MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6
				MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6
				MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x190
				MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d0
				MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d0
				MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d0
				MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d0
				MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d0
				MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d0
				MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d0
				MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d0
				MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d0
				MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
			fsl,pins = <
				MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x194
				MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d4
				MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d4
				MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d4
				MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d4
				MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d4
				MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d4
				MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d4
				MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d4
				MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d4
				MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
			fsl,pins = <
				MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x196
				MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d6
				MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d6
				MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d6
				MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d6
				MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d6
				MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d6
				MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d6
				MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d6
				MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d6
				MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x196
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2gpiogrp {
			fsl,pins = <
				MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12	0x1c4
			>;
		};

		pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
			fsl,pins = <
				MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x40
			>;
		};



        pinctrl_uart2: uart2grp {

            fsl,pins = <
                MX8MP_IOMUXC_SD1_DATA2__UART2_DCE_TX       0x00000146
                MX8MP_IOMUXC_SD1_DATA3__UART2_DCE_RX       0x00000146
            >;
        };
        pinctrl_i2c1: i2c1grp {

            fsl,pins = <
                MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL            0x400001c2
                MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA            0x400001c2
            >;
        };

		pinctrl_i2c2: i2c2grp {

            fsl,pins = <
                MX8MP_IOMUXC_SD1_DATA6__I2C2_SCL           0x400001c2
                MX8MP_IOMUXC_SD1_DATA7__I2C2_SDA           0x400001c2
            >;
        };

		pinctrl_i2c3: i2c3grp {

            fsl,pins = <
                MX8MP_IOMUXC_SD1_RESET_B__I2C3_SCL         0x400001c2
                MX8MP_IOMUXC_SD1_STROBE__I2C3_SDA          0x400001c2
            >;
        };

        pinctrl_wdog: wdoggrp {

            fsl,pins = <
                MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B      0x00000166
            >;
        };
        pinctrl_pmic: pmicgrp {

            fsl,pins = <
                MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03        0x000001C0
            >;
        };
    };
};

&vpu_g1 {
	status = "okay";
};

&vpu_g2 {
	status = "okay";
};

&vpu_vc8000e {
	status = "okay";
};

&vpu_v4l2 {
	status = "okay";
};

&gpu_3d {
	status = "okay";
};

&gpu_2d {
	status = "okay";
};

&ml_vipsi {
	status = "okay";
};

&mix_gpu_ml {
	status = "okay";
};
