-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x1_key_expansion_Pipeline_VITIS_LOOP_78_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    exp_key_16 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_16_ap_vld : OUT STD_LOGIC;
    exp_key_31 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_31_ap_vld : OUT STD_LOGIC;
    exp_key_30 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_30_ap_vld : OUT STD_LOGIC;
    exp_key_29 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_29_ap_vld : OUT STD_LOGIC;
    exp_key_28 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_28_ap_vld : OUT STD_LOGIC;
    exp_key_27 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_27_ap_vld : OUT STD_LOGIC;
    exp_key_26 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_26_ap_vld : OUT STD_LOGIC;
    exp_key_25 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_25_ap_vld : OUT STD_LOGIC;
    exp_key_24 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_24_ap_vld : OUT STD_LOGIC;
    exp_key_23 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_23_ap_vld : OUT STD_LOGIC;
    exp_key_22 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_22_ap_vld : OUT STD_LOGIC;
    exp_key_21 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_21_ap_vld : OUT STD_LOGIC;
    exp_key_20 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_20_ap_vld : OUT STD_LOGIC;
    exp_key_19 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_19_ap_vld : OUT STD_LOGIC;
    exp_key_18 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_18_ap_vld : OUT STD_LOGIC;
    exp_key_17 : OUT STD_LOGIC_VECTOR (7 downto 0);
    exp_key_17_ap_vld : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GCM_AE_HW_1x1_key_expansion_Pipeline_VITIS_LOOP_78_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln78_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal jj_fu_96 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln78_fu_232_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_jj_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln628_fu_260_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln80_fu_238_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln628_1_fu_242_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln628_fu_250_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal lshr_ln628_fu_254_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GCM_AE_HW_1x1_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component GCM_AE_HW_1x1_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    jj_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then
                if ((icmp_ln78_fu_226_p2 = ap_const_lv1_0)) then 
                    jj_fu_96 <= add_ln78_fu_232_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    jj_fu_96 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln78_fu_232_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_jj_1) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, ap_start_int)
    begin
        if (((icmp_ln78_fu_226_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_jj_1_assign_proc : process(ap_CS_fsm_state1, jj_fu_96, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_jj_1 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_jj_1 <= jj_fu_96;
        end if; 
    end process;

    exp_key_16 <= trunc_ln628_fu_260_p1;

    exp_key_16_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_0) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_16_ap_vld <= ap_const_logic_1;
        else 
            exp_key_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_17 <= trunc_ln628_fu_260_p1;

    exp_key_17_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_1) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_17_ap_vld <= ap_const_logic_1;
        else 
            exp_key_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_18 <= trunc_ln628_fu_260_p1;

    exp_key_18_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_2) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_18_ap_vld <= ap_const_logic_1;
        else 
            exp_key_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_19 <= trunc_ln628_fu_260_p1;

    exp_key_19_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_3) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_19_ap_vld <= ap_const_logic_1;
        else 
            exp_key_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_20 <= trunc_ln628_fu_260_p1;

    exp_key_20_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_4) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_20_ap_vld <= ap_const_logic_1;
        else 
            exp_key_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_21 <= trunc_ln628_fu_260_p1;

    exp_key_21_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_5) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_21_ap_vld <= ap_const_logic_1;
        else 
            exp_key_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_22 <= trunc_ln628_fu_260_p1;

    exp_key_22_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_6) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_22_ap_vld <= ap_const_logic_1;
        else 
            exp_key_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_23 <= trunc_ln628_fu_260_p1;

    exp_key_23_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_7) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_23_ap_vld <= ap_const_logic_1;
        else 
            exp_key_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_24 <= trunc_ln628_fu_260_p1;

    exp_key_24_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_8) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_24_ap_vld <= ap_const_logic_1;
        else 
            exp_key_24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_25 <= trunc_ln628_fu_260_p1;

    exp_key_25_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_9) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_25_ap_vld <= ap_const_logic_1;
        else 
            exp_key_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_26 <= trunc_ln628_fu_260_p1;

    exp_key_26_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_A) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_26_ap_vld <= ap_const_logic_1;
        else 
            exp_key_26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_27 <= trunc_ln628_fu_260_p1;

    exp_key_27_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_B) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_27_ap_vld <= ap_const_logic_1;
        else 
            exp_key_27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_28 <= trunc_ln628_fu_260_p1;

    exp_key_28_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_C) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_28_ap_vld <= ap_const_logic_1;
        else 
            exp_key_28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_29 <= trunc_ln628_fu_260_p1;

    exp_key_29_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_D) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_29_ap_vld <= ap_const_logic_1;
        else 
            exp_key_29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_30 <= trunc_ln628_fu_260_p1;

    exp_key_30_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_E) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_30_ap_vld <= ap_const_logic_1;
        else 
            exp_key_30_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    exp_key_31 <= trunc_ln628_fu_260_p1;

    exp_key_31_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln78_fu_226_p2, trunc_ln80_fu_238_p1, ap_start_int)
    begin
        if (((trunc_ln80_fu_238_p1 = ap_const_lv4_F) and (icmp_ln78_fu_226_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            exp_key_31_ap_vld <= ap_const_logic_1;
        else 
            exp_key_31_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln78_fu_226_p2 <= "1" when (ap_sig_allocacmp_jj_1 = ap_const_lv5_10) else "0";
    lshr_ln628_fu_254_p2 <= std_logic_vector(shift_right(unsigned(p_read1),to_integer(unsigned('0' & zext_ln628_fu_250_p1(31-1 downto 0)))));
    shl_ln628_1_fu_242_p3 <= (trunc_ln80_fu_238_p1 & ap_const_lv3_0);
    trunc_ln628_fu_260_p1 <= lshr_ln628_fu_254_p2(8 - 1 downto 0);
    trunc_ln80_fu_238_p1 <= ap_sig_allocacmp_jj_1(4 - 1 downto 0);
    zext_ln628_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln628_1_fu_242_p3),128));
end behav;
