#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1381300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1350320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13576b0 .functor NOT 1, L_0x13ad580, C4<0>, C4<0>, C4<0>;
L_0x13ad360 .functor XOR 2, L_0x13ad200, L_0x13ad2c0, C4<00>, C4<00>;
L_0x13ad470 .functor XOR 2, L_0x13ad360, L_0x13ad3d0, C4<00>, C4<00>;
v0x13a9c60_0 .net *"_ivl_10", 1 0, L_0x13ad3d0;  1 drivers
v0x13a9d60_0 .net *"_ivl_12", 1 0, L_0x13ad470;  1 drivers
v0x13a9e40_0 .net *"_ivl_2", 1 0, L_0x13ad140;  1 drivers
v0x13a9f00_0 .net *"_ivl_4", 1 0, L_0x13ad200;  1 drivers
v0x13a9fe0_0 .net *"_ivl_6", 1 0, L_0x13ad2c0;  1 drivers
v0x13aa110_0 .net *"_ivl_8", 1 0, L_0x13ad360;  1 drivers
v0x13aa1f0_0 .net "a", 0 0, v0x13a7b60_0;  1 drivers
v0x13aa290_0 .net "b", 0 0, v0x13a7c00_0;  1 drivers
v0x13aa330_0 .net "c", 0 0, v0x13a7ca0_0;  1 drivers
v0x13aa3d0_0 .var "clk", 0 0;
v0x13aa470_0 .net "d", 0 0, v0x13a7de0_0;  1 drivers
v0x13aa510_0 .net "out_pos_dut", 0 0, L_0x13acfb0;  1 drivers
v0x13aa5b0_0 .net "out_pos_ref", 0 0, L_0x13abbf0;  1 drivers
v0x13aa650_0 .net "out_sop_dut", 0 0, L_0x13ac460;  1 drivers
v0x13aa6f0_0 .net "out_sop_ref", 0 0, L_0x1382810;  1 drivers
v0x13aa790_0 .var/2u "stats1", 223 0;
v0x13aa830_0 .var/2u "strobe", 0 0;
v0x13aa9e0_0 .net "tb_match", 0 0, L_0x13ad580;  1 drivers
v0x13aaab0_0 .net "tb_mismatch", 0 0, L_0x13576b0;  1 drivers
v0x13aab50_0 .net "wavedrom_enable", 0 0, v0x13a80b0_0;  1 drivers
v0x13aac20_0 .net "wavedrom_title", 511 0, v0x13a8150_0;  1 drivers
L_0x13ad140 .concat [ 1 1 0 0], L_0x13abbf0, L_0x1382810;
L_0x13ad200 .concat [ 1 1 0 0], L_0x13abbf0, L_0x1382810;
L_0x13ad2c0 .concat [ 1 1 0 0], L_0x13acfb0, L_0x13ac460;
L_0x13ad3d0 .concat [ 1 1 0 0], L_0x13abbf0, L_0x1382810;
L_0x13ad580 .cmp/eeq 2, L_0x13ad140, L_0x13ad470;
S_0x13543e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1350320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1357a90 .functor AND 1, v0x13a7ca0_0, v0x13a7de0_0, C4<1>, C4<1>;
L_0x1357e70 .functor NOT 1, v0x13a7b60_0, C4<0>, C4<0>, C4<0>;
L_0x1358250 .functor NOT 1, v0x13a7c00_0, C4<0>, C4<0>, C4<0>;
L_0x13584d0 .functor AND 1, L_0x1357e70, L_0x1358250, C4<1>, C4<1>;
L_0x136f240 .functor AND 1, L_0x13584d0, v0x13a7ca0_0, C4<1>, C4<1>;
L_0x1382810 .functor OR 1, L_0x1357a90, L_0x136f240, C4<0>, C4<0>;
L_0x13ab070 .functor NOT 1, v0x13a7c00_0, C4<0>, C4<0>, C4<0>;
L_0x13ab0e0 .functor OR 1, L_0x13ab070, v0x13a7de0_0, C4<0>, C4<0>;
L_0x13ab1f0 .functor AND 1, v0x13a7ca0_0, L_0x13ab0e0, C4<1>, C4<1>;
L_0x13ab2b0 .functor NOT 1, v0x13a7b60_0, C4<0>, C4<0>, C4<0>;
L_0x13ab380 .functor OR 1, L_0x13ab2b0, v0x13a7c00_0, C4<0>, C4<0>;
L_0x13ab3f0 .functor AND 1, L_0x13ab1f0, L_0x13ab380, C4<1>, C4<1>;
L_0x13ab570 .functor NOT 1, v0x13a7c00_0, C4<0>, C4<0>, C4<0>;
L_0x13ab5e0 .functor OR 1, L_0x13ab570, v0x13a7de0_0, C4<0>, C4<0>;
L_0x13ab500 .functor AND 1, v0x13a7ca0_0, L_0x13ab5e0, C4<1>, C4<1>;
L_0x13ab770 .functor NOT 1, v0x13a7b60_0, C4<0>, C4<0>, C4<0>;
L_0x13ab870 .functor OR 1, L_0x13ab770, v0x13a7de0_0, C4<0>, C4<0>;
L_0x13ab930 .functor AND 1, L_0x13ab500, L_0x13ab870, C4<1>, C4<1>;
L_0x13abae0 .functor XNOR 1, L_0x13ab3f0, L_0x13ab930, C4<0>, C4<0>;
v0x1356fe0_0 .net *"_ivl_0", 0 0, L_0x1357a90;  1 drivers
v0x13573e0_0 .net *"_ivl_12", 0 0, L_0x13ab070;  1 drivers
v0x13577c0_0 .net *"_ivl_14", 0 0, L_0x13ab0e0;  1 drivers
v0x1357ba0_0 .net *"_ivl_16", 0 0, L_0x13ab1f0;  1 drivers
v0x1357f80_0 .net *"_ivl_18", 0 0, L_0x13ab2b0;  1 drivers
v0x1358360_0 .net *"_ivl_2", 0 0, L_0x1357e70;  1 drivers
v0x13585e0_0 .net *"_ivl_20", 0 0, L_0x13ab380;  1 drivers
v0x13a60d0_0 .net *"_ivl_24", 0 0, L_0x13ab570;  1 drivers
v0x13a61b0_0 .net *"_ivl_26", 0 0, L_0x13ab5e0;  1 drivers
v0x13a6290_0 .net *"_ivl_28", 0 0, L_0x13ab500;  1 drivers
v0x13a6370_0 .net *"_ivl_30", 0 0, L_0x13ab770;  1 drivers
v0x13a6450_0 .net *"_ivl_32", 0 0, L_0x13ab870;  1 drivers
v0x13a6530_0 .net *"_ivl_36", 0 0, L_0x13abae0;  1 drivers
L_0x7f593b298018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13a65f0_0 .net *"_ivl_38", 0 0, L_0x7f593b298018;  1 drivers
v0x13a66d0_0 .net *"_ivl_4", 0 0, L_0x1358250;  1 drivers
v0x13a67b0_0 .net *"_ivl_6", 0 0, L_0x13584d0;  1 drivers
v0x13a6890_0 .net *"_ivl_8", 0 0, L_0x136f240;  1 drivers
v0x13a6970_0 .net "a", 0 0, v0x13a7b60_0;  alias, 1 drivers
v0x13a6a30_0 .net "b", 0 0, v0x13a7c00_0;  alias, 1 drivers
v0x13a6af0_0 .net "c", 0 0, v0x13a7ca0_0;  alias, 1 drivers
v0x13a6bb0_0 .net "d", 0 0, v0x13a7de0_0;  alias, 1 drivers
v0x13a6c70_0 .net "out_pos", 0 0, L_0x13abbf0;  alias, 1 drivers
v0x13a6d30_0 .net "out_sop", 0 0, L_0x1382810;  alias, 1 drivers
v0x13a6df0_0 .net "pos0", 0 0, L_0x13ab3f0;  1 drivers
v0x13a6eb0_0 .net "pos1", 0 0, L_0x13ab930;  1 drivers
L_0x13abbf0 .functor MUXZ 1, L_0x7f593b298018, L_0x13ab3f0, L_0x13abae0, C4<>;
S_0x13a7030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1350320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13a7b60_0 .var "a", 0 0;
v0x13a7c00_0 .var "b", 0 0;
v0x13a7ca0_0 .var "c", 0 0;
v0x13a7d40_0 .net "clk", 0 0, v0x13aa3d0_0;  1 drivers
v0x13a7de0_0 .var "d", 0 0;
v0x13a7ed0_0 .var/2u "fail", 0 0;
v0x13a7f70_0 .var/2u "fail1", 0 0;
v0x13a8010_0 .net "tb_match", 0 0, L_0x13ad580;  alias, 1 drivers
v0x13a80b0_0 .var "wavedrom_enable", 0 0;
v0x13a8150_0 .var "wavedrom_title", 511 0;
E_0x1362d40/0 .event negedge, v0x13a7d40_0;
E_0x1362d40/1 .event posedge, v0x13a7d40_0;
E_0x1362d40 .event/or E_0x1362d40/0, E_0x1362d40/1;
S_0x13a7360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13a7030;
 .timescale -12 -12;
v0x13a75a0_0 .var/2s "i", 31 0;
E_0x1362be0 .event posedge, v0x13a7d40_0;
S_0x13a76a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13a7030;
 .timescale -12 -12;
v0x13a78a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13a7980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13a7030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13a8330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1350320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13abda0 .functor AND 1, v0x13a7ca0_0, v0x13a7de0_0, C4<1>, C4<1>;
L_0x13ac050 .functor NOT 1, v0x13a7b60_0, C4<0>, C4<0>, C4<0>;
L_0x13ac0e0 .functor NOT 1, v0x13a7c00_0, C4<0>, C4<0>, C4<0>;
L_0x13ac260 .functor AND 1, L_0x13ac050, L_0x13ac0e0, C4<1>, C4<1>;
L_0x13ac3a0 .functor AND 1, L_0x13ac260, v0x13a7ca0_0, C4<1>, C4<1>;
L_0x13ac460 .functor OR 1, L_0x13abda0, L_0x13ac3a0, C4<0>, C4<0>;
L_0x13ac600 .functor NOT 1, v0x13a7c00_0, C4<0>, C4<0>, C4<0>;
L_0x13ac670 .functor OR 1, L_0x13ac600, v0x13a7de0_0, C4<0>, C4<0>;
L_0x13ac780 .functor AND 1, v0x13a7ca0_0, L_0x13ac670, C4<1>, C4<1>;
L_0x13ac840 .functor NOT 1, v0x13a7b60_0, C4<0>, C4<0>, C4<0>;
L_0x13aca20 .functor OR 1, L_0x13ac840, v0x13a7c00_0, C4<0>, C4<0>;
L_0x13aca90 .functor AND 1, L_0x13ac780, L_0x13aca20, C4<1>, C4<1>;
L_0x13acc10 .functor NOT 1, v0x13a7b60_0, C4<0>, C4<0>, C4<0>;
L_0x13acc80 .functor OR 1, L_0x13acc10, v0x13a7de0_0, C4<0>, C4<0>;
L_0x13acba0 .functor AND 1, v0x13a7ca0_0, L_0x13acc80, C4<1>, C4<1>;
L_0x13ace10 .functor XNOR 1, L_0x13aca90, L_0x13acba0, C4<0>, C4<0>;
v0x13a84f0_0 .net *"_ivl_0", 0 0, L_0x13abda0;  1 drivers
v0x13a85d0_0 .net *"_ivl_12", 0 0, L_0x13ac600;  1 drivers
v0x13a86b0_0 .net *"_ivl_14", 0 0, L_0x13ac670;  1 drivers
v0x13a87a0_0 .net *"_ivl_16", 0 0, L_0x13ac780;  1 drivers
v0x13a8880_0 .net *"_ivl_18", 0 0, L_0x13ac840;  1 drivers
v0x13a89b0_0 .net *"_ivl_2", 0 0, L_0x13ac050;  1 drivers
v0x13a8a90_0 .net *"_ivl_20", 0 0, L_0x13aca20;  1 drivers
v0x13a8b70_0 .net *"_ivl_24", 0 0, L_0x13acc10;  1 drivers
v0x13a8c50_0 .net *"_ivl_26", 0 0, L_0x13acc80;  1 drivers
v0x13a8dc0_0 .net *"_ivl_30", 0 0, L_0x13ace10;  1 drivers
L_0x7f593b298060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13a8e80_0 .net *"_ivl_32", 0 0, L_0x7f593b298060;  1 drivers
v0x13a8f60_0 .net *"_ivl_4", 0 0, L_0x13ac0e0;  1 drivers
v0x13a9040_0 .net *"_ivl_6", 0 0, L_0x13ac260;  1 drivers
v0x13a9120_0 .net *"_ivl_8", 0 0, L_0x13ac3a0;  1 drivers
v0x13a9200_0 .net "a", 0 0, v0x13a7b60_0;  alias, 1 drivers
v0x13a92a0_0 .net "b", 0 0, v0x13a7c00_0;  alias, 1 drivers
v0x13a9390_0 .net "c", 0 0, v0x13a7ca0_0;  alias, 1 drivers
v0x13a9590_0 .net "d", 0 0, v0x13a7de0_0;  alias, 1 drivers
v0x13a9680_0 .net "out_pos", 0 0, L_0x13acfb0;  alias, 1 drivers
v0x13a9740_0 .net "out_sop", 0 0, L_0x13ac460;  alias, 1 drivers
v0x13a9800_0 .net "pos0", 0 0, L_0x13aca90;  1 drivers
v0x13a98c0_0 .net "pos1", 0 0, L_0x13acba0;  1 drivers
L_0x13acfb0 .functor MUXZ 1, L_0x7f593b298060, L_0x13aca90, L_0x13ace10, C4<>;
S_0x13a9a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1350320;
 .timescale -12 -12;
E_0x134c9f0 .event anyedge, v0x13aa830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13aa830_0;
    %nor/r;
    %assign/vec4 v0x13aa830_0, 0;
    %wait E_0x134c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13a7030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a7ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a7f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13a7030;
T_4 ;
    %wait E_0x1362d40;
    %load/vec4 v0x13a8010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a7ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13a7030;
T_5 ;
    %wait E_0x1362be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %wait E_0x1362be0;
    %load/vec4 v0x13a7ed0_0;
    %store/vec4 v0x13a7f70_0, 0, 1;
    %fork t_1, S_0x13a7360;
    %jmp t_0;
    .scope S_0x13a7360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a75a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13a75a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1362be0;
    %load/vec4 v0x13a75a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13a75a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13a75a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13a7030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1362d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13a7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13a7c00_0, 0;
    %assign/vec4 v0x13a7b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13a7ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13a7f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1350320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13aa3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13aa830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1350320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13aa3d0_0;
    %inv;
    %store/vec4 v0x13aa3d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1350320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13a7d40_0, v0x13aaab0_0, v0x13aa1f0_0, v0x13aa290_0, v0x13aa330_0, v0x13aa470_0, v0x13aa6f0_0, v0x13aa650_0, v0x13aa5b0_0, v0x13aa510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1350320;
T_9 ;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1350320;
T_10 ;
    %wait E_0x1362d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13aa790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
    %load/vec4 v0x13aa9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13aa790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13aa6f0_0;
    %load/vec4 v0x13aa6f0_0;
    %load/vec4 v0x13aa650_0;
    %xor;
    %load/vec4 v0x13aa6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13aa5b0_0;
    %load/vec4 v0x13aa5b0_0;
    %load/vec4 v0x13aa510_0;
    %xor;
    %load/vec4 v0x13aa5b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13aa790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13aa790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response14/top_module.sv";
