{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 09:01:36 2017 " "Info: Processing started: Fri Jun 09 09:01:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 360 16 184 376 "CLK" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "D6 " "Info: Detected ripple clock \"D6\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -296 240 304 -216 "D6" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D5 " "Info: Detected ripple clock \"D5\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -184 240 304 -104 "D5" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D4 " "Info: Detected ripple clock \"D4\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -72 240 304 8 "D4" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D3 " "Info: Detected ripple clock \"D3\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 40 240 304 120 "D3" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D2 " "Info: Detected ripple clock \"D2\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 136 240 304 216 "D2" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D1 " "Info: Detected ripple clock \"D1\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 232 240 304 312 "D1" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D0 " "Info: Detected ripple clock \"D0\" as buffer" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register D0 D0 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"D0\" and destination register \"D0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D0 1 REG LCFF_X1_Y5_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns D0~0 2 COMB LCCOMB_X1_Y5_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y5_N8; Fanout = 1; COMB Node = 'D0~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { D0 D0~0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns D0 3 REG LCFF_X1_Y5_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { D0~0 D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { D0 D0~0 D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { D0 {} D0~0 {} D0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.706 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 360 16 184 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.666 ns) 2.706 ns D0 2 REG LCFF_X1_Y5_N9 3 " "Info: 2: + IC(0.950 ns) + CELL(0.666 ns) = 2.706 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { CLK D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.89 % ) " "Info: Total cell delay = 1.756 ns ( 64.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.950 ns ( 35.11 % ) " "Info: Total interconnect delay = 0.950 ns ( 35.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.706 ns" { CLK D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.706 ns" { CLK {} CLK~combout {} D0 {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.706 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 360 16 184 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.666 ns) 2.706 ns D0 2 REG LCFF_X1_Y5_N9 3 " "Info: 2: + IC(0.950 ns) + CELL(0.666 ns) = 2.706 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { CLK D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.89 % ) " "Info: Total cell delay = 1.756 ns ( 64.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.950 ns ( 35.11 % ) " "Info: Total interconnect delay = 0.950 ns ( 35.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.706 ns" { CLK D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.706 ns" { CLK {} CLK~combout {} D0 {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.706 ns" { CLK D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.706 ns" { CLK {} CLK~combout {} D0 {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { D0 D0~0 D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { D0 {} D0~0 {} D0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.706 ns" { CLK D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.706 ns" { CLK {} CLK~combout {} D0 {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { D0 {} } {  } {  } "" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D0 ENT CLK 0.161 ns register " "Info: tsu for register \"D0\" (data pin = \"ENT\", clock pin = \"CLK\") is 0.161 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.907 ns + Longest pin register " "Info: + Longest pin to register delay is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns ENT 1 PIN PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; PIN Node = 'ENT'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENT } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 416 16 184 432 "ENT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.855 ns) 2.907 ns D0 2 REG LCFF_X1_Y5_N9 3 " "Info: 2: + IC(0.962 ns) + CELL(0.855 ns) = 2.907 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.817 ns" { ENT D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 66.91 % ) " "Info: Total cell delay = 1.945 ns ( 66.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 33.09 % ) " "Info: Total interconnect delay = 0.962 ns ( 33.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.907 ns" { ENT D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.907 ns" { ENT {} ENT~combout {} D0 {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.706 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 360 16 184 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.666 ns) 2.706 ns D0 2 REG LCFF_X1_Y5_N9 3 " "Info: 2: + IC(0.950 ns) + CELL(0.666 ns) = 2.706 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.616 ns" { CLK D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.89 % ) " "Info: Total cell delay = 1.756 ns ( 64.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.950 ns ( 35.11 % ) " "Info: Total interconnect delay = 0.950 ns ( 35.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.706 ns" { CLK D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.706 ns" { CLK {} CLK~combout {} D0 {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.907 ns" { ENT D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.907 ns" { ENT {} ENT~combout {} D0 {} } { 0.000ns 0.000ns 0.962ns } { 0.000ns 1.090ns 0.855ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.706 ns" { CLK D0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.706 ns" { CLK {} CLK~combout {} D0 {} } { 0.000ns 0.000ns 0.950ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q7 D7 19.427 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q7\" through register \"D7\" is 19.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.056 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 15.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 360 16 184 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.970 ns) 3.010 ns D0 2 REG LCFF_X1_Y5_N9 3 " "Info: 2: + IC(0.950 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.920 ns" { CLK D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.373 ns D1 3 REG LCFF_X1_Y5_N17 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.373 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 3; REG Node = 'D1'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { D0 D1 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 232 240 304 312 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.970 ns) 6.440 ns D2 4 REG LCFF_X2_Y3_N17 3 " "Info: 4: + IC(1.097 ns) + CELL(0.970 ns) = 6.440 ns; Loc. = LCFF_X2_Y3_N17; Fanout = 3; REG Node = 'D2'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.067 ns" { D1 D2 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 136 240 304 216 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.970 ns) 8.485 ns D3 5 REG LCFF_X2_Y1_N9 3 " "Info: 5: + IC(1.075 ns) + CELL(0.970 ns) = 8.485 ns; Loc. = LCFF_X2_Y1_N9; Fanout = 3; REG Node = 'D3'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.045 ns" { D2 D3 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 40 240 304 120 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 9.848 ns D4 6 REG LCFF_X2_Y1_N1 3 " "Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 9.848 ns; Loc. = LCFF_X2_Y1_N1; Fanout = 3; REG Node = 'D4'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { D3 D4 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -72 240 304 8 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 11.916 ns D5 7 REG LCFF_X2_Y3_N1 3 " "Info: 7: + IC(1.098 ns) + CELL(0.970 ns) = 11.916 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 3; REG Node = 'D5'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.068 ns" { D4 D5 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -184 240 304 -104 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 13.996 ns D6 8 REG LCFF_X2_Y7_N17 3 " "Info: 8: + IC(1.110 ns) + CELL(0.970 ns) = 13.996 ns; Loc. = LCFF_X2_Y7_N17; Fanout = 3; REG Node = 'D6'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.080 ns" { D5 D6 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -296 240 304 -216 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.666 ns) 15.056 ns D7 9 REG LCFF_X2_Y7_N1 2 " "Info: 9: + IC(0.394 ns) + CELL(0.666 ns) = 15.056 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 2; REG Node = 'D7'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.060 ns" { D6 D7 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -408 240 304 -328 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.546 ns ( 56.76 % ) " "Info: Total cell delay = 8.546 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.510 ns ( 43.24 % ) " "Info: Total interconnect delay = 6.510 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "15.056 ns" { CLK D0 D1 D2 D3 D4 D5 D6 D7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "15.056 ns" { CLK {} CLK~combout {} D0 {} D1 {} D2 {} D3 {} D4 {} D5 {} D6 {} D7 {} } { 0.000ns 0.000ns 0.950ns 0.393ns 1.097ns 1.075ns 0.393ns 1.098ns 1.110ns 0.394ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -408 240 304 -328 "D7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.067 ns + Longest register pin " "Info: + Longest register to pin delay is 4.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D7 1 REG LCFF_X2_Y7_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 2; REG Node = 'D7'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -408 240 304 -328 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(3.056 ns) 4.067 ns Q7 2 PIN PIN_24 0 " "Info: 2: + IC(1.011 ns) + CELL(3.056 ns) = 4.067 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'Q7'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.067 ns" { D7 Q7 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -360 488 664 -344 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 75.14 % ) " "Info: Total cell delay = 3.056 ns ( 75.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 24.86 % ) " "Info: Total interconnect delay = 1.011 ns ( 24.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.067 ns" { D7 Q7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.067 ns" { D7 {} Q7 {} } { 0.000ns 1.011ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "15.056 ns" { CLK D0 D1 D2 D3 D4 D5 D6 D7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "15.056 ns" { CLK {} CLK~combout {} D0 {} D1 {} D2 {} D3 {} D4 {} D5 {} D6 {} D7 {} } { 0.000ns 0.000ns 0.950ns 0.393ns 1.097ns 1.075ns 0.393ns 1.098ns 1.110ns 0.394ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.067 ns" { D7 Q7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.067 ns" { D7 {} Q7 {} } { 0.000ns 1.011ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D7 ENT CLK 11.804 ns register " "Info: th for register \"D7\" (data pin = \"ENT\", clock pin = \"CLK\") is 11.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.056 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 360 16 184 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.970 ns) 3.010 ns D0 2 REG LCFF_X1_Y5_N9 3 " "Info: 2: + IC(0.950 ns) + CELL(0.970 ns) = 3.010 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 3; REG Node = 'D0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.920 ns" { CLK D0 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 328 240 304 408 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 4.373 ns D1 3 REG LCFF_X1_Y5_N17 3 " "Info: 3: + IC(0.393 ns) + CELL(0.970 ns) = 4.373 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 3; REG Node = 'D1'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { D0 D1 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 232 240 304 312 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.970 ns) 6.440 ns D2 4 REG LCFF_X2_Y3_N17 3 " "Info: 4: + IC(1.097 ns) + CELL(0.970 ns) = 6.440 ns; Loc. = LCFF_X2_Y3_N17; Fanout = 3; REG Node = 'D2'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.067 ns" { D1 D2 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 136 240 304 216 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.970 ns) 8.485 ns D3 5 REG LCFF_X2_Y1_N9 3 " "Info: 5: + IC(1.075 ns) + CELL(0.970 ns) = 8.485 ns; Loc. = LCFF_X2_Y1_N9; Fanout = 3; REG Node = 'D3'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.045 ns" { D2 D3 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 40 240 304 120 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 9.848 ns D4 6 REG LCFF_X2_Y1_N1 3 " "Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 9.848 ns; Loc. = LCFF_X2_Y1_N1; Fanout = 3; REG Node = 'D4'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { D3 D4 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -72 240 304 8 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.970 ns) 11.916 ns D5 7 REG LCFF_X2_Y3_N1 3 " "Info: 7: + IC(1.098 ns) + CELL(0.970 ns) = 11.916 ns; Loc. = LCFF_X2_Y3_N1; Fanout = 3; REG Node = 'D5'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.068 ns" { D4 D5 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -184 240 304 -104 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.970 ns) 13.996 ns D6 8 REG LCFF_X2_Y7_N17 3 " "Info: 8: + IC(1.110 ns) + CELL(0.970 ns) = 13.996 ns; Loc. = LCFF_X2_Y7_N17; Fanout = 3; REG Node = 'D6'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.080 ns" { D5 D6 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -296 240 304 -216 "D6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.666 ns) 15.056 ns D7 9 REG LCFF_X2_Y7_N1 2 " "Info: 9: + IC(0.394 ns) + CELL(0.666 ns) = 15.056 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 2; REG Node = 'D7'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.060 ns" { D6 D7 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -408 240 304 -328 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.546 ns ( 56.76 % ) " "Info: Total cell delay = 8.546 ns ( 56.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.510 ns ( 43.24 % ) " "Info: Total interconnect delay = 6.510 ns ( 43.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "15.056 ns" { CLK D0 D1 D2 D3 D4 D5 D6 D7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "15.056 ns" { CLK {} CLK~combout {} D0 {} D1 {} D2 {} D3 {} D4 {} D5 {} D6 {} D7 {} } { 0.000ns 0.000ns 0.950ns 0.393ns 1.097ns 1.075ns 0.393ns 1.098ns 1.110ns 0.394ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -408 240 304 -328 "D7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.558 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns ENT 1 PIN PIN_18 8 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 8; PIN Node = 'ENT'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENT } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { 416 16 184 432 "ENT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.855 ns) 3.558 ns D7 2 REG LCFF_X2_Y7_N1 2 " "Info: 2: + IC(1.613 ns) + CELL(0.855 ns) = 3.558 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 2; REG Node = 'D7'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.468 ns" { ENT D7 } "NODE_NAME" } } { "PC.bdf" "" { Schematic "F:/2 学习/2 课内/2 大二/1 软件学院/4 数字逻辑/大作业/PC/PC.bdf" { { -408 240 304 -328 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 54.67 % ) " "Info: Total cell delay = 1.945 ns ( 54.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 45.33 % ) " "Info: Total interconnect delay = 1.613 ns ( 45.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.558 ns" { ENT D7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.558 ns" { ENT {} ENT~combout {} D7 {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "15.056 ns" { CLK D0 D1 D2 D3 D4 D5 D6 D7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "15.056 ns" { CLK {} CLK~combout {} D0 {} D1 {} D2 {} D3 {} D4 {} D5 {} D6 {} D7 {} } { 0.000ns 0.000ns 0.950ns 0.393ns 1.097ns 1.075ns 0.393ns 1.098ns 1.110ns 0.394ns } { 0.000ns 1.090ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.558 ns" { ENT D7 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.558 ns" { ENT {} ENT~combout {} D7 {} } { 0.000ns 0.000ns 1.613ns } { 0.000ns 1.090ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 09:01:37 2017 " "Info: Processing ended: Fri Jun 09 09:01:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
