5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel2.vcd) 2 -o (mbit_sel2.cdd) 2 -v (mbit_sel2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel2.v 1 26 1
2 1 1 7 100010 3 100c 0 0 2 1 b
2 2 0 7 b000b 0 1408 0 0 32 48 1 0
2 3 0 7 90009 0 1408 0 0 32 48 2 0
2 4 24 7 7000c 0 1410 2 3 2 18 0 3 0 0 0 0 a
2 5 35 7 70010 4 e 1 4
2 6 1 8 100010 2 100c 0 0 1 1 c
2 7 0 8 90009 0 1400 0 0 32 48 0 0
2 8 23 8 7000a 0 1410 0 7 1 18 0 1 0 0 0 0 a
2 9 35 8 70010 3 e 6 8
1 a 1 3 6000b 1 0 2 0 3 17 7 7 0 6 3 0
1 b 2 4 7000b 1 0 1 0 2 17 0 3 0 3 1 0
1 c 3 5 7000b 1 0 0 0 1 17 0 1 0 0 1 0
4 5 7 7 f 5 5 5
4 9 8 7 f 9 9 9
3 1 main.$u0 "main.$u0" 0 mbit_sel2.v 0 24 1
