
HARD_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b50  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08009d20  08009d20  00019d20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1ec  0800a1ec  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1ec  0800a1ec  0001a1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1f4  0800a1f4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1f4  0800a1f4  0001a1f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1f8  0800a1f8  0001a1f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800a1fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  200001ec  0800a3e8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000061c  0800a3e8  0002061c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f282  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022b8  00000000  00000000  0002f49e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00031758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00032608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002f11  00000000  00000000  000333e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a58  00000000  00000000  000362f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de992  00000000  00000000  00046d49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001256db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005080  00000000  00000000  0012572c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009d08 	.word	0x08009d08

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08009d08 	.word	0x08009d08

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <SysTick_Handler>:

extern uint16_t indx;
extern uint32_t tick;
//Core Tick Interrupt
void SysTick_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000fd0:	f001 fd20 	bl	8002a14 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000fd4:	f002 fae4 	bl	80035a0 <HAL_SYSTICK_IRQHandler>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <TIM2_IRQHandler>:


//Timer Interrupt

void TIM2_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	//tim2.Instance->CNT
	Clicks = __HAL_TIM_GET_COUNTER(&tim2);
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <TIM2_IRQHandler+0x4c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe6:	4a11      	ldr	r2, [pc, #68]	; (800102c <TIM2_IRQHandler+0x50>)
 8000fe8:	6013      	str	r3, [r2, #0]
	click = (int16_t)Clicks;
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <TIM2_IRQHandler+0x50>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <TIM2_IRQHandler+0x54>)
 8000ff2:	801a      	strh	r2, [r3, #0]
	Pulse = click * 0.25;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <TIM2_IRQHandler+0x54>)
 8000ff6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff fab2 	bl	8000564 <__aeabi_i2d>
 8001000:	f04f 0200 	mov.w	r2, #0
 8001004:	4b0b      	ldr	r3, [pc, #44]	; (8001034 <TIM2_IRQHandler+0x58>)
 8001006:	f7ff fb17 	bl	8000638 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fdc1 	bl	8000b98 <__aeabi_d2iz>
 8001016:	4603      	mov	r3, r0
 8001018:	b21a      	sxth	r2, r3
 800101a:	4b07      	ldr	r3, [pc, #28]	; (8001038 <TIM2_IRQHandler+0x5c>)
 800101c:	801a      	strh	r2, [r3, #0]

	HAL_TIM_IRQHandler(&tim2);
 800101e:	4802      	ldr	r0, [pc, #8]	; (8001028 <TIM2_IRQHandler+0x4c>)
 8001020:	f004 fb98 	bl	8005754 <HAL_TIM_IRQHandler>
}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}
 8001028:	200002a8 	.word	0x200002a8
 800102c:	200005b4 	.word	0x200005b4
 8001030:	200005b8 	.word	0x200005b8
 8001034:	3fd00000 	.word	0x3fd00000
 8001038:	200005ba 	.word	0x200005ba

0800103c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&tim4);
 8001040:	4802      	ldr	r0, [pc, #8]	; (800104c <TIM4_IRQHandler+0x10>)
 8001042:	f004 fb87 	bl	8005754 <HAL_TIM_IRQHandler>
}
 8001046:	bf00      	nop
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200002f0 	.word	0x200002f0

08001050 <USART2_IRQHandler>:


//UART Interrupt

void USART2_IRQHandler(void)
{
 8001050:	b5b0      	push	{r4, r5, r7, lr}
 8001052:	af00      	add	r7, sp, #0
	HAL_UART_Receive(&huart2, &receivedData, 1, HAL_MAX_DELAY);
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	2201      	movs	r2, #1
 800105a:	498b      	ldr	r1, [pc, #556]	; (8001288 <USART2_IRQHandler+0x238>)
 800105c:	488b      	ldr	r0, [pc, #556]	; (800128c <USART2_IRQHandler+0x23c>)
 800105e:	f005 fb4e 	bl	80066fe <HAL_UART_Receive>
		if (receivedData == '\r')
 8001062:	4b89      	ldr	r3, [pc, #548]	; (8001288 <USART2_IRQHandler+0x238>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b0d      	cmp	r3, #13
 8001068:	f040 8099 	bne.w	800119e <USART2_IRQHandler+0x14e>
			{
				recepCmplt = true;
 800106c:	4b88      	ldr	r3, [pc, #544]	; (8001290 <USART2_IRQHandler+0x240>)
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
				Data = atoi((char*)data_buffer);
 8001072:	4888      	ldr	r0, [pc, #544]	; (8001294 <USART2_IRQHandler+0x244>)
 8001074:	f005 fea4 	bl	8006dc0 <atoi>
 8001078:	4603      	mov	r3, r0
 800107a:	4a87      	ldr	r2, [pc, #540]	; (8001298 <USART2_IRQHandler+0x248>)
 800107c:	6013      	str	r3, [r2, #0]

				data_buffer[count++] = '\r';
 800107e:	4b87      	ldr	r3, [pc, #540]	; (800129c <USART2_IRQHandler+0x24c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	1c5a      	adds	r2, r3, #1
 8001084:	4985      	ldr	r1, [pc, #532]	; (800129c <USART2_IRQHandler+0x24c>)
 8001086:	600a      	str	r2, [r1, #0]
 8001088:	4a82      	ldr	r2, [pc, #520]	; (8001294 <USART2_IRQHandler+0x244>)
 800108a:	210d      	movs	r1, #13
 800108c:	54d1      	strb	r1, [r2, r3]

				Data1 = -Data;
 800108e:	4b82      	ldr	r3, [pc, #520]	; (8001298 <USART2_IRQHandler+0x248>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	425b      	negs	r3, r3
 8001094:	461a      	mov	r2, r3
 8001096:	4b82      	ldr	r3, [pc, #520]	; (80012a0 <USART2_IRQHandler+0x250>)
 8001098:	601a      	str	r2, [r3, #0]

				if(Data >= 0)
 800109a:	4b7f      	ldr	r3, [pc, #508]	; (8001298 <USART2_IRQHandler+0x248>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	db35      	blt.n	800110e <USART2_IRQHandler+0xbe>
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //GPIOC and PIN_0 changed
 80010a2:	2200      	movs	r2, #0
 80010a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010a8:	487e      	ldr	r0, [pc, #504]	; (80012a4 <USART2_IRQHandler+0x254>)
 80010aa:	f003 f877 	bl	800419c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2101      	movs	r1, #1
 80010b2:	487d      	ldr	r0, [pc, #500]	; (80012a8 <USART2_IRQHandler+0x258>)
 80010b4:	f003 f872 	bl	800419c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(Data)/100);
 80010b8:	4b7c      	ldr	r3, [pc, #496]	; (80012ac <USART2_IRQHandler+0x25c>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff fa41 	bl	8000544 <__aeabi_ui2d>
 80010c2:	4604      	mov	r4, r0
 80010c4:	460d      	mov	r5, r1
 80010c6:	4b74      	ldr	r3, [pc, #464]	; (8001298 <USART2_IRQHandler+0x248>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fa4a 	bl	8000564 <__aeabi_i2d>
 80010d0:	a36b      	add	r3, pc, #428	; (adr r3, 8001280 <USART2_IRQHandler+0x230>)
 80010d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d6:	f7ff faaf 	bl	8000638 <__aeabi_dmul>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	4620      	mov	r0, r4
 80010e0:	4629      	mov	r1, r5
 80010e2:	f7ff faa9 	bl	8000638 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	4610      	mov	r0, r2
 80010ec:	4619      	mov	r1, r3
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	4b6f      	ldr	r3, [pc, #444]	; (80012b0 <USART2_IRQHandler+0x260>)
 80010f4:	f7ff fbca 	bl	800088c <__aeabi_ddiv>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	496b      	ldr	r1, [pc, #428]	; (80012ac <USART2_IRQHandler+0x25c>)
 80010fe:	680c      	ldr	r4, [r1, #0]
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fd70 	bl	8000be8 <__aeabi_d2uiz>
 8001108:	4603      	mov	r3, r0
 800110a:	6363      	str	r3, [r4, #52]	; 0x34
 800110c:	e035      	b.n	800117a <USART2_IRQHandler+0x12a>

				}

				else
				{
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //GPIOC and PIN_0 changed
 800110e:	2201      	movs	r2, #1
 8001110:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001114:	4863      	ldr	r0, [pc, #396]	; (80012a4 <USART2_IRQHandler+0x254>)
 8001116:	f003 f841 	bl	800419c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800111a:	2201      	movs	r2, #1
 800111c:	2101      	movs	r1, #1
 800111e:	4862      	ldr	r0, [pc, #392]	; (80012a8 <USART2_IRQHandler+0x258>)
 8001120:	f003 f83c 	bl	800419c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(-Data)/100);
 8001124:	4b61      	ldr	r3, [pc, #388]	; (80012ac <USART2_IRQHandler+0x25c>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fa0b 	bl	8000544 <__aeabi_ui2d>
 800112e:	4604      	mov	r4, r0
 8001130:	460d      	mov	r5, r1
 8001132:	4b59      	ldr	r3, [pc, #356]	; (8001298 <USART2_IRQHandler+0x248>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	425b      	negs	r3, r3
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fa13 	bl	8000564 <__aeabi_i2d>
 800113e:	a350      	add	r3, pc, #320	; (adr r3, 8001280 <USART2_IRQHandler+0x230>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	f7ff fa78 	bl	8000638 <__aeabi_dmul>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	f7ff fa72 	bl	8000638 <__aeabi_dmul>
 8001154:	4602      	mov	r2, r0
 8001156:	460b      	mov	r3, r1
 8001158:	4610      	mov	r0, r2
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 0200 	mov.w	r2, #0
 8001160:	4b53      	ldr	r3, [pc, #332]	; (80012b0 <USART2_IRQHandler+0x260>)
 8001162:	f7ff fb93 	bl	800088c <__aeabi_ddiv>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4950      	ldr	r1, [pc, #320]	; (80012ac <USART2_IRQHandler+0x25c>)
 800116c:	680c      	ldr	r4, [r1, #0]
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fd39 	bl	8000be8 <__aeabi_d2uiz>
 8001176:	4603      	mov	r3, r0
 8001178:	6363      	str	r3, [r4, #52]	; 0x34

				}


				HAL_UART_Transmit(&huart2, data_buffer, count, HAL_MAX_DELAY);  //send to terminal
 800117a:	4b48      	ldr	r3, [pc, #288]	; (800129c <USART2_IRQHandler+0x24c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	b29a      	uxth	r2, r3
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
 8001184:	4943      	ldr	r1, [pc, #268]	; (8001294 <USART2_IRQHandler+0x244>)
 8001186:	4841      	ldr	r0, [pc, #260]	; (800128c <USART2_IRQHandler+0x23c>)
 8001188:	f005 fa27 	bl	80065da <HAL_UART_Transmit>
				memset(data_buffer, 0, sizeof(data_buffer));
 800118c:	2205      	movs	r2, #5
 800118e:	2100      	movs	r1, #0
 8001190:	4840      	ldr	r0, [pc, #256]	; (8001294 <USART2_IRQHandler+0x244>)
 8001192:	f005 fe43 	bl	8006e1c <memset>
				count = 0;
 8001196:	4b41      	ldr	r3, [pc, #260]	; (800129c <USART2_IRQHandler+0x24c>)
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
		else
		{
			data_buffer[count++] = receivedData;
		}

	return;
 800119c:	e06b      	b.n	8001276 <USART2_IRQHandler+0x226>
		else if(receivedData == ' ')
 800119e:	4b3a      	ldr	r3, [pc, #232]	; (8001288 <USART2_IRQHandler+0x238>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b20      	cmp	r3, #32
 80011a4:	d13b      	bne.n	800121e <USART2_IRQHandler+0x1ce>
			sprintf((char*)e_buf, "Emergency Stop with Tick: %lu", tick);
 80011a6:	4b43      	ldr	r3, [pc, #268]	; (80012b4 <USART2_IRQHandler+0x264>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	461a      	mov	r2, r3
 80011ac:	4942      	ldr	r1, [pc, #264]	; (80012b8 <USART2_IRQHandler+0x268>)
 80011ae:	4843      	ldr	r0, [pc, #268]	; (80012bc <USART2_IRQHandler+0x26c>)
 80011b0:	f006 faa6 	bl	8007700 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)e_buf, strlen(E_Stop), HAL_MAX_DELAY);  //send to terminal
 80011b4:	4b42      	ldr	r3, [pc, #264]	; (80012c0 <USART2_IRQHandler+0x270>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f829 	bl	8000210 <strlen>
 80011be:	4603      	mov	r3, r0
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
 80011c6:	493d      	ldr	r1, [pc, #244]	; (80012bc <USART2_IRQHandler+0x26c>)
 80011c8:	4830      	ldr	r0, [pc, #192]	; (800128c <USART2_IRQHandler+0x23c>)
 80011ca:	f005 fa06 	bl	80065da <HAL_UART_Transmit>
			memset(data_buffer, 0, sizeof(data_buffer));
 80011ce:	2205      	movs	r2, #5
 80011d0:	2100      	movs	r1, #0
 80011d2:	4830      	ldr	r0, [pc, #192]	; (8001294 <USART2_IRQHandler+0x244>)
 80011d4:	f005 fe22 	bl	8006e1c <memset>
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80011d8:	4b34      	ldr	r3, [pc, #208]	; (80012ac <USART2_IRQHandler+0x25c>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f9b1 	bl	8000544 <__aeabi_ui2d>
 80011e2:	f04f 0200 	mov.w	r2, #0
 80011e6:	f04f 0300 	mov.w	r3, #0
 80011ea:	f7ff fa25 	bl	8000638 <__aeabi_dmul>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <USART2_IRQHandler+0x260>)
 80011fc:	f7ff fb46 	bl	800088c <__aeabi_ddiv>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4929      	ldr	r1, [pc, #164]	; (80012ac <USART2_IRQHandler+0x25c>)
 8001206:	680c      	ldr	r4, [r1, #0]
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f7ff fcec 	bl	8000be8 <__aeabi_d2uiz>
 8001210:	4603      	mov	r3, r0
 8001212:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 8001214:	2100      	movs	r1, #0
 8001216:	4825      	ldr	r0, [pc, #148]	; (80012ac <USART2_IRQHandler+0x25c>)
 8001218:	f003 ff66 	bl	80050e8 <HAL_TIM_PWM_Stop>
	return;
 800121c:	e02b      	b.n	8001276 <USART2_IRQHandler+0x226>
		else if(receivedData == 'r')
 800121e:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <USART2_IRQHandler+0x238>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b72      	cmp	r3, #114	; 0x72
 8001224:	d108      	bne.n	8001238 <USART2_IRQHandler+0x1e8>
			HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 8001226:	4927      	ldr	r1, [pc, #156]	; (80012c4 <USART2_IRQHandler+0x274>)
 8001228:	481e      	ldr	r0, [pc, #120]	; (80012a4 <USART2_IRQHandler+0x254>)
 800122a:	f002 fd2f 	bl	8003c8c <HAL_GPIO_Init>
			HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1);
 800122e:	2100      	movs	r1, #0
 8001230:	481e      	ldr	r0, [pc, #120]	; (80012ac <USART2_IRQHandler+0x25c>)
 8001232:	f003 fe91 	bl	8004f58 <HAL_TIM_PWM_Start>
	return;
 8001236:	e01e      	b.n	8001276 <USART2_IRQHandler+0x226>
		else if(receivedData == 'v')
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <USART2_IRQHandler+0x238>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b76      	cmp	r3, #118	; 0x76
 800123e:	d103      	bne.n	8001248 <USART2_IRQHandler+0x1f8>
			curr = true;
 8001240:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <USART2_IRQHandler+0x278>)
 8001242:	2201      	movs	r2, #1
 8001244:	701a      	strb	r2, [r3, #0]
	return;
 8001246:	e016      	b.n	8001276 <USART2_IRQHandler+0x226>
		else if(receivedData == 's')
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <USART2_IRQHandler+0x238>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b73      	cmp	r3, #115	; 0x73
 800124e:	d109      	bne.n	8001264 <USART2_IRQHandler+0x214>
			curr = false;
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <USART2_IRQHandler+0x278>)
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]
			Start_Flag = true;
 8001256:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <USART2_IRQHandler+0x27c>)
 8001258:	2201      	movs	r2, #1
 800125a:	701a      	strb	r2, [r3, #0]
			indx = 0;
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <USART2_IRQHandler+0x280>)
 800125e:	2200      	movs	r2, #0
 8001260:	801a      	strh	r2, [r3, #0]
	return;
 8001262:	e008      	b.n	8001276 <USART2_IRQHandler+0x226>
			data_buffer[count++] = receivedData;
 8001264:	4b0d      	ldr	r3, [pc, #52]	; (800129c <USART2_IRQHandler+0x24c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	1c5a      	adds	r2, r3, #1
 800126a:	490c      	ldr	r1, [pc, #48]	; (800129c <USART2_IRQHandler+0x24c>)
 800126c:	600a      	str	r2, [r1, #0]
 800126e:	4a06      	ldr	r2, [pc, #24]	; (8001288 <USART2_IRQHandler+0x238>)
 8001270:	7811      	ldrb	r1, [r2, #0]
 8001272:	4a08      	ldr	r2, [pc, #32]	; (8001294 <USART2_IRQHandler+0x244>)
 8001274:	54d1      	strb	r1, [r2, r3]
	return;
 8001276:	bf00      	nop

	HAL_UART_IRQHandler(&huart2);
}
 8001278:	bdb0      	pop	{r4, r5, r7, pc}
 800127a:	bf00      	nop
 800127c:	f3af 8000 	nop.w
 8001280:	190cb39b 	.word	0x190cb39b
 8001284:	3fd91919 	.word	0x3fd91919
 8001288:	20000515 	.word	0x20000515
 800128c:	20000488 	.word	0x20000488
 8001290:	20000524 	.word	0x20000524
 8001294:	20000518 	.word	0x20000518
 8001298:	20000526 	.word	0x20000526
 800129c:	20000520 	.word	0x20000520
 80012a0:	200005b0 	.word	0x200005b0
 80012a4:	40020000 	.word	0x40020000
 80012a8:	40020800 	.word	0x40020800
 80012ac:	20000260 	.word	0x20000260
 80012b0:	40590000 	.word	0x40590000
 80012b4:	200005ac 	.word	0x200005ac
 80012b8:	08009d4c 	.word	0x08009d4c
 80012bc:	20000208 	.word	0x20000208
 80012c0:	20000004 	.word	0x20000004
 80012c4:	200005f0 	.word	0x200005f0
 80012c8:	20000514 	.word	0x20000514
 80012cc:	200005c4 	.word	0x200005c4
 80012d0:	2000052a 	.word	0x2000052a

080012d4 <DMA2_Stream0_IRQHandler>:



void DMA2_Stream0_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0

  HAL_DMA_IRQHandler(&hdma_adc1);
 80012d8:	4802      	ldr	r0, [pc, #8]	; (80012e4 <DMA2_Stream0_IRQHandler+0x10>)
 80012da:	f002 fa6d 	bl	80037b8 <HAL_DMA_IRQHandler>

}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000428 	.word	0x20000428

080012e8 <EXTI1_IRQHandler>:


///All the external interrupts

void EXTI1_IRQHandler()
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
	 *  This subroutine handles the Spring thing interrupt
	 *
	 *  PC1
	 */

	if(poop_back)
 80012ee:	4b2a      	ldr	r3, [pc, #168]	; (8001398 <EXTI1_IRQHandler+0xb0>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d044      	beq.n	8001380 <EXTI1_IRQHandler+0x98>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)data_btn, strlen(data_btn), HAL_MAX_DELAY);
 80012f6:	4b29      	ldr	r3, [pc, #164]	; (800139c <EXTI1_IRQHandler+0xb4>)
 80012f8:	681c      	ldr	r4, [r3, #0]
 80012fa:	4b28      	ldr	r3, [pc, #160]	; (800139c <EXTI1_IRQHandler+0xb4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7fe ff86 	bl	8000210 <strlen>
 8001304:	4603      	mov	r3, r0
 8001306:	b29a      	uxth	r2, r3
 8001308:	f04f 33ff 	mov.w	r3, #4294967295
 800130c:	4621      	mov	r1, r4
 800130e:	4824      	ldr	r0, [pc, #144]	; (80013a0 <EXTI1_IRQHandler+0xb8>)
 8001310:	f005 f963 	bl	80065da <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
 8001314:	4b23      	ldr	r3, [pc, #140]	; (80013a4 <EXTI1_IRQHandler+0xbc>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2200      	movs	r2, #0
 800131a:	635a      	str	r2, [r3, #52]	; 0x34

		for(int i =0; i<10000; i++)
 800131c:	2300      	movs	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	e01f      	b.n	8001362 <EXTI1_IRQHandler+0x7a>
		{

			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PAYLOAD_3)/100);
 8001322:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <EXTI1_IRQHandler+0xbc>)
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f90c 	bl	8000544 <__aeabi_ui2d>
 800132c:	a318      	add	r3, pc, #96	; (adr r3, 8001390 <EXTI1_IRQHandler+0xa8>)
 800132e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001332:	f7ff f981 	bl	8000638 <__aeabi_dmul>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4610      	mov	r0, r2
 800133c:	4619      	mov	r1, r3
 800133e:	f04f 0200 	mov.w	r2, #0
 8001342:	4b19      	ldr	r3, [pc, #100]	; (80013a8 <EXTI1_IRQHandler+0xc0>)
 8001344:	f7ff faa2 	bl	800088c <__aeabi_ddiv>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4915      	ldr	r1, [pc, #84]	; (80013a4 <EXTI1_IRQHandler+0xbc>)
 800134e:	680c      	ldr	r4, [r1, #0]
 8001350:	4610      	mov	r0, r2
 8001352:	4619      	mov	r1, r3
 8001354:	f7ff fc48 	bl	8000be8 <__aeabi_d2uiz>
 8001358:	4603      	mov	r3, r0
 800135a:	6363      	str	r3, [r4, #52]	; 0x34
		for(int i =0; i<10000; i++)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3301      	adds	r3, #1
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f242 720f 	movw	r2, #9999	; 0x270f
 8001368:	4293      	cmp	r3, r2
 800136a:	ddda      	ble.n	8001322 <EXTI1_IRQHandler+0x3a>

		}


		HAL_TIM_PWM_Stop(&tim3, TIM_CHANNEL_1);
 800136c:	2100      	movs	r1, #0
 800136e:	480d      	ldr	r0, [pc, #52]	; (80013a4 <EXTI1_IRQHandler+0xbc>)
 8001370:	f003 feba 	bl	80050e8 <HAL_TIM_PWM_Stop>


		poop_back = false;
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <EXTI1_IRQHandler+0xb0>)
 8001376:	2200      	movs	r2, #0
 8001378:	701a      	strb	r2, [r3, #0]
		spring_trig = true;
 800137a:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <EXTI1_IRQHandler+0xc4>)
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]

	}


	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001380:	2002      	movs	r0, #2
 8001382:	f002 ff25 	bl	80041d0 <HAL_GPIO_EXTI_IRQHandler>
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	bd90      	pop	{r4, r7, pc}
 800138e:	bf00      	nop
 8001390:	877be861 	.word	0x877be861
 8001394:	40278787 	.word	0x40278787
 8001398:	200005c6 	.word	0x200005c6
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000488 	.word	0x20000488
 80013a4:	20000260 	.word	0x20000260
 80013a8:	40590000 	.word	0x40590000
 80013ac:	200005c8 	.word	0x200005c8

080013b0 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler()
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	 * This is for the Bay Door
	 *
	 * PC2
	 */

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80013b4:	2004      	movs	r0, #4
 80013b6:	f002 ff0b 	bl	80041d0 <HAL_GPIO_EXTI_IRQHandler>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler()
{
 80013c0:	b598      	push	{r3, r4, r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	 * 2.Initiate the bay close door seq.
	 *
	 * PC3
	 */

	if(close_door)
 80013c4:	4b2d      	ldr	r3, [pc, #180]	; (800147c <EXTI3_IRQHandler+0xbc>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d052      	beq.n	8001472 <EXTI3_IRQHandler+0xb2>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)parked, strlen(parked), HAL_MAX_DELAY);
 80013cc:	4b2c      	ldr	r3, [pc, #176]	; (8001480 <EXTI3_IRQHandler+0xc0>)
 80013ce:	681c      	ldr	r4, [r3, #0]
 80013d0:	4b2b      	ldr	r3, [pc, #172]	; (8001480 <EXTI3_IRQHandler+0xc0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe ff1b 	bl	8000210 <strlen>
 80013da:	4603      	mov	r3, r0
 80013dc:	b29a      	uxth	r2, r3
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	4621      	mov	r1, r4
 80013e4:	4827      	ldr	r0, [pc, #156]	; (8001484 <EXTI3_IRQHandler+0xc4>)
 80013e6:	f005 f8f8 	bl	80065da <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <EXTI3_IRQHandler+0xc8>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f8a8 	bl	8000544 <__aeabi_ui2d>
 80013f4:	f04f 0200 	mov.w	r2, #0
 80013f8:	f04f 0300 	mov.w	r3, #0
 80013fc:	f7ff f91c 	bl	8000638 <__aeabi_dmul>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b1f      	ldr	r3, [pc, #124]	; (800148c <EXTI3_IRQHandler+0xcc>)
 800140e:	f7ff fa3d 	bl	800088c <__aeabi_ddiv>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	491c      	ldr	r1, [pc, #112]	; (8001488 <EXTI3_IRQHandler+0xc8>)
 8001418:	680c      	ldr	r4, [r1, #0]
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fbe3 	bl	8000be8 <__aeabi_d2uiz>
 8001422:	4603      	mov	r3, r0
 8001424:	6363      	str	r3, [r4, #52]	; 0x34


		//Flip the bay_door flag to initiate bayclose door seq
		bay_door_close = true;
 8001426:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <EXTI3_IRQHandler+0xd0>)
 8001428:	2201      	movs	r2, #1
 800142a:	701a      	strb	r2, [r3, #0]


		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	2101      	movs	r1, #1
 8001430:	4818      	ldr	r0, [pc, #96]	; (8001494 <EXTI3_IRQHandler+0xd4>)
 8001432:	f002 feb3 	bl	800419c <HAL_GPIO_WritePin>
			for(int i =0; i<6000; i++){

				__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PAYLOAD_2)/100);
			}
		*/
			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001436:	4b14      	ldr	r3, [pc, #80]	; (8001488 <EXTI3_IRQHandler+0xc8>)
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f882 	bl	8000544 <__aeabi_ui2d>
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	f7ff f8f6 	bl	8000638 <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <EXTI3_IRQHandler+0xcc>)
 800145a:	f7ff fa17 	bl	800088c <__aeabi_ddiv>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4909      	ldr	r1, [pc, #36]	; (8001488 <EXTI3_IRQHandler+0xc8>)
 8001464:	680c      	ldr	r4, [r1, #0]
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fbbd 	bl	8000be8 <__aeabi_d2uiz>
 800146e:	4603      	mov	r3, r0
 8001470:	6363      	str	r3, [r4, #52]	; 0x34
	}


	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001472:	2008      	movs	r0, #8
 8001474:	f002 feac 	bl	80041d0 <HAL_GPIO_EXTI_IRQHandler>
}
 8001478:	bf00      	nop
 800147a:	bd98      	pop	{r3, r4, r7, pc}
 800147c:	200005c7 	.word	0x200005c7
 8001480:	20000008 	.word	0x20000008
 8001484:	20000488 	.word	0x20000488
 8001488:	20000260 	.word	0x20000260
 800148c:	40590000 	.word	0x40590000
 8001490:	200005c5 	.word	0x200005c5
 8001494:	40020800 	.word	0x40020800

08001498 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)

//PC13
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0

	//HAL_Delay(10);
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_13)){
 800149c:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <EXTI15_10_IRQHandler+0x28>)
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d005      	beq.n	80014b4 <EXTI15_10_IRQHandler+0x1c>
		GPIOA -> ODR ^= GPIO_PIN_5; // toggle LD2 LED
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <EXTI15_10_IRQHandler+0x2c>)
 80014aa:	695b      	ldr	r3, [r3, #20]
 80014ac:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <EXTI15_10_IRQHandler+0x2c>)
 80014ae:	f083 0320 	eor.w	r3, r3, #32
 80014b2:	6153      	str	r3, [r2, #20]

//	__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * 0/100);
//
//	while(1);

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80014b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014b8:	f002 fe8a 	bl	80041d0 <HAL_GPIO_EXTI_IRQHandler>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40013c00 	.word	0x40013c00
 80014c4:	40020000 	.word	0x40020000

080014c8 <Universal_Inits>:
float RPM__ = 0;

float rawVoltage;
float current;

void Universal_Inits() {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0

	HAL_Init();
 80014cc:	f001 fa50 	bl	8002970 <HAL_Init>
	SystemClockConfig(SYS_CLOCK_FREQ_50MHz);
 80014d0:	2032      	movs	r0, #50	; 0x32
 80014d2:	f000 fd7f 	bl	8001fd4 <SystemClockConfig>
	LSE_Config();
 80014d6:	f000 fe5f 	bl	8002198 <LSE_Config>
	MX_DMA_Init();
 80014da:	f000 fd5b 	bl	8001f94 <MX_DMA_Init>
	MX_ADC1_Init();
 80014de:	f000 fd07 	bl	8001ef0 <MX_ADC1_Init>
	Timer3_Init();
 80014e2:	f000 fc19 	bl	8001d18 <Timer3_Init>
	Timer2_Init();
 80014e6:	f000 fc5b 	bl	8001da0 <Timer2_Init>
	Timer4_Init();
 80014ea:	f000 fcad 	bl	8001e48 <Timer4_Init>
	UART2_Init();
 80014ee:	f000 fe5d 	bl	80021ac <UART2_Init>
	UART1_Init();
 80014f2:	f000 fe81 	bl	80021f8 <UART1_Init>
	GPIO_Init();
 80014f6:	f000 fb51 	bl	8001b9c <GPIO_Init>

}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <main>:


int main()
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
	//Inits

	Universal_Inits();
 8001506:	f7ff ffdf 	bl	80014c8 <Universal_Inits>

	memset(buf, 0, sizeof(buf));
 800150a:	2240      	movs	r2, #64	; 0x40
 800150c:	2100      	movs	r1, #0
 800150e:	4829      	ldr	r0, [pc, #164]	; (80015b4 <main+0xb4>)
 8001510:	f005 fc84 	bl	8006e1c <memset>
	memset(buf_tick, 0, sizeof(buf_tick));
 8001514:	2240      	movs	r2, #64	; 0x40
 8001516:	2100      	movs	r1, #0
 8001518:	4827      	ldr	r0, [pc, #156]	; (80015b8 <main+0xb8>)
 800151a:	f005 fc7f 	bl	8006e1c <memset>
	//Transmit to the terminal at start
	char* user_data = "REDWING LABS\r\n";
 800151e:	4b27      	ldr	r3, [pc, #156]	; (80015bc <main+0xbc>)
 8001520:	607b      	str	r3, [r7, #4]
	uint16_t data_len = strlen(user_data);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe fe74 	bl	8000210 <strlen>
 8001528:	4603      	mov	r3, r0
 800152a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)user_data, data_len, HAL_MAX_DELAY);
 800152c:	887a      	ldrh	r2, [r7, #2]
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4822      	ldr	r0, [pc, #136]	; (80015c0 <main+0xc0>)
 8001536:	f005 f850 	bl	80065da <HAL_UART_Transmit>

	if(HAL_TIM_Encoder_Start_IT(&tim2, TIM_CHANNEL_ALL) != HAL_OK)  Error_handler();
 800153a:	213c      	movs	r1, #60	; 0x3c
 800153c:	4821      	ldr	r0, [pc, #132]	; (80015c4 <main+0xc4>)
 800153e:	f004 f85b 	bl	80055f8 <HAL_TIM_Encoder_Start_IT>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <main+0x4c>
 8001548:	f000 fe7c 	bl	8002244 <Error_handler>

	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 800154c:	2100      	movs	r1, #0
 800154e:	481e      	ldr	r0, [pc, #120]	; (80015c8 <main+0xc8>)
 8001550:	f003 fd02 	bl	8004f58 <HAL_TIM_PWM_Start>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <main+0x5e>
 800155a:	f000 fe73 	bl	8002244 <Error_handler>
	if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 800155e:	2104      	movs	r1, #4
 8001560:	4819      	ldr	r0, [pc, #100]	; (80015c8 <main+0xc8>)
 8001562:	f003 fcf9 	bl	8004f58 <HAL_TIM_PWM_Start>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <main+0x70>
 800156c:	f000 fe6a 	bl	8002244 <Error_handler>

	if(HAL_TIM_IC_Start_IT(&tim4, TIM_CHANNEL_1)!= HAL_OK) Error_handler();
 8001570:	2100      	movs	r1, #0
 8001572:	4816      	ldr	r0, [pc, #88]	; (80015cc <main+0xcc>)
 8001574:	f003 fe78 	bl	8005268 <HAL_TIM_IC_Start_IT>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <main+0x82>
 800157e:	f000 fe61 	bl	8002244 <Error_handler>

	HAL_ADC_Start_DMA(&hadc1, &Buf, 1);
 8001582:	2201      	movs	r2, #1
 8001584:	4912      	ldr	r1, [pc, #72]	; (80015d0 <main+0xd0>)
 8001586:	4813      	ldr	r0, [pc, #76]	; (80015d4 <main+0xd4>)
 8001588:	f001 facc 	bl	8002b24 <HAL_ADC_Start_DMA>
	/*
	 * Winch Start Sequence
	 * 1. Upon reception of a signal of particular Pulse width start the winch sequence
	 * or else keep looping until forever.
	 */
	MX_WINCH_START_SEQ();
 800158c:	f000 f90e 	bl	80017ac <MX_WINCH_START_SEQ>

 	//MX_BomBay_Door_Open();

	//HAL_Delay(1000); //Delay for the door to settle and prep for winch down.

	MX_WINCH_DOWN_GP_RAMP_UP();
 8001590:	f000 f91e 	bl	80017d0 <MX_WINCH_DOWN_GP_RAMP_UP>
	MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN();
 8001594:	f000 f9b4 	bl	8001900 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN>


	if(spring_trig)
 8001598:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <main+0xd8>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d008      	beq.n	80015b2 <main+0xb2>
	{
		if (HAL_TIM_PWM_Start(&tim3, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 80015a0:	2100      	movs	r1, #0
 80015a2:	4809      	ldr	r0, [pc, #36]	; (80015c8 <main+0xc8>)
 80015a4:	f003 fcd8 	bl	8004f58 <HAL_TIM_PWM_Start>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <main+0xb2>
 80015ae:	f000 fe49 	bl	8002244 <Error_handler>
	//Until the flag for door open is not set do nothing
	//If it breaks the loop, it means hook has reached the bay roof
	////Start the Door Close sequence
	//MX_BomBay_Door_Close();

	while(1)
 80015b2:	e7fe      	b.n	80015b2 <main+0xb2>
 80015b4:	2000052c 	.word	0x2000052c
 80015b8:	2000056c 	.word	0x2000056c
 80015bc:	08009d6c 	.word	0x08009d6c
 80015c0:	20000488 	.word	0x20000488
 80015c4:	200002a8 	.word	0x200002a8
 80015c8:	20000260 	.word	0x20000260
 80015cc:	200002f0 	.word	0x200002f0
 80015d0:	200005cc 	.word	0x200005cc
 80015d4:	200003e0 	.word	0x200003e0
 80015d8:	200005c8 	.word	0x200005c8

080015dc <HAL_TIM_IC_CaptureCallback>:
 * Based on the pre-defined signal type, routine scans for the particular DC signal
 * If obtained initiates the Winch Start Sequence.
 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a3f      	ldr	r2, [pc, #252]	; (80016e8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d177      	bne.n	80016de <HAL_TIM_IC_CaptureCallback+0x102>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 80015ee:	4b3f      	ldr	r3, [pc, #252]	; (80016ec <HAL_TIM_IC_CaptureCallback+0x110>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d10a      	bne.n	800160c <HAL_TIM_IC_CaptureCallback+0x30>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80015f6:	2100      	movs	r1, #0
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f004 fb05 	bl	8005c08 <HAL_TIM_ReadCapturedValue>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a3b      	ldr	r2, [pc, #236]	; (80016f0 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001602:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001604:	4b39      	ldr	r3, [pc, #228]	; (80016ec <HAL_TIM_IC_CaptureCallback+0x110>)
 8001606:	2201      	movs	r2, #1
 8001608:	601a      	str	r2, [r3, #0]
			}
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 800160a:	e068      	b.n	80016de <HAL_TIM_IC_CaptureCallback+0x102>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 800160c:	2100      	movs	r1, #0
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f004 fafa 	bl	8005c08 <HAL_TIM_ReadCapturedValue>
 8001614:	4603      	mov	r3, r0
 8001616:	4a37      	ldr	r2, [pc, #220]	; (80016f4 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001618:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 800161a:	4b36      	ldr	r3, [pc, #216]	; (80016f4 <HAL_TIM_IC_CaptureCallback+0x118>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	429a      	cmp	r2, r3
 8001624:	d907      	bls.n	8001636 <HAL_TIM_IC_CaptureCallback+0x5a>
				Difference = IC_Val2-IC_Val1;
 8001626:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	4b31      	ldr	r3, [pc, #196]	; (80016f0 <HAL_TIM_IC_CaptureCallback+0x114>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	4a31      	ldr	r2, [pc, #196]	; (80016f8 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	e00f      	b.n	8001656 <HAL_TIM_IC_CaptureCallback+0x7a>
			else if (IC_Val1 > IC_Val2)
 8001636:	4b2e      	ldr	r3, [pc, #184]	; (80016f0 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b2e      	ldr	r3, [pc, #184]	; (80016f4 <HAL_TIM_IC_CaptureCallback+0x118>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	429a      	cmp	r2, r3
 8001640:	d909      	bls.n	8001656 <HAL_TIM_IC_CaptureCallback+0x7a>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001642:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	4b2a      	ldr	r3, [pc, #168]	; (80016f0 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001650:	33ff      	adds	r3, #255	; 0xff
 8001652:	4a29      	ldr	r2, [pc, #164]	; (80016f8 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001654:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001656:	4b29      	ldr	r3, [pc, #164]	; (80016fc <HAL_TIM_IC_CaptureCallback+0x120>)
 8001658:	60fb      	str	r3, [r7, #12]
			frequency = refClock/Difference;
 800165a:	4b27      	ldr	r3, [pc, #156]	; (80016f8 <HAL_TIM_IC_CaptureCallback+0x11c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	ee07 3a90 	vmov	s15, r3
 8001662:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001666:	edd7 6a03 	vldr	s13, [r7, #12]
 800166a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800166e:	4b24      	ldr	r3, [pc, #144]	; (8001700 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001670:	edc3 7a00 	vstr	s15, [r3]
			float mFactor = 1000000/refClock;
 8001674:	eddf 6a23 	vldr	s13, [pc, #140]	; 8001704 <HAL_TIM_IC_CaptureCallback+0x128>
 8001678:	ed97 7a03 	vldr	s14, [r7, #12]
 800167c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001680:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth = Difference*mFactor;
 8001684:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	ee07 3a90 	vmov	s15, r3
 800168c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001690:	edd7 7a02 	vldr	s15, [r7, #8]
 8001694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001698:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800169c:	ee17 2a90 	vmov	r2, s15
 80016a0:	4b19      	ldr	r3, [pc, #100]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016a2:	601a      	str	r2, [r3, #0]
			if(usWidth >= THROTTLE_FULL)
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016ac:	d306      	bcc.n	80016bc <HAL_TIM_IC_CaptureCallback+0xe0>
				Start_Flag = true;
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <HAL_TIM_IC_CaptureCallback+0x130>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	701a      	strb	r2, [r3, #0]
				HAL_TIM_IC_MspDeInit(&tim4);
 80016b4:	4816      	ldr	r0, [pc, #88]	; (8001710 <HAL_TIM_IC_CaptureCallback+0x134>)
 80016b6:	f000 ffa3 	bl	8002600 <HAL_TIM_IC_MspDeInit>
 80016ba:	e009      	b.n	80016d0 <HAL_TIM_IC_CaptureCallback+0xf4>
			else if(usWidth >= THROTTLE_HALF && usWidth < THROTTLE_FULL)
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f240 52db 	movw	r2, #1499	; 0x5db
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d903      	bls.n	80016d0 <HAL_TIM_IC_CaptureCallback+0xf4>
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2200      	movs	r2, #0
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24
			Is_First_Captured = 0; // set it back to false
 80016d8:	4b04      	ldr	r3, [pc, #16]	; (80016ec <HAL_TIM_IC_CaptureCallback+0x110>)
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
}
 80016de:	bf00      	nop
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40000800 	.word	0x40000800
 80016ec:	20000254 	.word	0x20000254
 80016f0:	20000248 	.word	0x20000248
 80016f4:	2000024c 	.word	0x2000024c
 80016f8:	20000250 	.word	0x20000250
 80016fc:	49742400 	.word	0x49742400
 8001700:	2000025c 	.word	0x2000025c
 8001704:	49742400 	.word	0x49742400
 8001708:	20000258 	.word	0x20000258
 800170c:	200005c4 	.word	0x200005c4
 8001710:	200002f0 	.word	0x200002f0

08001714 <HAL_SYSTICK_Callback>:
 *  2. Time is based on the Ramp_Up PWM
 *  3. Second time after the Ramp_Down PWM.
 */

void HAL_SYSTICK_Callback()
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0

	indx++;  //Monitors the time
 8001718:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <HAL_SYSTICK_Callback+0x7c>)
 800171a:	881b      	ldrh	r3, [r3, #0]
 800171c:	3301      	adds	r3, #1
 800171e:	b29a      	uxth	r2, r3
 8001720:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <HAL_SYSTICK_Callback+0x7c>)
 8001722:	801a      	strh	r2, [r3, #0]
//	}
//
//	else
//	{}

	if(indx == 1000)  // every second
 8001724:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <HAL_SYSTICK_Callback+0x7c>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800172c:	d12b      	bne.n	8001786 <HAL_SYSTICK_Callback+0x72>
	{
		//Calculate the rpm
		tick++;
 800172e:	4b19      	ldr	r3, [pc, #100]	; (8001794 <HAL_SYSTICK_Callback+0x80>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	4a17      	ldr	r2, [pc, #92]	; (8001794 <HAL_SYSTICK_Callback+0x80>)
 8001736:	6013      	str	r3, [r2, #0]
		ClicksPsec = (Pulse - OldPulse);  // Pulse or Clicks Per Second
 8001738:	4b17      	ldr	r3, [pc, #92]	; (8001798 <HAL_SYSTICK_Callback+0x84>)
 800173a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173e:	b29a      	uxth	r2, r3
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <HAL_SYSTICK_Callback+0x88>)
 8001742:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001746:	b29b      	uxth	r3, r3
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	b29b      	uxth	r3, r3
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <HAL_SYSTICK_Callback+0x8c>)
 8001750:	801a      	strh	r2, [r3, #0]
		OldPulse = Pulse;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <HAL_SYSTICK_Callback+0x84>)
 8001754:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001758:	4b10      	ldr	r3, [pc, #64]	; (800179c <HAL_SYSTICK_Callback+0x88>)
 800175a:	801a      	strh	r2, [r3, #0]
		indx = 0;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <HAL_SYSTICK_Callback+0x7c>)
 800175e:	2200      	movs	r2, #0
 8001760:	801a      	strh	r2, [r3, #0]

		RPM__ = (float)((float)ClicksPsec / 7) * 60;
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <HAL_SYSTICK_Callback+0x8c>)
 8001764:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001768:	ee07 3a90 	vmov	s15, r3
 800176c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001770:	eef1 6a0c 	vmov.f32	s13, #28	; 0x40e00000  7.0
 8001774:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001778:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80017a4 <HAL_SYSTICK_Callback+0x90>
 800177c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001780:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <HAL_SYSTICK_Callback+0x94>)
 8001782:	edc3 7a00 	vstr	s15, [r3]
	}

}
 8001786:	bf00      	nop
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	2000052a 	.word	0x2000052a
 8001794:	200005ac 	.word	0x200005ac
 8001798:	200005ba 	.word	0x200005ba
 800179c:	200005d0 	.word	0x200005d0
 80017a0:	200005d2 	.word	0x200005d2
 80017a4:	42700000 	.word	0x42700000
 80017a8:	200005d4 	.word	0x200005d4

080017ac <MX_WINCH_START_SEQ>:



void MX_WINCH_START_SEQ()
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
	/*
	 * This part loops until a signal of particular pulse width is captured.
	 */
	//UNUSED();
	while(!(Start_Flag)){};
 80017b0:	bf00      	nop
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_WINCH_START_SEQ+0x20>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	f083 0301 	eor.w	r3, r3, #1
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1f8      	bne.n	80017b2 <MX_WINCH_START_SEQ+0x6>

}
 80017c0:	bf00      	nop
 80017c2:	bf00      	nop
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	200005c4 	.word	0x200005c4

080017d0 <MX_WINCH_DOWN_GP_RAMP_UP>:
//	}
//}


void MX_WINCH_DOWN_GP_RAMP_UP(void)
{
 80017d0:	b5b0      	push	{r4, r5, r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af04      	add	r7, sp, #16


	while(gp_i >= 16)
 80017d6:	e06f      	b.n	80018b8 <MX_WINCH_DOWN_GP_RAMP_UP+0xe8>
	{
		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(PWM_FIXED)/100);
 80017d8:	4b3f      	ldr	r3, [pc, #252]	; (80018d8 <MX_WINCH_DOWN_GP_RAMP_UP+0x108>)
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe feb1 	bl	8000544 <__aeabi_ui2d>
 80017e2:	a339      	add	r3, pc, #228	; (adr r3, 80018c8 <MX_WINCH_DOWN_GP_RAMP_UP+0xf8>)
 80017e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e8:	f7fe ff26 	bl	8000638 <__aeabi_dmul>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	f04f 0200 	mov.w	r2, #0
 80017f8:	4b38      	ldr	r3, [pc, #224]	; (80018dc <MX_WINCH_DOWN_GP_RAMP_UP+0x10c>)
 80017fa:	f7ff f847 	bl	800088c <__aeabi_ddiv>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4935      	ldr	r1, [pc, #212]	; (80018d8 <MX_WINCH_DOWN_GP_RAMP_UP+0x108>)
 8001804:	680c      	ldr	r4, [r1, #0]
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff f9ed 	bl	8000be8 <__aeabi_d2uiz>
 800180e:	4603      	mov	r3, r0
 8001810:	6363      	str	r3, [r4, #52]	; 0x34

		HAL_Delay(PWM_ON_DELAY(PWM_FIXED));
 8001812:	2001      	movs	r0, #1
 8001814:	f001 f91e 	bl	8002a54 <HAL_Delay>

		//sprintf((char*)buf, "Period: %d, %d, %f\r\n", gp_i, Pulse, ((float) Buf * (VREF_3v3 / ADC_SCALE_12) - 2.5) * 10);
		sprintf((char*)buf, "PWM: %f, RPM: %f, Tick: %lu\r\n", i*0.019605, RPM__, tick);
 8001818:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <MX_WINCH_DOWN_GP_RAMP_UP+0x110>)
 800181a:	881b      	ldrh	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe fea1 	bl	8000564 <__aeabi_i2d>
 8001822:	a32b      	add	r3, pc, #172	; (adr r3, 80018d0 <MX_WINCH_DOWN_GP_RAMP_UP+0x100>)
 8001824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001828:	f7fe ff06 	bl	8000638 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4614      	mov	r4, r2
 8001832:	461d      	mov	r5, r3
 8001834:	4b2b      	ldr	r3, [pc, #172]	; (80018e4 <MX_WINCH_DOWN_GP_RAMP_UP+0x114>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fea5 	bl	8000588 <__aeabi_f2d>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4929      	ldr	r1, [pc, #164]	; (80018e8 <MX_WINCH_DOWN_GP_RAMP_UP+0x118>)
 8001844:	6809      	ldr	r1, [r1, #0]
 8001846:	9102      	str	r1, [sp, #8]
 8001848:	e9cd 2300 	strd	r2, r3, [sp]
 800184c:	4622      	mov	r2, r4
 800184e:	462b      	mov	r3, r5
 8001850:	4926      	ldr	r1, [pc, #152]	; (80018ec <MX_WINCH_DOWN_GP_RAMP_UP+0x11c>)
 8001852:	4827      	ldr	r0, [pc, #156]	; (80018f0 <MX_WINCH_DOWN_GP_RAMP_UP+0x120>)
 8001854:	f005 ff54 	bl	8007700 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001858:	f04f 33ff 	mov.w	r3, #4294967295
 800185c:	2240      	movs	r2, #64	; 0x40
 800185e:	4924      	ldr	r1, [pc, #144]	; (80018f0 <MX_WINCH_DOWN_GP_RAMP_UP+0x120>)
 8001860:	4824      	ldr	r0, [pc, #144]	; (80018f4 <MX_WINCH_DOWN_GP_RAMP_UP+0x124>)
 8001862:	f004 feba 	bl	80065da <HAL_UART_Transmit>

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
 8001866:	4b1c      	ldr	r3, [pc, #112]	; (80018d8 <MX_WINCH_DOWN_GP_RAMP_UP+0x108>)
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe fe6a 	bl	8000544 <__aeabi_ui2d>
 8001870:	f04f 0200 	mov.w	r2, #0
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	f7fe fede 	bl	8000638 <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	4b14      	ldr	r3, [pc, #80]	; (80018dc <MX_WINCH_DOWN_GP_RAMP_UP+0x10c>)
 800188a:	f7fe ffff 	bl	800088c <__aeabi_ddiv>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4911      	ldr	r1, [pc, #68]	; (80018d8 <MX_WINCH_DOWN_GP_RAMP_UP+0x108>)
 8001894:	680c      	ldr	r4, [r1, #0]
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f7ff f9a5 	bl	8000be8 <__aeabi_d2uiz>
 800189e:	4603      	mov	r3, r0
 80018a0:	6363      	str	r3, [r4, #52]	; 0x34

		gp_i /= GP_DIV;
 80018a2:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_WINCH_DOWN_GP_RAMP_UP+0x128>)
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	085b      	lsrs	r3, r3, #1
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <MX_WINCH_DOWN_GP_RAMP_UP+0x128>)
 80018ac:	801a      	strh	r2, [r3, #0]
		HAL_Delay(gp_i);
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <MX_WINCH_DOWN_GP_RAMP_UP+0x128>)
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f001 f8ce 	bl	8002a54 <HAL_Delay>
	while(gp_i >= 16)
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <MX_WINCH_DOWN_GP_RAMP_UP+0x128>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	2b0f      	cmp	r3, #15
 80018be:	d88b      	bhi.n	80017d8 <MX_WINCH_DOWN_GP_RAMP_UP+0x8>

	}

}
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bdb0      	pop	{r4, r5, r7, pc}
 80018c8:	877be861 	.word	0x877be861
 80018cc:	40478787 	.word	0x40478787
 80018d0:	475a31a5 	.word	0x475a31a5
 80018d4:	3f941355 	.word	0x3f941355
 80018d8:	20000260 	.word	0x20000260
 80018dc:	40590000 	.word	0x40590000
 80018e0:	20000528 	.word	0x20000528
 80018e4:	200005d4 	.word	0x200005d4
 80018e8:	200005ac 	.word	0x200005ac
 80018ec:	08009d7c 	.word	0x08009d7c
 80018f0:	2000052c 	.word	0x2000052c
 80018f4:	20000488 	.word	0x20000488
 80018f8:	2000000c 	.word	0x2000000c
 80018fc:	00000000 	.word	0x00000000

08001900 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN>:

void MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN(void)
{
 8001900:	b5b0      	push	{r4, r5, r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af04      	add	r7, sp, #16
	for(i = PWM_START; i< INTERMITENT_DC; i ++ )
 8001906:	4b98      	ldr	r3, [pc, #608]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001908:	2279      	movs	r2, #121	; 0x79
 800190a:	801a      	strh	r2, [r3, #0]
 800190c:	e059      	b.n	80019c2 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xc2>
	{

		__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 800190e:	4b97      	ldr	r3, [pc, #604]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x26c>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fe16 	bl	8000544 <__aeabi_ui2d>
 8001918:	4604      	mov	r4, r0
 800191a:	460d      	mov	r5, r1
 800191c:	4b92      	ldr	r3, [pc, #584]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 800191e:	881b      	ldrh	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fe1f 	bl	8000564 <__aeabi_i2d>
 8001926:	a388      	add	r3, pc, #544	; (adr r3, 8001b48 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x248>)
 8001928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192c:	f7fe fe84 	bl	8000638 <__aeabi_dmul>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4620      	mov	r0, r4
 8001936:	4629      	mov	r1, r5
 8001938:	f7fe fe7e 	bl	8000638 <__aeabi_dmul>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	4b89      	ldr	r3, [pc, #548]	; (8001b70 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x270>)
 800194a:	f7fe ff9f 	bl	800088c <__aeabi_ddiv>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4986      	ldr	r1, [pc, #536]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x26c>)
 8001954:	680c      	ldr	r4, [r1, #0]
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	f7ff f945 	bl	8000be8 <__aeabi_d2uiz>
 800195e:	4603      	mov	r3, r0
 8001960:	6363      	str	r3, [r4, #52]	; 0x34
		//current = ((float) Buf * (VREF_3v3 / ADC_SCALE_12) - 2.5) * 10;

		//sprintf((char*)buf, "PWM: %d, %d, %f\r\n", i, Pulse, current);
		sprintf((char*)buf, "PWM: %f, RPM: %f, Tick: %lu\r\n", i*0.019605, RPM__, tick);
 8001962:	4b81      	ldr	r3, [pc, #516]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdfc 	bl	8000564 <__aeabi_i2d>
 800196c:	a378      	add	r3, pc, #480	; (adr r3, 8001b50 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x250>)
 800196e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001972:	f7fe fe61 	bl	8000638 <__aeabi_dmul>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4614      	mov	r4, r2
 800197c:	461d      	mov	r5, r3
 800197e:	4b7d      	ldr	r3, [pc, #500]	; (8001b74 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x274>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fe00 	bl	8000588 <__aeabi_f2d>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	497a      	ldr	r1, [pc, #488]	; (8001b78 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x278>)
 800198e:	6809      	ldr	r1, [r1, #0]
 8001990:	9102      	str	r1, [sp, #8]
 8001992:	e9cd 2300 	strd	r2, r3, [sp]
 8001996:	4622      	mov	r2, r4
 8001998:	462b      	mov	r3, r5
 800199a:	4978      	ldr	r1, [pc, #480]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x27c>)
 800199c:	4878      	ldr	r0, [pc, #480]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 800199e:	f005 feaf 	bl	8007700 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	2240      	movs	r2, #64	; 0x40
 80019a8:	4975      	ldr	r1, [pc, #468]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 80019aa:	4876      	ldr	r0, [pc, #472]	; (8001b84 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x284>)
 80019ac:	f004 fe15 	bl	80065da <HAL_UART_Transmit>

		HAL_Delay(PWM_INTERMITANT_UP);    //This finishes the ramp up in
 80019b0:	2014      	movs	r0, #20
 80019b2:	f001 f84f 	bl	8002a54 <HAL_Delay>
	for(i = PWM_START; i< INTERMITENT_DC; i ++ )
 80019b6:	4b6c      	ldr	r3, [pc, #432]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	3301      	adds	r3, #1
 80019bc:	b29a      	uxth	r2, r3
 80019be:	4b6a      	ldr	r3, [pc, #424]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 80019c0:	801a      	strh	r2, [r3, #0]
 80019c2:	4b69      	ldr	r3, [pc, #420]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	2bb3      	cmp	r3, #179	; 0xb3
 80019c8:	d9a1      	bls.n	800190e <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xe>
	}


	for(i = INTERMITENT_DC; i> 0; i -- )
 80019ca:	4b67      	ldr	r3, [pc, #412]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 80019cc:	22b4      	movs	r2, #180	; 0xb4
 80019ce:	801a      	strh	r2, [r3, #0]
 80019d0:	e083      	b.n	8001ada <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1da>
		{


			__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(i)/100);
 80019d2:	4b66      	ldr	r3, [pc, #408]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x26c>)
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fdb4 	bl	8000544 <__aeabi_ui2d>
 80019dc:	4604      	mov	r4, r0
 80019de:	460d      	mov	r5, r1
 80019e0:	4b61      	ldr	r3, [pc, #388]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 80019e2:	881b      	ldrh	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fdbd 	bl	8000564 <__aeabi_i2d>
 80019ea:	a357      	add	r3, pc, #348	; (adr r3, 8001b48 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x248>)
 80019ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f0:	f7fe fe22 	bl	8000638 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe fe1c 	bl	8000638 <__aeabi_dmul>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	4b58      	ldr	r3, [pc, #352]	; (8001b70 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x270>)
 8001a0e:	f7fe ff3d 	bl	800088c <__aeabi_ddiv>
 8001a12:	4602      	mov	r2, r0
 8001a14:	460b      	mov	r3, r1
 8001a16:	4955      	ldr	r1, [pc, #340]	; (8001b6c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x26c>)
 8001a18:	680c      	ldr	r4, [r1, #0]
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff f8e3 	bl	8000be8 <__aeabi_d2uiz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	6363      	str	r3, [r4, #52]	; 0x34
			//current = ((float) Buf * (VREF_3v3 / ADC_SCALE_12) - 2.5) * 10;

			//sprintf((char*)buf, "PWM: %d, %d, %f\r\n", i, Pulse, current);
			sprintf((char*)buf, "PWM: %f, RPM: %f, Tick: %lu\r\n", i*0.019605, RPM__, tick);
 8001a26:	4b50      	ldr	r3, [pc, #320]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fd9a 	bl	8000564 <__aeabi_i2d>
 8001a30:	a347      	add	r3, pc, #284	; (adr r3, 8001b50 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x250>)
 8001a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a36:	f7fe fdff 	bl	8000638 <__aeabi_dmul>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4614      	mov	r4, r2
 8001a40:	461d      	mov	r5, r3
 8001a42:	4b4c      	ldr	r3, [pc, #304]	; (8001b74 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x274>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd9e 	bl	8000588 <__aeabi_f2d>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4949      	ldr	r1, [pc, #292]	; (8001b78 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x278>)
 8001a52:	6809      	ldr	r1, [r1, #0]
 8001a54:	9102      	str	r1, [sp, #8]
 8001a56:	e9cd 2300 	strd	r2, r3, [sp]
 8001a5a:	4622      	mov	r2, r4
 8001a5c:	462b      	mov	r3, r5
 8001a5e:	4947      	ldr	r1, [pc, #284]	; (8001b7c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x27c>)
 8001a60:	4847      	ldr	r0, [pc, #284]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 8001a62:	f005 fe4d 	bl	8007700 <siprintf>

			HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6a:	2240      	movs	r2, #64	; 0x40
 8001a6c:	4944      	ldr	r1, [pc, #272]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 8001a6e:	4845      	ldr	r0, [pc, #276]	; (8001b84 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x284>)
 8001a70:	f004 fdb3 	bl	80065da <HAL_UART_Transmit>

			HAL_Delay(PWM_RAMP_DOWN_DURATION);    //This finishes the ramp up in
 8001a74:	2055      	movs	r0, #85	; 0x55
 8001a76:	f000 ffed 	bl	8002a54 <HAL_Delay>


			//Its only after this point the Spring thing and the Current thing needs to be activated
			if(i <= 99 )
 8001a7a:	4b3b      	ldr	r3, [pc, #236]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001a7c:	881b      	ldrh	r3, [r3, #0]
 8001a7e:	2b63      	cmp	r3, #99	; 0x63
 8001a80:	d825      	bhi.n	8001ace <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1ce>
			{
				//Spring Thing
				//poop_back = true;

				//Current Thing
				if((current < 1.0f)  &&  (current > -1.0f))
 8001a82:	4b41      	ldr	r3, [pc, #260]	; (8001b88 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x288>)
 8001a84:	edd3 7a00 	vldr	s15, [r3]
 8001a88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a94:	d51b      	bpl.n	8001ace <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1ce>
 8001a96:	4b3c      	ldr	r3, [pc, #240]	; (8001b88 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x288>)
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001aa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa8:	dd11      	ble.n	8001ace <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x1ce>
				{
					//__HAL_TIM_SET_COMPARE(&tim3, TIM_CHANNEL_1, tim3.Init.Period * _8_BIT_MAP(0)/100);
					sprintf((char*)buf, "Payload Soft landed:@Current: %f\r\n", current);
 8001aaa:	4b37      	ldr	r3, [pc, #220]	; (8001b88 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x288>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fd6a 	bl	8000588 <__aeabi_f2d>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4934      	ldr	r1, [pc, #208]	; (8001b8c <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x28c>)
 8001aba:	4831      	ldr	r0, [pc, #196]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 8001abc:	f005 fe20 	bl	8007700 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac4:	2240      	movs	r2, #64	; 0x40
 8001ac6:	492e      	ldr	r1, [pc, #184]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 8001ac8:	482e      	ldr	r0, [pc, #184]	; (8001b84 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x284>)
 8001aca:	f004 fd86 	bl	80065da <HAL_UART_Transmit>
	for(i = INTERMITENT_DC; i> 0; i -- )
 8001ace:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001ad8:	801a      	strh	r2, [r3, #0]
 8001ada:	4b23      	ldr	r3, [pc, #140]	; (8001b68 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x268>)
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f47f af77 	bne.w	80019d2 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0xd2>
			}

		}


 	Counts = Pulse;
 8001ae4:	4b2a      	ldr	r3, [pc, #168]	; (8001b90 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x290>)
 8001ae6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aea:	461a      	mov	r2, r3
 8001aec:	4b29      	ldr	r3, [pc, #164]	; (8001b94 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x294>)
 8001aee:	601a      	str	r2, [r3, #0]

 	Length = (2 * __PI * 3.14 * Counts) * 0.1428;
 8001af0:	4b28      	ldr	r3, [pc, #160]	; (8001b94 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x294>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7fe fd25 	bl	8000544 <__aeabi_ui2d>
 8001afa:	a317      	add	r3, pc, #92	; (adr r3, 8001b58 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x258>)
 8001afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b00:	f7fe fd9a 	bl	8000638 <__aeabi_dmul>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	4610      	mov	r0, r2
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	a314      	add	r3, pc, #80	; (adr r3, 8001b60 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x260>)
 8001b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b12:	f7fe fd91 	bl	8000638 <__aeabi_dmul>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f7ff f883 	bl	8000c28 <__aeabi_d2f>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4a1c      	ldr	r2, [pc, #112]	; (8001b98 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x298>)
 8001b26:	6013      	str	r3, [r2, #0]

 	//sprintf((char*)buf, "PWM:%d,Pulse:%d,Current:%f,Length:%f,RPM:%f\r\n", i, Pulse, current, Length, RPM__);
 	HAL_UART_Transmit(&huart2, (uint8_t *)buf, sizeof(buf), HAL_MAX_DELAY);
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2c:	2240      	movs	r2, #64	; 0x40
 8001b2e:	4914      	ldr	r1, [pc, #80]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 8001b30:	4814      	ldr	r0, [pc, #80]	; (8001b84 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x284>)
 8001b32:	f004 fd52 	bl	80065da <HAL_UART_Transmit>

 	memset(buf, 0, sizeof(buf));
 8001b36:	2240      	movs	r2, #64	; 0x40
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4811      	ldr	r0, [pc, #68]	; (8001b80 <MX_WINCH_DOWN_MOTO_RAMP_UP_DOWN+0x280>)
 8001b3c:	f005 f96e 	bl	8006e1c <memset>

}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bdb0      	pop	{r4, r5, r7, pc}
 8001b46:	bf00      	nop
 8001b48:	190cb39b 	.word	0x190cb39b
 8001b4c:	3fd91919 	.word	0x3fd91919
 8001b50:	475a31a5 	.word	0x475a31a5
 8001b54:	3f941355 	.word	0x3f941355
 8001b58:	f8cf92ae 	.word	0xf8cf92ae
 8001b5c:	4033baac 	.word	0x4033baac
 8001b60:	38ef34d7 	.word	0x38ef34d7
 8001b64:	3fc24745 	.word	0x3fc24745
 8001b68:	20000528 	.word	0x20000528
 8001b6c:	20000260 	.word	0x20000260
 8001b70:	40590000 	.word	0x40590000
 8001b74:	200005d4 	.word	0x200005d4
 8001b78:	200005ac 	.word	0x200005ac
 8001b7c:	08009d7c 	.word	0x08009d7c
 8001b80:	2000052c 	.word	0x2000052c
 8001b84:	20000488 	.word	0x20000488
 8001b88:	200005d8 	.word	0x200005d8
 8001b8c:	08009d9c 	.word	0x08009d9c
 8001b90:	200005ba 	.word	0x200005ba
 8001b94:	200005bc 	.word	0x200005bc
 8001b98:	200005c0 	.word	0x200005c0

08001b9c <GPIO_Init>:

}


void GPIO_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
	//Low level and high level initialization
	__HAL_RCC_GPIOC_CLK_ENABLE(); //Enable the clock
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	607b      	str	r3, [r7, #4]
 8001ba6:	4b50      	ldr	r3, [pc, #320]	; (8001ce8 <GPIO_Init+0x14c>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	4a4f      	ldr	r2, [pc, #316]	; (8001ce8 <GPIO_Init+0x14c>)
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb2:	4b4d      	ldr	r3, [pc, #308]	; (8001ce8 <GPIO_Init+0x14c>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	603b      	str	r3, [r7, #0]
 8001bc2:	4b49      	ldr	r3, [pc, #292]	; (8001ce8 <GPIO_Init+0x14c>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	4a48      	ldr	r2, [pc, #288]	; (8001ce8 <GPIO_Init+0x14c>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bce:	4b46      	ldr	r3, [pc, #280]	; (8001ce8 <GPIO_Init+0x14c>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]

	//This is for the Door Motor
	mdoor_dir.Pin = GPIO_PIN_8;
 8001bda:	4b44      	ldr	r3, [pc, #272]	; (8001cec <GPIO_Init+0x150>)
 8001bdc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001be0:	601a      	str	r2, [r3, #0]
	mdoor_dir.Mode = GPIO_MODE_OUTPUT_PP;
 8001be2:	4b42      	ldr	r3, [pc, #264]	; (8001cec <GPIO_Init+0x150>)
 8001be4:	2201      	movs	r2, #1
 8001be6:	605a      	str	r2, [r3, #4]
	mdoor_dir.Pull = GPIO_NOPULL;
 8001be8:	4b40      	ldr	r3, [pc, #256]	; (8001cec <GPIO_Init+0x150>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
	mdoor_dir.Speed = GPIO_SPEED_FREQ_LOW;
 8001bee:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <GPIO_Init+0x150>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &mdoor_dir);
 8001bf4:	493d      	ldr	r1, [pc, #244]	; (8001cec <GPIO_Init+0x150>)
 8001bf6:	483e      	ldr	r0, [pc, #248]	; (8001cf0 <GPIO_Init+0x154>)
 8001bf8:	f002 f848 	bl	8003c8c <HAL_GPIO_Init>

	//This is for the Winch Motor
	m_dir.Pin = GPIO_PIN_0;
 8001bfc:	4b3d      	ldr	r3, [pc, #244]	; (8001cf4 <GPIO_Init+0x158>)
 8001bfe:	2201      	movs	r2, #1
 8001c00:	601a      	str	r2, [r3, #0]
	m_dir.Mode = GPIO_MODE_OUTPUT_PP;
 8001c02:	4b3c      	ldr	r3, [pc, #240]	; (8001cf4 <GPIO_Init+0x158>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	605a      	str	r2, [r3, #4]
	m_dir.Pull = GPIO_NOPULL;
 8001c08:	4b3a      	ldr	r3, [pc, #232]	; (8001cf4 <GPIO_Init+0x158>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
	m_dir.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	4b39      	ldr	r3, [pc, #228]	; (8001cf4 <GPIO_Init+0x158>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &m_dir);
 8001c14:	4937      	ldr	r1, [pc, #220]	; (8001cf4 <GPIO_Init+0x158>)
 8001c16:	4838      	ldr	r0, [pc, #224]	; (8001cf8 <GPIO_Init+0x15c>)
 8001c18:	f002 f838 	bl	8003c8c <HAL_GPIO_Init>


	//This is disabled for now cuz its causing interrupt at the start up, need to inspect this
	ext_btn.Pin = GPIO_PIN_1;
 8001c1c:	4b37      	ldr	r3, [pc, #220]	; (8001cfc <GPIO_Init+0x160>)
 8001c1e:	2202      	movs	r2, #2
 8001c20:	601a      	str	r2, [r3, #0]
	ext_btn.Mode = GPIO_MODE_IT_FALLING;
 8001c22:	4b36      	ldr	r3, [pc, #216]	; (8001cfc <GPIO_Init+0x160>)
 8001c24:	4a36      	ldr	r2, [pc, #216]	; (8001d00 <GPIO_Init+0x164>)
 8001c26:	605a      	str	r2, [r3, #4]
	ext_btn.Pull = GPIO_PULLUP;
 8001c28:	4b34      	ldr	r3, [pc, #208]	; (8001cfc <GPIO_Init+0x160>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &ext_btn);
 8001c2e:	4933      	ldr	r1, [pc, #204]	; (8001cfc <GPIO_Init+0x160>)
 8001c30:	4831      	ldr	r0, [pc, #196]	; (8001cf8 <GPIO_Init+0x15c>)
 8001c32:	f002 f82b 	bl	8003c8c <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001c36:	2007      	movs	r0, #7
 8001c38:	f001 fc6d 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI1_IRQn,15,0);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	210f      	movs	r1, #15
 8001c40:	2007      	movs	r0, #7
 8001c42:	f001 fc4c 	bl	80034de <HAL_NVIC_SetPriority>


	//Ext Int Pin 2 for the roof
	b_roof.Pin = GPIO_PIN_2;
 8001c46:	4b2f      	ldr	r3, [pc, #188]	; (8001d04 <GPIO_Init+0x168>)
 8001c48:	2204      	movs	r2, #4
 8001c4a:	601a      	str	r2, [r3, #0]
	b_roof.Mode = GPIO_MODE_IT_FALLING;
 8001c4c:	4b2d      	ldr	r3, [pc, #180]	; (8001d04 <GPIO_Init+0x168>)
 8001c4e:	4a2c      	ldr	r2, [pc, #176]	; (8001d00 <GPIO_Init+0x164>)
 8001c50:	605a      	str	r2, [r3, #4]
	b_roof.Pull = GPIO_PULLUP;
 8001c52:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <GPIO_Init+0x168>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_roof);
 8001c58:	492a      	ldr	r1, [pc, #168]	; (8001d04 <GPIO_Init+0x168>)
 8001c5a:	4827      	ldr	r0, [pc, #156]	; (8001cf8 <GPIO_Init+0x15c>)
 8001c5c:	f002 f816 	bl	8003c8c <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001c60:	2008      	movs	r0, #8
 8001c62:	f001 fc58 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_IRQn,15,0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	210f      	movs	r1, #15
 8001c6a:	2008      	movs	r0, #8
 8001c6c:	f001 fc37 	bl	80034de <HAL_NVIC_SetPriority>

	//Ext Int Pin 3 for the door
	b_door.Pin = GPIO_PIN_3;
 8001c70:	4b25      	ldr	r3, [pc, #148]	; (8001d08 <GPIO_Init+0x16c>)
 8001c72:	2208      	movs	r2, #8
 8001c74:	601a      	str	r2, [r3, #0]
	b_door.Mode = GPIO_MODE_IT_RISING;
 8001c76:	4b24      	ldr	r3, [pc, #144]	; (8001d08 <GPIO_Init+0x16c>)
 8001c78:	4a24      	ldr	r2, [pc, #144]	; (8001d0c <GPIO_Init+0x170>)
 8001c7a:	605a      	str	r2, [r3, #4]
	b_door.Pull = GPIO_PULLUP;
 8001c7c:	4b22      	ldr	r3, [pc, #136]	; (8001d08 <GPIO_Init+0x16c>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOC, &b_door);
 8001c82:	4921      	ldr	r1, [pc, #132]	; (8001d08 <GPIO_Init+0x16c>)
 8001c84:	481c      	ldr	r0, [pc, #112]	; (8001cf8 <GPIO_Init+0x15c>)
 8001c86:	f002 f801 	bl	8003c8c <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001c8a:	2009      	movs	r0, #9
 8001c8c:	f001 fc43 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI3_IRQn,15,0);
 8001c90:	2200      	movs	r2, #0
 8001c92:	210f      	movs	r1, #15
 8001c94:	2009      	movs	r0, #9
 8001c96:	f001 fc22 	bl	80034de <HAL_NVIC_SetPriority>

	//This is for the inbuilt led
	ledgpio.Pin = GPIO_PIN_5;
 8001c9a:	4b1d      	ldr	r3, [pc, #116]	; (8001d10 <GPIO_Init+0x174>)
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	601a      	str	r2, [r3, #0]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <GPIO_Init+0x174>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	605a      	str	r2, [r3, #4]
	ledgpio.Pull = GPIO_NOPULL;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <GPIO_Init+0x174>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 8001cac:	4918      	ldr	r1, [pc, #96]	; (8001d10 <GPIO_Init+0x174>)
 8001cae:	4810      	ldr	r0, [pc, #64]	; (8001cf0 <GPIO_Init+0x154>)
 8001cb0:	f001 ffec 	bl	8003c8c <HAL_GPIO_Init>

	//This is for the inbuilt btn int
	btn.Pin = GPIO_PIN_13;
 8001cb4:	4b17      	ldr	r3, [pc, #92]	; (8001d14 <GPIO_Init+0x178>)
 8001cb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cba:	601a      	str	r2, [r3, #0]
	btn.Mode = GPIO_MODE_IT_RISING;
 8001cbc:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <GPIO_Init+0x178>)
 8001cbe:	4a13      	ldr	r2, [pc, #76]	; (8001d0c <GPIO_Init+0x170>)
 8001cc0:	605a      	str	r2, [r3, #4]
	btn.Pull = GPIO_PULLUP;
 8001cc2:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <GPIO_Init+0x178>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	609a      	str	r2, [r3, #8]

	HAL_GPIO_Init(GPIOC, &btn);
 8001cc8:	4912      	ldr	r1, [pc, #72]	; (8001d14 <GPIO_Init+0x178>)
 8001cca:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <GPIO_Init+0x15c>)
 8001ccc:	f001 ffde 	bl	8003c8c <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cd0:	2028      	movs	r0, #40	; 0x28
 8001cd2:	f001 fc20 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,15,0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	210f      	movs	r1, #15
 8001cda:	2028      	movs	r0, #40	; 0x28
 8001cdc:	f001 fbff 	bl	80034de <HAL_NVIC_SetPriority>

}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	200003a4 	.word	0x200003a4
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	20000390 	.word	0x20000390
 8001cf8:	40020800 	.word	0x40020800
 8001cfc:	2000037c 	.word	0x2000037c
 8001d00:	10210000 	.word	0x10210000
 8001d04:	200003cc 	.word	0x200003cc
 8001d08:	200003b8 	.word	0x200003b8
 8001d0c:	10110000 	.word	0x10110000
 8001d10:	20000368 	.word	0x20000368
 8001d14:	20000354 	.word	0x20000354

08001d18 <Timer3_Init>:

void Timer3_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
	 * Period = time_period * time_delay //
	 * Load the number to the ARR register.(Only 16 bit wide)
	 * side note-> Max ARR value can be upto and not more than 65535 since its a 16 bit register
	 *
	 */
	tim3.Instance = TIM3;
 8001d1c:	4b1d      	ldr	r3, [pc, #116]	; (8001d94 <Timer3_Init+0x7c>)
 8001d1e:	4a1e      	ldr	r2, [pc, #120]	; (8001d98 <Timer3_Init+0x80>)
 8001d20:	601a      	str	r2, [r3, #0]
	tim3.Init.CounterMode = TIM_COUNTERMODE_UP; // set as up counter
 8001d22:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <Timer3_Init+0x7c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
	tim3.Init.Period = 3000 - 1; // for one milli second
 8001d28:	4b1a      	ldr	r3, [pc, #104]	; (8001d94 <Timer3_Init+0x7c>)
 8001d2a:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001d2e:	60da      	str	r2, [r3, #12]
	tim3.Init.Prescaler = 50 - 1;//49;
 8001d30:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <Timer3_Init+0x7c>)
 8001d32:	2231      	movs	r2, #49	; 0x31
 8001d34:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_Init(&tim3) != HAL_OK) Error_handler();  //Timer 2 is configured
 8001d36:	4817      	ldr	r0, [pc, #92]	; (8001d94 <Timer3_Init+0x7c>)
 8001d38:	f003 f8be 	bl	8004eb8 <HAL_TIM_PWM_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <Timer3_Init+0x2e>
 8001d42:	f000 fa7f 	bl	8002244 <Error_handler>
	 /*
		 * Working with the timer2 Output channel for PWM generation, for more info @ref general purpose timer in reference manual
		 * 1. Init the timer Output to Compare the time base
		 * 2. Config  the output channel for PWM
	 */
	memset(&timerPWMconfig, 0 , sizeof(timerPWMconfig));
 8001d46:	221c      	movs	r2, #28
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4814      	ldr	r0, [pc, #80]	; (8001d9c <Timer3_Init+0x84>)
 8001d4c:	f005 f866 	bl	8006e1c <memset>
	timerPWMconfig.OCMode = TIM_OCMODE_PWM1;
 8001d50:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <Timer3_Init+0x84>)
 8001d52:	2260      	movs	r2, #96	; 0x60
 8001d54:	601a      	str	r2, [r3, #0]
	timerPWMconfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <Timer3_Init+0x84>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
	// PWM for 0% DutyCycl
	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8001d5c:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <Timer3_Init+0x84>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();
 8001d62:	2200      	movs	r2, #0
 8001d64:	490d      	ldr	r1, [pc, #52]	; (8001d9c <Timer3_Init+0x84>)
 8001d66:	480b      	ldr	r0, [pc, #44]	; (8001d94 <Timer3_Init+0x7c>)
 8001d68:	f003 fe90 	bl	8005a8c <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <Timer3_Init+0x5e>
 8001d72:	f000 fa67 	bl	8002244 <Error_handler>


	timerPWMconfig.Pulse = tim3.Init.Period * 0/100;
 8001d76:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <Timer3_Init+0x84>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_2) != HAL_OK) Error_handler();
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4907      	ldr	r1, [pc, #28]	; (8001d9c <Timer3_Init+0x84>)
 8001d80:	4804      	ldr	r0, [pc, #16]	; (8001d94 <Timer3_Init+0x7c>)
 8001d82:	f003 fe83 	bl	8005a8c <HAL_TIM_PWM_ConfigChannel>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <Timer3_Init+0x78>
 8001d8c:	f000 fa5a 	bl	8002244 <Error_handler>
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_3) != HAL_OK) Error_handler();
	// PWM for 95% DutyCycle
	timerPWMconfig.Pulse = tim3.Init.Period * 95/100;
	if(HAL_TIM_PWM_ConfigChannel(&tim3, &timerPWMconfig, TIM_CHANNEL_4) != HAL_OK) Error_handler();
#endif
}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	20000260 	.word	0x20000260
 8001d98:	40000400 	.word	0x40000400
 8001d9c:	20000338 	.word	0x20000338

08001da0 <Timer2_Init>:

void Timer2_Init()
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08c      	sub	sp, #48	; 0x30
 8001da4:	af00      	add	r7, sp, #0

	TIM_Encoder_InitTypeDef sConfig = {0};
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	2224      	movs	r2, #36	; 0x24
 8001dac:	2100      	movs	r1, #0
 8001dae:	4618      	mov	r0, r3
 8001db0:	f005 f834 	bl	8006e1c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db4:	1d3b      	adds	r3, r7, #4
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
//	timerPWMconfig.OCPolarity = TIM_OCNPOLARITY_HIGH;
//	timerPWMconfig.Pulse = 0;  //With 0
//
//	if(HAL_TIM_PWM_ConfigChannel(&tim2, &timerPWMconfig, TIM_CHANNEL_1) != HAL_OK) Error_handler();

	tim2.Instance = TIM2;
 8001dbc:	4b21      	ldr	r3, [pc, #132]	; (8001e44 <Timer2_Init+0xa4>)
 8001dbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dc2:	601a      	str	r2, [r3, #0]
	tim2.Init.Prescaler = 0;
 8001dc4:	4b1f      	ldr	r3, [pc, #124]	; (8001e44 <Timer2_Init+0xa4>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	605a      	str	r2, [r3, #4]
	tim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dca:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <Timer2_Init+0xa4>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
	tim2.Init.Period = 65535;
 8001dd0:	4b1c      	ldr	r3, [pc, #112]	; (8001e44 <Timer2_Init+0xa4>)
 8001dd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dd6:	60da      	str	r2, [r3, #12]
	tim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	; (8001e44 <Timer2_Init+0xa4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	611a      	str	r2, [r3, #16]
	tim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dde:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <Timer2_Init+0xa4>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001de4:	2303      	movs	r3, #3
 8001de6:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001de8:	2302      	movs	r3, #2
 8001dea:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dec:	2301      	movs	r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&tim2, &sConfig) != HAL_OK)
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480d      	ldr	r0, [pc, #52]	; (8001e44 <Timer2_Init+0xa4>)
 8001e10:	f003 fb4c 	bl	80054ac <HAL_TIM_Encoder_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <Timer2_Init+0x7e>
	{
		Error_handler();
 8001e1a:	f000 fa13 	bl	8002244 <Error_handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim2, &sMasterConfig) != HAL_OK)
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	; (8001e44 <Timer2_Init+0xa4>)
 8001e2c:	f004 faf8 	bl	8006420 <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <Timer2_Init+0x9a>
	{
		Error_handler();
 8001e36:	f000 fa05 	bl	8002244 <Error_handler>
	}


}
 8001e3a:	bf00      	nop
 8001e3c:	3730      	adds	r7, #48	; 0x30
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200002a8 	.word	0x200002a8

08001e48 <Timer4_Init>:


void Timer4_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0


	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e4e:	f107 0310 	add.w	r3, r7, #16
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8001e58:	463b      	mov	r3, r7
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
 8001e60:	609a      	str	r2, [r3, #8]
 8001e62:	60da      	str	r2, [r3, #12]

	tim4.Instance = TIM4;
 8001e64:	4b20      	ldr	r3, [pc, #128]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e66:	4a21      	ldr	r2, [pc, #132]	; (8001eec <Timer4_Init+0xa4>)
 8001e68:	601a      	str	r2, [r3, #0]
	tim4.Init.Prescaler = 50-1;
 8001e6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e6c:	2231      	movs	r2, #49	; 0x31
 8001e6e:	605a      	str	r2, [r3, #4]
	tim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e70:	4b1d      	ldr	r3, [pc, #116]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	609a      	str	r2, [r3, #8]
	tim4.Init.Period = 65535;
 8001e76:	4b1c      	ldr	r3, [pc, #112]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e7c:	60da      	str	r2, [r3, #12]
	tim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	611a      	str	r2, [r3, #16]
	tim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e84:	4b18      	ldr	r3, [pc, #96]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&tim4) != HAL_OK)
 8001e8a:	4817      	ldr	r0, [pc, #92]	; (8001ee8 <Timer4_Init+0xa0>)
 8001e8c:	f003 f99c 	bl	80051c8 <HAL_TIM_IC_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <Timer4_Init+0x52>
	{
	Error_handler();
 8001e96:	f000 f9d5 	bl	8002244 <Error_handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&tim4, &sMasterConfig) != HAL_OK)
 8001ea2:	f107 0310 	add.w	r3, r7, #16
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	480f      	ldr	r0, [pc, #60]	; (8001ee8 <Timer4_Init+0xa0>)
 8001eaa:	f004 fab9 	bl	8006420 <HAL_TIMEx_MasterConfigSynchronization>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <Timer4_Init+0x70>
	{
	Error_handler();
 8001eb4:	f000 f9c6 	bl	8002244 <Error_handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001eb8:	230a      	movs	r3, #10
 8001eba:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&tim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ec8:	463b      	mov	r3, r7
 8001eca:	2200      	movs	r2, #0
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4806      	ldr	r0, [pc, #24]	; (8001ee8 <Timer4_Init+0xa0>)
 8001ed0:	f003 fd48 	bl	8005964 <HAL_TIM_IC_ConfigChannel>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <Timer4_Init+0x96>
	{
	Error_handler();
 8001eda:	f000 f9b3 	bl	8002244 <Error_handler>
	}

}
 8001ede:	bf00      	nop
 8001ee0:	3718      	adds	r7, #24
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200002f0 	.word	0x200002f0
 8001eec:	40000800 	.word	0x40000800

08001ef0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f02:	4b21      	ldr	r3, [pc, #132]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f04:	4a21      	ldr	r2, [pc, #132]	; (8001f8c <MX_ADC1_Init+0x9c>)
 8001f06:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f08:	4b1f      	ldr	r3, [pc, #124]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001f14:	4b1c      	ldr	r3, [pc, #112]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f1a:	4b1b      	ldr	r3, [pc, #108]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f20:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f28:	4b17      	ldr	r3, [pc, #92]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f2e:	4b16      	ldr	r3, [pc, #88]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f30:	4a17      	ldr	r2, [pc, #92]	; (8001f90 <MX_ADC1_Init+0xa0>)
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f34:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f3a:	4b13      	ldr	r3, [pc, #76]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f40:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f4e:	480e      	ldr	r0, [pc, #56]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f50:	f000 fda4 	bl	8002a9c <HAL_ADC_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_ADC1_Init+0x6e>
  {
    Error_handler();
 8001f5a:	f000 f973 	bl	8002244 <Error_handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001f5e:	2304      	movs	r3, #4
 8001f60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f62:	2301      	movs	r3, #1
 8001f64:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001f66:	2307      	movs	r3, #7
 8001f68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f6a:	463b      	mov	r3, r7
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4806      	ldr	r0, [pc, #24]	; (8001f88 <MX_ADC1_Init+0x98>)
 8001f70:	f000 ff06 	bl	8002d80 <HAL_ADC_ConfigChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_ADC1_Init+0x8e>
  {
    Error_handler();
 8001f7a:	f000 f963 	bl	8002244 <Error_handler>
  }

}
 8001f7e:	bf00      	nop
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200003e0 	.word	0x200003e0
 8001f8c:	40012000 	.word	0x40012000
 8001f90:	0f000001 	.word	0x0f000001

08001f94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	607b      	str	r3, [r7, #4]
 8001f9e:	4b0c      	ldr	r3, [pc, #48]	; (8001fd0 <MX_DMA_Init+0x3c>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	4a0b      	ldr	r2, [pc, #44]	; (8001fd0 <MX_DMA_Init+0x3c>)
 8001fa4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <MX_DMA_Init+0x3c>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fb2:	607b      	str	r3, [r7, #4]
 8001fb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2038      	movs	r0, #56	; 0x38
 8001fbc:	f001 fa8f 	bl	80034de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001fc0:	2038      	movs	r0, #56	; 0x38
 8001fc2:	f001 faa8 	bl	8003516 <HAL_NVIC_EnableIRQ>

}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40023800 	.word	0x40023800

08001fd4 <SystemClockConfig>:



void SystemClockConfig(uint8_t clock_freq)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b096      	sub	sp, #88	; 0x58
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71fb      	strb	r3, [r7, #7]
				 *  4. PLL by sourcing HSE clock
				 */
				RCC_OscInitTypeDef osc_init;
				RCC_ClkInitTypeDef clk_init;

				memset(&osc_init,0, sizeof(osc_init));
 8001fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe2:	2234      	movs	r2, #52	; 0x34
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f004 ff18 	bl	8006e1c <memset>

				osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;  // For HSE or LSE since we need both
 8001fec:	2305      	movs	r3, #5
 8001fee:	627b      	str	r3, [r7, #36]	; 0x24
				osc_init.HSEState = RCC_HSE_BYPASS;  // This is for HSE
 8001ff0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001ff4:	62bb      	str	r3, [r7, #40]	; 0x28
				osc_init.LSEState = RCC_LSE_ON;      // This is for LSE
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
				osc_init.PLL.PLLState = RCC_PLL_ON;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
				osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ffe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002002:	643b      	str	r3, [r7, #64]	; 0x40

				switch(clock_freq)
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	2bb4      	cmp	r3, #180	; 0xb4
 8002008:	d059      	beq.n	80020be <SystemClockConfig+0xea>
 800200a:	2bb4      	cmp	r3, #180	; 0xb4
 800200c:	f300 80b6 	bgt.w	800217c <SystemClockConfig+0x1a8>
 8002010:	2b78      	cmp	r3, #120	; 0x78
 8002012:	d03a      	beq.n	800208a <SystemClockConfig+0xb6>
 8002014:	2b78      	cmp	r3, #120	; 0x78
 8002016:	f300 80b1 	bgt.w	800217c <SystemClockConfig+0x1a8>
 800201a:	2b32      	cmp	r3, #50	; 0x32
 800201c:	d002      	beq.n	8002024 <SystemClockConfig+0x50>
 800201e:	2b50      	cmp	r3, #80	; 0x50
 8002020:	d01a      	beq.n	8002058 <SystemClockConfig+0x84>
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;

						flash_latency = FLASH_LATENCY_5;
					}
					default: return;
 8002022:	e0ab      	b.n	800217c <SystemClockConfig+0x1a8>
						osc_init.PLL.PLLM = 8;
 8002024:	2308      	movs	r3, #8
 8002026:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 100;
 8002028:	2364      	movs	r3, #100	; 0x64
 800202a:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 800202c:	2302      	movs	r3, #2
 800202e:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8002030:	2302      	movs	r3, #2
 8002032:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8002034:	2302      	movs	r3, #2
 8002036:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8002038:	230f      	movs	r3, #15
 800203a:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800203c:	2302      	movs	r3, #2
 800203e:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002044:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002048:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 800204a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800204e:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_1;
 8002050:	4b4c      	ldr	r3, [pc, #304]	; (8002184 <SystemClockConfig+0x1b0>)
 8002052:	2201      	movs	r2, #1
 8002054:	601a      	str	r2, [r3, #0]
						break;
 8002056:	e06c      	b.n	8002132 <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 8002058:	2308      	movs	r3, #8
 800205a:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 160;
 800205c:	23a0      	movs	r3, #160	; 0xa0
 800205e:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8002060:	2302      	movs	r3, #2
 8002062:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8002064:	2302      	movs	r3, #2
 8002066:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 8002068:	2302      	movs	r3, #2
 800206a:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 800206c:	230f      	movs	r3, #15
 800206e:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002070:	2302      	movs	r3, #2
 8002072:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 8002074:	2300      	movs	r3, #0
 8002076:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800207c:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV1;
 800207e:	2300      	movs	r3, #0
 8002080:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_2;
 8002082:	4b40      	ldr	r3, [pc, #256]	; (8002184 <SystemClockConfig+0x1b0>)
 8002084:	2202      	movs	r2, #2
 8002086:	601a      	str	r2, [r3, #0]
						break;
 8002088:	e053      	b.n	8002132 <SystemClockConfig+0x15e>
						osc_init.PLL.PLLM = 8;
 800208a:	2308      	movs	r3, #8
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 240;
 800208e:	23f0      	movs	r3, #240	; 0xf0
 8002090:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;
 8002092:	2302      	movs	r3, #2
 8002094:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;
 8002096:	2302      	movs	r3, #2
 8002098:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;
 800209a:	2302      	movs	r3, #2
 800209c:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 800209e:	230f      	movs	r3, #15
 80020a0:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020a2:	2302      	movs	r3, #2
 80020a4:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 80020aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020ae:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 80020b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020b4:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_3;
 80020b6:	4b33      	ldr	r3, [pc, #204]	; (8002184 <SystemClockConfig+0x1b0>)
 80020b8:	2203      	movs	r2, #3
 80020ba:	601a      	str	r2, [r3, #0]
						break;
 80020bc:	e039      	b.n	8002132 <SystemClockConfig+0x15e>
						__HAL_RCC_PWR_CLK_ENABLE(); // ALways enable the clock for anything
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	4b31      	ldr	r3, [pc, #196]	; (8002188 <SystemClockConfig+0x1b4>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	4a30      	ldr	r2, [pc, #192]	; (8002188 <SystemClockConfig+0x1b4>)
 80020c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020cc:	6413      	str	r3, [r2, #64]	; 0x40
 80020ce:	4b2e      	ldr	r3, [pc, #184]	; (8002188 <SystemClockConfig+0x1b4>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
						__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020da:	2300      	movs	r3, #0
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	4b2b      	ldr	r3, [pc, #172]	; (800218c <SystemClockConfig+0x1b8>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a2a      	ldr	r2, [pc, #168]	; (800218c <SystemClockConfig+0x1b8>)
 80020e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	4b28      	ldr	r3, [pc, #160]	; (800218c <SystemClockConfig+0x1b8>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
						__HAL_PWR_OVERDRIVE_ENABLE();
 80020f6:	4b26      	ldr	r3, [pc, #152]	; (8002190 <SystemClockConfig+0x1bc>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	601a      	str	r2, [r3, #0]
						osc_init.PLL.PLLM = 8;
 80020fc:	2308      	movs	r3, #8
 80020fe:	647b      	str	r3, [r7, #68]	; 0x44
						osc_init.PLL.PLLN = 360;
 8002100:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002104:	64bb      	str	r3, [r7, #72]	; 0x48
						osc_init.PLL.PLLP = 2;   // default
 8002106:	2302      	movs	r3, #2
 8002108:	64fb      	str	r3, [r7, #76]	; 0x4c
						osc_init.PLL.PLLQ = 2;   // default
 800210a:	2302      	movs	r3, #2
 800210c:	653b      	str	r3, [r7, #80]	; 0x50
						osc_init.PLL.PLLR = 2;   // default
 800210e:	2302      	movs	r3, #2
 8002110:	657b      	str	r3, [r7, #84]	; 0x54
						clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_HCLK;
 8002112:	230f      	movs	r3, #15
 8002114:	613b      	str	r3, [r7, #16]
						clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002116:	2302      	movs	r3, #2
 8002118:	617b      	str	r3, [r7, #20]
						clk_init.AHBCLKDivider = RCC_CFGR_HPRE_DIV1;
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
						clk_init.APB1CLKDivider = RCC_CFGR_PPRE1_DIV4;
 800211e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002122:	61fb      	str	r3, [r7, #28]
						clk_init.APB2CLKDivider = RCC_CFGR_PPRE1_DIV2;
 8002124:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002128:	623b      	str	r3, [r7, #32]
						flash_latency = FLASH_LATENCY_5;
 800212a:	4b16      	ldr	r3, [pc, #88]	; (8002184 <SystemClockConfig+0x1b0>)
 800212c:	2205      	movs	r2, #5
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	e025      	b.n	800217e <SystemClockConfig+0x1aa>
				}

			if(HAL_RCC_OscConfig(&osc_init) != HAL_OK) Error_handler();
 8002132:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002136:	4618      	mov	r0, r3
 8002138:	f002 fc20 	bl	800497c <HAL_RCC_OscConfig>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <SystemClockConfig+0x172>
 8002142:	f000 f87f 	bl	8002244 <Error_handler>

		    // after this line if everything is okay HSE is succefully turned on
			if (HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK) Error_handler();
 8002146:	4b0f      	ldr	r3, [pc, #60]	; (8002184 <SystemClockConfig+0x1b0>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	f107 0310 	add.w	r3, r7, #16
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f002 f861 	bl	8004218 <HAL_RCC_ClockConfig>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <SystemClockConfig+0x18c>
 800215c:	f000 f872 	bl	8002244 <Error_handler>
			 * SYSTICK CONFIG
			 * Since we have changed the clock config from default frequency to the application specific
			 * We need to change the clock config  going into the arm cortex processor. (prcoessor side clock config).
			 */

			HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ 1000);
 8002160:	f002 f9a8 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 8002164:	4603      	mov	r3, r0
 8002166:	4a0b      	ldr	r2, [pc, #44]	; (8002194 <SystemClockConfig+0x1c0>)
 8002168:	fba2 2303 	umull	r2, r3, r2, r3
 800216c:	099b      	lsrs	r3, r3, #6
 800216e:	4618      	mov	r0, r3
 8002170:	f001 f9ed 	bl	800354e <HAL_SYSTICK_Config>
			HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK); // There is a pre-scalar @Ref ClockTree
 8002174:	2004      	movs	r0, #4
 8002176:	f001 f9f7 	bl	8003568 <HAL_SYSTICK_CLKSourceConfig>
 800217a:	e000      	b.n	800217e <SystemClockConfig+0x1aa>
					default: return;
 800217c:	bf00      	nop
}
 800217e:	3758      	adds	r7, #88	; 0x58
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000510 	.word	0x20000510
 8002188:	40023800 	.word	0x40023800
 800218c:	40007000 	.word	0x40007000
 8002190:	420e0040 	.word	0x420e0040
 8002194:	10624dd3 	.word	0x10624dd3

08002198 <LSE_Config>:

void LSE_Config()
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
	osc_init.LSEState = RCC_LSE_ON;
	if(HAL_RCC_OscConfig(&osc_init)) Error_handler();
#endif
	// Selects the clock soure to output on any one of the pin
	// MCO1 = PA8 and MCO2 = PA9
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCOSOURCE_LSE, RCC_MCODIV_1);
 800219c:	2200      	movs	r2, #0
 800219e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80021a2:	2000      	movs	r0, #0
 80021a4:	f002 f91e 	bl	80043e4 <HAL_RCC_MCOConfig>
}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}

080021ac <UART2_Init>:

void UART2_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart2.Instance = USART2;
 80021b0:	4b0f      	ldr	r3, [pc, #60]	; (80021f0 <UART2_Init+0x44>)
 80021b2:	4a10      	ldr	r2, [pc, #64]	; (80021f4 <UART2_Init+0x48>)
 80021b4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80021b6:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <UART2_Init+0x44>)
 80021b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021bc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021be:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <UART2_Init+0x44>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80021c4:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <UART2_Init+0x44>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	60da      	str	r2, [r3, #12]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ca:	4b09      	ldr	r3, [pc, #36]	; (80021f0 <UART2_Init+0x44>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.Parity = UART_PARITY_NONE;
 80021d0:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <UART2_Init+0x44>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <UART2_Init+0x44>)
 80021d8:	220c      	movs	r2, #12
 80021da:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK) Error_handler();  // If there is a problem
 80021dc:	4804      	ldr	r0, [pc, #16]	; (80021f0 <UART2_Init+0x44>)
 80021de:	f004 f9af 	bl	8006540 <HAL_UART_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <UART2_Init+0x40>
 80021e8:	f000 f82c 	bl	8002244 <Error_handler>

}
 80021ec:	bf00      	nop
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000488 	.word	0x20000488
 80021f4:	40004400 	.word	0x40004400

080021f8 <UART1_Init>:

void UART1_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	/*
	 * High level initialization
	 */
	huart1.Instance = USART1;
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <UART1_Init+0x44>)
 80021fe:	4a10      	ldr	r2, [pc, #64]	; (8002240 <UART1_Init+0x48>)
 8002200:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002202:	4b0e      	ldr	r3, [pc, #56]	; (800223c <UART1_Init+0x44>)
 8002204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002208:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800220a:	4b0c      	ldr	r3, [pc, #48]	; (800223c <UART1_Init+0x44>)
 800220c:	2200      	movs	r2, #0
 800220e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002210:	4b0a      	ldr	r3, [pc, #40]	; (800223c <UART1_Init+0x44>)
 8002212:	2200      	movs	r2, #0
 8002214:	60da      	str	r2, [r3, #12]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002216:	4b09      	ldr	r3, [pc, #36]	; (800223c <UART1_Init+0x44>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]
	//huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart1.Init.Parity = UART_PARITY_NONE;
 800221c:	4b07      	ldr	r3, [pc, #28]	; (800223c <UART1_Init+0x44>)
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <UART1_Init+0x44>)
 8002224:	220c      	movs	r2, #12
 8002226:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart1) != HAL_OK) Error_handler();  // If there is a problem
 8002228:	4804      	ldr	r0, [pc, #16]	; (800223c <UART1_Init+0x44>)
 800222a:	f004 f989 	bl	8006540 <HAL_UART_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <UART1_Init+0x40>
 8002234:	f000 f806 	bl	8002244 <Error_handler>

}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}
 800223c:	200004cc 	.word	0x200004cc
 8002240:	40011000 	.word	0x40011000

08002244 <Error_handler>:

void Error_handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002248:	b672      	cpsid	i
}
 800224a:	bf00      	nop
	__disable_irq();
	while(1);
 800224c:	e7fe      	b.n	800224c <Error_handler+0x8>
	...

08002250 <HAL_MspInit>:

GPIO_InitTypeDef tim2ch1gpio;
GPIO_InitTypeDef tim3ch1gpio;

void HAL_MspInit(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
	 * Low level initialization
	 * 1. Set up the priority grouping of the arm cortex mx processor
	 * 2. Enable the required sustem exceptions of the arm cortex mx processors
	 * 3. Configure the Priority for the system exceptions
	 */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002254:	2003      	movs	r0, #3
 8002256:	f001 f937 	bl	80034c8 <HAL_NVIC_SetPriorityGrouping>

	SCB->SHCSR |= 0x7 << 16; // usage fault, memory fault, bus fault systems
 800225a:	4b0d      	ldr	r3, [pc, #52]	; (8002290 <HAL_MspInit+0x40>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	4a0c      	ldr	r2, [pc, #48]	; (8002290 <HAL_MspInit+0x40>)
 8002260:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8002264:	6253      	str	r3, [r2, #36]	; 0x24

	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002266:	2200      	movs	r2, #0
 8002268:	2100      	movs	r1, #0
 800226a:	f06f 000b 	mvn.w	r0, #11
 800226e:	f001 f936 	bl	80034de <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	f06f 000a 	mvn.w	r0, #10
 800227a:	f001 f930 	bl	80034de <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800227e:	2200      	movs	r2, #0
 8002280:	2100      	movs	r1, #0
 8002282:	f06f 0009 	mvn.w	r0, #9
 8002286:	f001 f92a 	bl	80034de <HAL_NVIC_SetPriority>
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <HAL_TIM_PWM_MspInit>:


void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
	 * 1.Enable the peripheral clocks
	 * 2.Config the gpio pins to its respective alternate functionality pins refer datasheet
	 * PA0 ->ch1, PA1->ch2, PB10->ch3, PB11->ch4
	 * 3.Enable the interrupt priority and interrupt
	 */
	__HAL_RCC_TIM2_CLK_ENABLE();
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	4b2e      	ldr	r3, [pc, #184]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	4a2d      	ldr	r2, [pc, #180]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	6413      	str	r3, [r2, #64]	; 0x40
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_TIM3_CLK_ENABLE();
 80022b8:	2300      	movs	r3, #0
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	4b27      	ldr	r3, [pc, #156]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	4a26      	ldr	r2, [pc, #152]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022c2:	f043 0302 	orr.w	r3, r3, #2
 80022c6:	6413      	str	r3, [r2, #64]	; 0x40
 80022c8:	4b24      	ldr	r3, [pc, #144]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80022d4:	2300      	movs	r3, #0
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	4b20      	ldr	r3, [pc, #128]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022dc:	4a1f      	ldr	r2, [pc, #124]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6313      	str	r3, [r2, #48]	; 0x30
 80022e4:	4b1d      	ldr	r3, [pc, #116]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80022f0:	2300      	movs	r3, #0
 80022f2:	60bb      	str	r3, [r7, #8]
 80022f4:	4b19      	ldr	r3, [pc, #100]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f8:	4a18      	ldr	r2, [pc, #96]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 80022fa:	f043 0302 	orr.w	r3, r3, #2
 80022fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002300:	4b16      	ldr	r3, [pc, #88]	; (800235c <HAL_TIM_PWM_MspInit+0xc8>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	68bb      	ldr	r3, [r7, #8]

	tim3ch1gpio.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 ; // Added GPIO Pin to Control the LED using PWM
 800230c:	4b14      	ldr	r3, [pc, #80]	; (8002360 <HAL_TIM_PWM_MspInit+0xcc>)
 800230e:	22c3      	movs	r2, #195	; 0xc3
 8002310:	601a      	str	r2, [r3, #0]
	tim3ch1gpio.Mode = GPIO_MODE_AF_PP;
 8002312:	4b13      	ldr	r3, [pc, #76]	; (8002360 <HAL_TIM_PWM_MspInit+0xcc>)
 8002314:	2202      	movs	r2, #2
 8002316:	605a      	str	r2, [r3, #4]
	tim3ch1gpio.Alternate = GPIO_AF2_TIM3; // According to the data sheet
 8002318:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_TIM_PWM_MspInit+0xcc>)
 800231a:	2202      	movs	r2, #2
 800231c:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &tim3ch1gpio);
 800231e:	4910      	ldr	r1, [pc, #64]	; (8002360 <HAL_TIM_PWM_MspInit+0xcc>)
 8002320:	4810      	ldr	r0, [pc, #64]	; (8002364 <HAL_TIM_PWM_MspInit+0xd0>)
 8002322:	f001 fcb3 	bl	8003c8c <HAL_GPIO_Init>

	tim2ch1gpio.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <HAL_TIM_PWM_MspInit+0xd4>)
 8002328:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800232c:	601a      	str	r2, [r3, #0]
	tim2ch1gpio.Mode = GPIO_MODE_AF_PP;
 800232e:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <HAL_TIM_PWM_MspInit+0xd4>)
 8002330:	2202      	movs	r2, #2
 8002332:	605a      	str	r2, [r3, #4]
	tim2ch1gpio.Alternate = GPIO_AF1_TIM2; // According to the data sheet
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <HAL_TIM_PWM_MspInit+0xd4>)
 8002336:	2201      	movs	r2, #1
 8002338:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &tim2ch1gpio);
 800233a:	490b      	ldr	r1, [pc, #44]	; (8002368 <HAL_TIM_PWM_MspInit+0xd4>)
 800233c:	480b      	ldr	r0, [pc, #44]	; (800236c <HAL_TIM_PWM_MspInit+0xd8>)
 800233e:	f001 fca5 	bl	8003c8c <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002342:	201c      	movs	r0, #28
 8002344:	f001 f8e7 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(TIM2_IRQn, 14, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	210e      	movs	r1, #14
 800234c:	201c      	movs	r0, #28
 800234e:	f001 f8c6 	bl	80034de <HAL_NVIC_SetPriority>


}
 8002352:	bf00      	nop
 8002354:	3718      	adds	r7, #24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	200005f0 	.word	0x200005f0
 8002364:	40020000 	.word	0x40020000
 8002368:	200005dc 	.word	0x200005dc
 800236c:	40020400 	.word	0x40020400

08002370 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08a      	sub	sp, #40	; 0x28
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	 * 2. Do the pin muxing config
	 * 3. Enable the IRQ and set up the priority
	 */
	GPIO_InitTypeDef gpio_uart;

	__HAL_RCC_USART2_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	4b32      	ldr	r3, [pc, #200]	; (8002448 <HAL_UART_MspInit+0xd8>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a31      	ldr	r2, [pc, #196]	; (8002448 <HAL_UART_MspInit+0xd8>)
 8002382:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b2f      	ldr	r3, [pc, #188]	; (8002448 <HAL_UART_MspInit+0xd8>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_USART1_CLK_ENABLE();
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	4b2b      	ldr	r3, [pc, #172]	; (8002448 <HAL_UART_MspInit+0xd8>)
 800239a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239c:	4a2a      	ldr	r2, [pc, #168]	; (8002448 <HAL_UART_MspInit+0xd8>)
 800239e:	f043 0310 	orr.w	r3, r3, #16
 80023a2:	6453      	str	r3, [r2, #68]	; 0x44
 80023a4:	4b28      	ldr	r3, [pc, #160]	; (8002448 <HAL_UART_MspInit+0xd8>)
 80023a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	68fb      	ldr	r3, [r7, #12]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80023b0:	2300      	movs	r3, #0
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	4b24      	ldr	r3, [pc, #144]	; (8002448 <HAL_UART_MspInit+0xd8>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	4a23      	ldr	r2, [pc, #140]	; (8002448 <HAL_UART_MspInit+0xd8>)
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	6313      	str	r3, [r2, #48]	; 0x30
 80023c0:	4b21      	ldr	r3, [pc, #132]	; (8002448 <HAL_UART_MspInit+0xd8>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	60bb      	str	r3, [r7, #8]
 80023ca:	68bb      	ldr	r3, [r7, #8]

	 gpio_uart.Pin = GPIO_PIN_2 | GPIO_PIN_9;// UART2_TX AND UART1_TX
 80023cc:	f44f 7301 	mov.w	r3, #516	; 0x204
 80023d0:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 80023d6:	2301      	movs	r3, #1
 80023d8:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80023da:	2300      	movs	r3, #0
 80023dc:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; // Alternate functionality for TX_RX
 80023de:	2307      	movs	r3, #7
 80023e0:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 80023e2:	f107 0314 	add.w	r3, r7, #20
 80023e6:	4619      	mov	r1, r3
 80023e8:	4818      	ldr	r0, [pc, #96]	; (800244c <HAL_UART_MspInit+0xdc>)
 80023ea:	f001 fc4f 	bl	8003c8c <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3 | GPIO_PIN_10 ;//UART1_RX
 80023ee:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80023f2:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	4619      	mov	r1, r3
 80023fa:	4814      	ldr	r0, [pc, #80]	; (800244c <HAL_UART_MspInit+0xdc>)
 80023fc:	f001 fc46 	bl	8003c8c <HAL_GPIO_Init>

	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002400:	2026      	movs	r0, #38	; 0x26
 8002402:	f001 f888 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,3,0);
 8002406:	2200      	movs	r2, #0
 8002408:	2103      	movs	r1, #3
 800240a:	2026      	movs	r0, #38	; 0x26
 800240c:	f001 f867 	bl	80034de <HAL_NVIC_SetPriority>

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8002410:	4b0f      	ldr	r3, [pc, #60]	; (8002450 <HAL_UART_MspInit+0xe0>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	4b0e      	ldr	r3, [pc, #56]	; (8002450 <HAL_UART_MspInit+0xe0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0220 	orr.w	r2, r2, #32
 800241e:	60da      	str	r2, [r3, #12]

	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002420:	2025      	movs	r0, #37	; 0x25
 8002422:	f001 f878 	bl	8003516 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART1_IRQn,6,0);
 8002426:	2200      	movs	r2, #0
 8002428:	2106      	movs	r1, #6
 800242a:	2025      	movs	r0, #37	; 0x25
 800242c:	f001 f857 	bl	80034de <HAL_NVIC_SetPriority>

	 __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <HAL_UART_MspInit+0xe4>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	4b07      	ldr	r3, [pc, #28]	; (8002454 <HAL_UART_MspInit+0xe4>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0220 	orr.w	r2, r2, #32
 800243e:	60da      	str	r2, [r3, #12]


}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	; 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40023800 	.word	0x40023800
 800244c:	40020000 	.word	0x40020000
 8002450:	20000488 	.word	0x20000488
 8002454:	200004cc 	.word	0x200004cc

08002458 <HAL_TIM_Encoder_MspInit>:



void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	; 0x28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002478:	d133      	bne.n	80024e2 <HAL_TIM_Encoder_MspInit+0x8a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	4b1b      	ldr	r3, [pc, #108]	; (80024ec <HAL_TIM_Encoder_MspInit+0x94>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	4a1a      	ldr	r2, [pc, #104]	; (80024ec <HAL_TIM_Encoder_MspInit+0x94>)
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6413      	str	r3, [r2, #64]	; 0x40
 800248a:	4b18      	ldr	r3, [pc, #96]	; (80024ec <HAL_TIM_Encoder_MspInit+0x94>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	613b      	str	r3, [r7, #16]
 8002494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	4b14      	ldr	r3, [pc, #80]	; (80024ec <HAL_TIM_Encoder_MspInit+0x94>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a13      	ldr	r2, [pc, #76]	; (80024ec <HAL_TIM_Encoder_MspInit+0x94>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b11      	ldr	r3, [pc, #68]	; (80024ec <HAL_TIM_Encoder_MspInit+0x94>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024b2:	2303      	movs	r3, #3
 80024b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b6:	2302      	movs	r3, #2
 80024b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024c2:	2301      	movs	r3, #1
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	f107 0314 	add.w	r3, r7, #20
 80024ca:	4619      	mov	r1, r3
 80024cc:	4808      	ldr	r0, [pc, #32]	; (80024f0 <HAL_TIM_Encoder_MspInit+0x98>)
 80024ce:	f001 fbdd 	bl	8003c8c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024d2:	2200      	movs	r2, #0
 80024d4:	2100      	movs	r1, #0
 80024d6:	201c      	movs	r0, #28
 80024d8:	f001 f801 	bl	80034de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024dc:	201c      	movs	r0, #28
 80024de:	f001 f81a 	bl	8003516 <HAL_NVIC_EnableIRQ>

  }

}
 80024e2:	bf00      	nop
 80024e4:	3728      	adds	r7, #40	; 0x28
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020000 	.word	0x40020000

080024f4 <HAL_TIM_IC_MspInit>:


void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08c      	sub	sp, #48	; 0x30
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 031c 	add.w	r3, r7, #28
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
	  if(htim_ic->Instance==TIM1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a36      	ldr	r2, [pc, #216]	; (80025ec <HAL_TIM_IC_MspInit+0xf8>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d12d      	bne.n	8002572 <HAL_TIM_IC_MspInit+0x7e>
	  {

	    /* Peripheral clock enable */
	    __HAL_RCC_TIM1_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	61bb      	str	r3, [r7, #24]
 800251a:	4b35      	ldr	r3, [pc, #212]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 800251c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800251e:	4a34      	ldr	r2, [pc, #208]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	6453      	str	r3, [r2, #68]	; 0x44
 8002526:	4b32      	ldr	r3, [pc, #200]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	69bb      	ldr	r3, [r7, #24]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	4b2e      	ldr	r3, [pc, #184]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a2d      	ldr	r2, [pc, #180]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b2b      	ldr	r3, [pc, #172]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697b      	ldr	r3, [r7, #20]
	    /**TIM1 GPIO Configuration
	    PA9     ------> TIM1_CH2
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800254e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002552:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002554:	2302      	movs	r3, #2
 8002556:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255c:	2300      	movs	r3, #0
 800255e:	62bb      	str	r3, [r7, #40]	; 0x28
	    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002560:	2301      	movs	r3, #1
 8002562:	62fb      	str	r3, [r7, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002564:	f107 031c 	add.w	r3, r7, #28
 8002568:	4619      	mov	r1, r3
 800256a:	4822      	ldr	r0, [pc, #136]	; (80025f4 <HAL_TIM_IC_MspInit+0x100>)
 800256c:	f001 fb8e 	bl	8003c8c <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
	    HAL_NVIC_EnableIRQ(TIM4_IRQn);

	  }

}
 8002570:	e038      	b.n	80025e4 <HAL_TIM_IC_MspInit+0xf0>
	  else if(htim_ic->Instance==TIM4)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a20      	ldr	r2, [pc, #128]	; (80025f8 <HAL_TIM_IC_MspInit+0x104>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d133      	bne.n	80025e4 <HAL_TIM_IC_MspInit+0xf0>
	    __HAL_RCC_TIM4_CLK_ENABLE();
 800257c:	2300      	movs	r3, #0
 800257e:	613b      	str	r3, [r7, #16]
 8002580:	4b1b      	ldr	r3, [pc, #108]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 8002582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002584:	4a1a      	ldr	r2, [pc, #104]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 8002586:	f043 0304 	orr.w	r3, r3, #4
 800258a:	6413      	str	r3, [r2, #64]	; 0x40
 800258c:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 800258e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	693b      	ldr	r3, [r7, #16]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	4b14      	ldr	r3, [pc, #80]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 800259e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a0:	4a13      	ldr	r2, [pc, #76]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 80025a2:	f043 0302 	orr.w	r3, r3, #2
 80025a6:	6313      	str	r3, [r2, #48]	; 0x30
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <HAL_TIM_IC_MspInit+0xfc>)
 80025aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025b4:	2340      	movs	r3, #64	; 0x40
 80025b6:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b8:	2302      	movs	r3, #2
 80025ba:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c0:	2300      	movs	r3, #0
 80025c2:	62bb      	str	r3, [r7, #40]	; 0x28
	    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80025c4:	2302      	movs	r3, #2
 80025c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c8:	f107 031c 	add.w	r3, r7, #28
 80025cc:	4619      	mov	r1, r3
 80025ce:	480b      	ldr	r0, [pc, #44]	; (80025fc <HAL_TIM_IC_MspInit+0x108>)
 80025d0:	f001 fb5c 	bl	8003c8c <HAL_GPIO_Init>
	    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80025d4:	2200      	movs	r2, #0
 80025d6:	2100      	movs	r1, #0
 80025d8:	201e      	movs	r0, #30
 80025da:	f000 ff80 	bl	80034de <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025de:	201e      	movs	r0, #30
 80025e0:	f000 ff99 	bl	8003516 <HAL_NVIC_EnableIRQ>
}
 80025e4:	bf00      	nop
 80025e6:	3730      	adds	r7, #48	; 0x30
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40010000 	.word	0x40010000
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020000 	.word	0x40020000
 80025f8:	40000800 	.word	0x40000800
 80025fc:	40020400 	.word	0x40020400

08002600 <HAL_TIM_IC_MspDeInit>:


void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* htim_ic)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  if(htim_ic->Instance==TIM1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a12      	ldr	r2, [pc, #72]	; (8002658 <HAL_TIM_IC_MspDeInit+0x58>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d10b      	bne.n	800262a <HAL_TIM_IC_MspDeInit+0x2a>
  {
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 8002612:	4b12      	ldr	r3, [pc, #72]	; (800265c <HAL_TIM_IC_MspDeInit+0x5c>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4a11      	ldr	r2, [pc, #68]	; (800265c <HAL_TIM_IC_MspDeInit+0x5c>)
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	6453      	str	r3, [r2, #68]	; 0x44

    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 800261e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002622:	480f      	ldr	r0, [pc, #60]	; (8002660 <HAL_TIM_IC_MspDeInit+0x60>)
 8002624:	f001 fcc6 	bl	8003fb4 <HAL_GPIO_DeInit>
    /* TIM4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM4_IRQn);

  }

}
 8002628:	e011      	b.n	800264e <HAL_TIM_IC_MspDeInit+0x4e>
  else if(htim_ic->Instance==TIM4)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <HAL_TIM_IC_MspDeInit+0x64>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d10c      	bne.n	800264e <HAL_TIM_IC_MspDeInit+0x4e>
    __HAL_RCC_TIM4_CLK_DISABLE();
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_TIM_IC_MspDeInit+0x5c>)
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	4a08      	ldr	r2, [pc, #32]	; (800265c <HAL_TIM_IC_MspDeInit+0x5c>)
 800263a:	f023 0304 	bic.w	r3, r3, #4
 800263e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002640:	2140      	movs	r1, #64	; 0x40
 8002642:	4809      	ldr	r0, [pc, #36]	; (8002668 <HAL_TIM_IC_MspDeInit+0x68>)
 8002644:	f001 fcb6 	bl	8003fb4 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8002648:	201e      	movs	r0, #30
 800264a:	f000 ff72 	bl	8003532 <HAL_NVIC_DisableIRQ>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40010000 	.word	0x40010000
 800265c:	40023800 	.word	0x40023800
 8002660:	40020000 	.word	0x40020000
 8002664:	40000800 	.word	0x40000800
 8002668:	40020400 	.word	0x40020400

0800266c <HAL_ADC_MspInit>:


void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a33      	ldr	r2, [pc, #204]	; (8002758 <HAL_ADC_MspInit+0xec>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d160      	bne.n	8002750 <HAL_ADC_MspInit+0xe4>
  {

    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	4b32      	ldr	r3, [pc, #200]	; (800275c <HAL_ADC_MspInit+0xf0>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	4a31      	ldr	r2, [pc, #196]	; (800275c <HAL_ADC_MspInit+0xf0>)
 8002698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800269c:	6453      	str	r3, [r2, #68]	; 0x44
 800269e:	4b2f      	ldr	r3, [pc, #188]	; (800275c <HAL_ADC_MspInit+0xf0>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	4b2b      	ldr	r3, [pc, #172]	; (800275c <HAL_ADC_MspInit+0xf0>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a2a      	ldr	r2, [pc, #168]	; (800275c <HAL_ADC_MspInit+0xf0>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b28      	ldr	r3, [pc, #160]	; (800275c <HAL_ADC_MspInit+0xf0>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026c6:	2310      	movs	r3, #16
 80026c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ca:	2303      	movs	r3, #3
 80026cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	4619      	mov	r1, r3
 80026d8:	4821      	ldr	r0, [pc, #132]	; (8002760 <HAL_ADC_MspInit+0xf4>)
 80026da:	f001 fad7 	bl	8003c8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80026de:	4b21      	ldr	r3, [pc, #132]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 80026e0:	4a21      	ldr	r2, [pc, #132]	; (8002768 <HAL_ADC_MspInit+0xfc>)
 80026e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80026e4:	4b1f      	ldr	r3, [pc, #124]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ea:	4b1e      	ldr	r3, [pc, #120]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f0:	4b1c      	ldr	r3, [pc, #112]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026f6:	4b1b      	ldr	r3, [pc, #108]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 80026f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026fe:	4b19      	ldr	r3, [pc, #100]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002700:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002704:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002706:	4b17      	ldr	r3, [pc, #92]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002708:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800270c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800270e:	4b15      	ldr	r3, [pc, #84]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002710:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002714:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002716:	4b13      	ldr	r3, [pc, #76]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002718:	2200      	movs	r2, #0
 800271a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800271c:	4b11      	ldr	r3, [pc, #68]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 800271e:	2204      	movs	r2, #4
 8002720:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002722:	4b10      	ldr	r3, [pc, #64]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002724:	2203      	movs	r2, #3
 8002726:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8002728:	4b0e      	ldr	r3, [pc, #56]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 800272a:	2200      	movs	r2, #0
 800272c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800272e:	4b0d      	ldr	r3, [pc, #52]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002734:	480b      	ldr	r0, [pc, #44]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002736:	f000 ff39 	bl	80035ac <HAL_DMA_Init>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_ADC_MspInit+0xd8>
    {
      Error_handler();
 8002740:	f7ff fd80 	bl	8002244 <Error_handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a07      	ldr	r2, [pc, #28]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 8002748:	639a      	str	r2, [r3, #56]	; 0x38
 800274a:	4a06      	ldr	r2, [pc, #24]	; (8002764 <HAL_ADC_MspInit+0xf8>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6393      	str	r3, [r2, #56]	; 0x38
  }

}
 8002750:	bf00      	nop
 8002752:	3728      	adds	r7, #40	; 0x28
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40012000 	.word	0x40012000
 800275c:	40023800 	.word	0x40023800
 8002760:	40020000 	.word	0x40020000
 8002764:	20000428 	.word	0x20000428
 8002768:	40026410 	.word	0x40026410

0800276c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
	return 1;
 8002770:	2301      	movs	r3, #1
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <_kill>:

int _kill(int pid, int sig)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002786:	f004 fb1f 	bl	8006dc8 <__errno>
 800278a:	4603      	mov	r3, r0
 800278c:	2216      	movs	r2, #22
 800278e:	601a      	str	r2, [r3, #0]
	return -1;
 8002790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <_exit>:

void _exit (int status)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027a4:	f04f 31ff 	mov.w	r1, #4294967295
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff ffe7 	bl	800277c <_kill>
	while (1) {}		/* Make sure we hang here */
 80027ae:	e7fe      	b.n	80027ae <_exit+0x12>

080027b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	e00a      	b.n	80027d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027c2:	f3af 8000 	nop.w
 80027c6:	4601      	mov	r1, r0
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	1c5a      	adds	r2, r3, #1
 80027cc:	60ba      	str	r2, [r7, #8]
 80027ce:	b2ca      	uxtb	r2, r1
 80027d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	3301      	adds	r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	429a      	cmp	r2, r3
 80027de:	dbf0      	blt.n	80027c2 <_read+0x12>
	}

return len;
 80027e0:	687b      	ldr	r3, [r7, #4]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3718      	adds	r7, #24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}

080027ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b086      	sub	sp, #24
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	60f8      	str	r0, [r7, #12]
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
 80027fa:	e009      	b.n	8002810 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	60ba      	str	r2, [r7, #8]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3301      	adds	r3, #1
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	429a      	cmp	r2, r3
 8002816:	dbf1      	blt.n	80027fc <_write+0x12>
	}
	return len;
 8002818:	687b      	ldr	r3, [r7, #4]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <_close>:

int _close(int file)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
	return -1;
 800282a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800282e:	4618      	mov	r0, r3
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr

0800283a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
 8002842:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800284a:	605a      	str	r2, [r3, #4]
	return 0;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <_isatty>:

int _isatty(int file)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
	return 1;
 8002862:	2301      	movs	r3, #1
}
 8002864:	4618      	mov	r0, r3
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
	return 0;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
	...

0800288c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002894:	4a14      	ldr	r2, [pc, #80]	; (80028e8 <_sbrk+0x5c>)
 8002896:	4b15      	ldr	r3, [pc, #84]	; (80028ec <_sbrk+0x60>)
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028a0:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <_sbrk+0x64>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d102      	bne.n	80028ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028a8:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <_sbrk+0x64>)
 80028aa:	4a12      	ldr	r2, [pc, #72]	; (80028f4 <_sbrk+0x68>)
 80028ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028ae:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <_sbrk+0x64>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d207      	bcs.n	80028cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028bc:	f004 fa84 	bl	8006dc8 <__errno>
 80028c0:	4603      	mov	r3, r0
 80028c2:	220c      	movs	r2, #12
 80028c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028c6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ca:	e009      	b.n	80028e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028cc:	4b08      	ldr	r3, [pc, #32]	; (80028f0 <_sbrk+0x64>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028d2:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <_sbrk+0x64>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	4a05      	ldr	r2, [pc, #20]	; (80028f0 <_sbrk+0x64>)
 80028dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028de:	68fb      	ldr	r3, [r7, #12]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20020000 	.word	0x20020000
 80028ec:	00000400 	.word	0x00000400
 80028f0:	20000604 	.word	0x20000604
 80028f4:	20000620 	.word	0x20000620

080028f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028fc:	4b06      	ldr	r3, [pc, #24]	; (8002918 <SystemInit+0x20>)
 80028fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002902:	4a05      	ldr	r2, [pc, #20]	; (8002918 <SystemInit+0x20>)
 8002904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002908:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800290c:	bf00      	nop
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800291c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002954 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002920:	480d      	ldr	r0, [pc, #52]	; (8002958 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002922:	490e      	ldr	r1, [pc, #56]	; (800295c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002924:	4a0e      	ldr	r2, [pc, #56]	; (8002960 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002928:	e002      	b.n	8002930 <LoopCopyDataInit>

0800292a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800292a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800292c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800292e:	3304      	adds	r3, #4

08002930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002934:	d3f9      	bcc.n	800292a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002936:	4a0b      	ldr	r2, [pc, #44]	; (8002964 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002938:	4c0b      	ldr	r4, [pc, #44]	; (8002968 <LoopFillZerobss+0x26>)
  movs r3, #0
 800293a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800293c:	e001      	b.n	8002942 <LoopFillZerobss>

0800293e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800293e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002940:	3204      	adds	r2, #4

08002942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002944:	d3fb      	bcc.n	800293e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002946:	f7ff ffd7 	bl	80028f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800294a:	f004 fa43 	bl	8006dd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800294e:	f7fe fdd7 	bl	8001500 <main>
  bx  lr    
 8002952:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002954:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800295c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002960:	0800a1fc 	.word	0x0800a1fc
  ldr r2, =_sbss
 8002964:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002968:	2000061c 	.word	0x2000061c

0800296c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800296c:	e7fe      	b.n	800296c <ADC_IRQHandler>
	...

08002970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002974:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <HAL_Init+0x40>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a0d      	ldr	r2, [pc, #52]	; (80029b0 <HAL_Init+0x40>)
 800297a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800297e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002980:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <HAL_Init+0x40>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a0a      	ldr	r2, [pc, #40]	; (80029b0 <HAL_Init+0x40>)
 8002986:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800298a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800298c:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <HAL_Init+0x40>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a07      	ldr	r2, [pc, #28]	; (80029b0 <HAL_Init+0x40>)
 8002992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002998:	2003      	movs	r0, #3
 800299a:	f000 fd95 	bl	80034c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800299e:	2000      	movs	r0, #0
 80029a0:	f000 f808 	bl	80029b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a4:	f7ff fc54 	bl	8002250 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40023c00 	.word	0x40023c00

080029b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029bc:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <HAL_InitTick+0x54>)
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <HAL_InitTick+0x58>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	4619      	mov	r1, r3
 80029c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80029ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d2:	4618      	mov	r0, r3
 80029d4:	f000 fdbb 	bl	800354e <HAL_SYSTICK_Config>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e00e      	b.n	8002a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b0f      	cmp	r3, #15
 80029e6:	d80a      	bhi.n	80029fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029e8:	2200      	movs	r2, #0
 80029ea:	6879      	ldr	r1, [r7, #4]
 80029ec:	f04f 30ff 	mov.w	r0, #4294967295
 80029f0:	f000 fd75 	bl	80034de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029f4:	4a06      	ldr	r2, [pc, #24]	; (8002a10 <HAL_InitTick+0x5c>)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e000      	b.n	8002a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000010 	.word	0x20000010
 8002a0c:	20000018 	.word	0x20000018
 8002a10:	20000014 	.word	0x20000014

08002a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a18:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <HAL_IncTick+0x20>)
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <HAL_IncTick+0x24>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4413      	add	r3, r2
 8002a24:	4a04      	ldr	r2, [pc, #16]	; (8002a38 <HAL_IncTick+0x24>)
 8002a26:	6013      	str	r3, [r2, #0]
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000018 	.word	0x20000018
 8002a38:	20000608 	.word	0x20000608

08002a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a40:	4b03      	ldr	r3, [pc, #12]	; (8002a50 <HAL_GetTick+0x14>)
 8002a42:	681b      	ldr	r3, [r3, #0]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	20000608 	.word	0x20000608

08002a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a5c:	f7ff ffee 	bl	8002a3c <HAL_GetTick>
 8002a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6c:	d005      	beq.n	8002a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a6e:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <HAL_Delay+0x44>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	461a      	mov	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4413      	add	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a7a:	bf00      	nop
 8002a7c:	f7ff ffde 	bl	8002a3c <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d8f7      	bhi.n	8002a7c <HAL_Delay+0x28>
  {
  }
}
 8002a8c:	bf00      	nop
 8002a8e:	bf00      	nop
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20000018 	.word	0x20000018

08002a9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e033      	b.n	8002b1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d109      	bne.n	8002ace <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff fdd6 	bl	800266c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	f003 0310 	and.w	r3, r3, #16
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d118      	bne.n	8002b0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ade:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ae2:	f023 0302 	bic.w	r3, r3, #2
 8002ae6:	f043 0202 	orr.w	r2, r3, #2
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fa78 	bl	8002fe4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afe:	f023 0303 	bic.w	r3, r3, #3
 8002b02:	f043 0201 	orr.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	641a      	str	r2, [r3, #64]	; 0x40
 8002b0a:	e001      	b.n	8002b10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_Start_DMA+0x1e>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e0e9      	b.n	8002d16 <HAL_ADC_Start_DMA+0x1f2>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d018      	beq.n	8002b8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 0201 	orr.w	r2, r2, #1
 8002b66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b68:	4b6d      	ldr	r3, [pc, #436]	; (8002d20 <HAL_ADC_Start_DMA+0x1fc>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a6d      	ldr	r2, [pc, #436]	; (8002d24 <HAL_ADC_Start_DMA+0x200>)
 8002b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b72:	0c9a      	lsrs	r2, r3, #18
 8002b74:	4613      	mov	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	4413      	add	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b7c:	e002      	b.n	8002b84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	3b01      	subs	r3, #1
 8002b82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f9      	bne.n	8002b7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b98:	d107      	bne.n	8002baa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ba8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	f040 80a1 	bne.w	8002cfc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002bc2:	f023 0301 	bic.w	r3, r3, #1
 8002bc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d007      	beq.n	8002bec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002be4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bf8:	d106      	bne.n	8002c08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	f023 0206 	bic.w	r2, r3, #6
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	645a      	str	r2, [r3, #68]	; 0x44
 8002c06:	e002      	b.n	8002c0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c16:	4b44      	ldr	r3, [pc, #272]	; (8002d28 <HAL_ADC_Start_DMA+0x204>)
 8002c18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c1e:	4a43      	ldr	r2, [pc, #268]	; (8002d2c <HAL_ADC_Start_DMA+0x208>)
 8002c20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c26:	4a42      	ldr	r2, [pc, #264]	; (8002d30 <HAL_ADC_Start_DMA+0x20c>)
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2e:	4a41      	ldr	r2, [pc, #260]	; (8002d34 <HAL_ADC_Start_DMA+0x210>)
 8002c30:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002c3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002c4a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c5a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	334c      	adds	r3, #76	; 0x4c
 8002c66:	4619      	mov	r1, r3
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f000 fd4c 	bl	8003708 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d12a      	bne.n	8002cd2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a2d      	ldr	r2, [pc, #180]	; (8002d38 <HAL_ADC_Start_DMA+0x214>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d015      	beq.n	8002cb2 <HAL_ADC_Start_DMA+0x18e>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a2c      	ldr	r2, [pc, #176]	; (8002d3c <HAL_ADC_Start_DMA+0x218>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d105      	bne.n	8002c9c <HAL_ADC_Start_DMA+0x178>
 8002c90:	4b25      	ldr	r3, [pc, #148]	; (8002d28 <HAL_ADC_Start_DMA+0x204>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f003 031f 	and.w	r3, r3, #31
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00a      	beq.n	8002cb2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a27      	ldr	r2, [pc, #156]	; (8002d40 <HAL_ADC_Start_DMA+0x21c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d136      	bne.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
 8002ca6:	4b20      	ldr	r3, [pc, #128]	; (8002d28 <HAL_ADC_Start_DMA+0x204>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d130      	bne.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d129      	bne.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cce:	609a      	str	r2, [r3, #8]
 8002cd0:	e020      	b.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a18      	ldr	r2, [pc, #96]	; (8002d38 <HAL_ADC_Start_DMA+0x214>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d11b      	bne.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d114      	bne.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002cf8:	609a      	str	r2, [r3, #8]
 8002cfa:	e00b      	b.n	8002d14 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d00:	f043 0210 	orr.w	r2, r3, #16
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d0c:	f043 0201 	orr.w	r2, r3, #1
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20000010 	.word	0x20000010
 8002d24:	431bde83 	.word	0x431bde83
 8002d28:	40012300 	.word	0x40012300
 8002d2c:	080031dd 	.word	0x080031dd
 8002d30:	08003297 	.word	0x08003297
 8002d34:	080032b3 	.word	0x080032b3
 8002d38:	40012000 	.word	0x40012000
 8002d3c:	40012100 	.word	0x40012100
 8002d40:	40012200 	.word	0x40012200

08002d44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d101      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x1c>
 8002d98:	2302      	movs	r3, #2
 8002d9a:	e113      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x244>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2b09      	cmp	r3, #9
 8002daa:	d925      	bls.n	8002df8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68d9      	ldr	r1, [r3, #12]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	461a      	mov	r2, r3
 8002dba:	4613      	mov	r3, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	4413      	add	r3, r2
 8002dc0:	3b1e      	subs	r3, #30
 8002dc2:	2207      	movs	r2, #7
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	43da      	mvns	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	400a      	ands	r2, r1
 8002dd0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68d9      	ldr	r1, [r3, #12]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	4618      	mov	r0, r3
 8002de4:	4603      	mov	r3, r0
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4403      	add	r3, r0
 8002dea:	3b1e      	subs	r3, #30
 8002dec:	409a      	lsls	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	e022      	b.n	8002e3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6919      	ldr	r1, [r3, #16]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	4613      	mov	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	4413      	add	r3, r2
 8002e0c:	2207      	movs	r2, #7
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	43da      	mvns	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	400a      	ands	r2, r1
 8002e1a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6919      	ldr	r1, [r3, #16]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	4603      	mov	r3, r0
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	4403      	add	r3, r0
 8002e34:	409a      	lsls	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2b06      	cmp	r3, #6
 8002e44:	d824      	bhi.n	8002e90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	3b05      	subs	r3, #5
 8002e58:	221f      	movs	r2, #31
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	43da      	mvns	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	400a      	ands	r2, r1
 8002e66:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	4618      	mov	r0, r3
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4413      	add	r3, r2
 8002e80:	3b05      	subs	r3, #5
 8002e82:	fa00 f203 	lsl.w	r2, r0, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e8e:	e04c      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b0c      	cmp	r3, #12
 8002e96:	d824      	bhi.n	8002ee2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3b23      	subs	r3, #35	; 0x23
 8002eaa:	221f      	movs	r2, #31
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	43da      	mvns	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	400a      	ands	r2, r1
 8002eb8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	3b23      	subs	r3, #35	; 0x23
 8002ed4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	631a      	str	r2, [r3, #48]	; 0x30
 8002ee0:	e023      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	3b41      	subs	r3, #65	; 0x41
 8002ef4:	221f      	movs	r2, #31
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	43da      	mvns	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	400a      	ands	r2, r1
 8002f02:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	4618      	mov	r0, r3
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3b41      	subs	r3, #65	; 0x41
 8002f1e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f2a:	4b29      	ldr	r3, [pc, #164]	; (8002fd0 <HAL_ADC_ConfigChannel+0x250>)
 8002f2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a28      	ldr	r2, [pc, #160]	; (8002fd4 <HAL_ADC_ConfigChannel+0x254>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d10f      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x1d8>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b12      	cmp	r3, #18
 8002f3e:	d10b      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a1d      	ldr	r2, [pc, #116]	; (8002fd4 <HAL_ADC_ConfigChannel+0x254>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d12b      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x23a>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a1c      	ldr	r2, [pc, #112]	; (8002fd8 <HAL_ADC_ConfigChannel+0x258>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d003      	beq.n	8002f74 <HAL_ADC_ConfigChannel+0x1f4>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2b11      	cmp	r3, #17
 8002f72:	d122      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a11      	ldr	r2, [pc, #68]	; (8002fd8 <HAL_ADC_ConfigChannel+0x258>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d111      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f96:	4b11      	ldr	r3, [pc, #68]	; (8002fdc <HAL_ADC_ConfigChannel+0x25c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a11      	ldr	r2, [pc, #68]	; (8002fe0 <HAL_ADC_ConfigChannel+0x260>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	0c9a      	lsrs	r2, r3, #18
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fac:	e002      	b.n	8002fb4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f9      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	40012300 	.word	0x40012300
 8002fd4:	40012000 	.word	0x40012000
 8002fd8:	10000012 	.word	0x10000012
 8002fdc:	20000010 	.word	0x20000010
 8002fe0:	431bde83 	.word	0x431bde83

08002fe4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fec:	4b79      	ldr	r3, [pc, #484]	; (80031d4 <ADC_Init+0x1f0>)
 8002fee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	431a      	orrs	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003018:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	6859      	ldr	r1, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	021a      	lsls	r2, r3, #8
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685a      	ldr	r2, [r3, #4]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800303c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6859      	ldr	r1, [r3, #4]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	430a      	orrs	r2, r1
 800304e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800305e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6899      	ldr	r1, [r3, #8]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	430a      	orrs	r2, r1
 8003070:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003076:	4a58      	ldr	r2, [pc, #352]	; (80031d8 <ADC_Init+0x1f4>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d022      	beq.n	80030c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800308a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6899      	ldr	r1, [r3, #8]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6899      	ldr	r1, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	609a      	str	r2, [r3, #8]
 80030c0:	e00f      	b.n	80030e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0202 	bic.w	r2, r2, #2
 80030f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6899      	ldr	r1, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	7e1b      	ldrb	r3, [r3, #24]
 80030fc:	005a      	lsls	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	430a      	orrs	r2, r1
 8003104:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f893 3020 	ldrb.w	r3, [r3, #32]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01b      	beq.n	8003148 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800311e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800312e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6859      	ldr	r1, [r3, #4]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313a:	3b01      	subs	r3, #1
 800313c:	035a      	lsls	r2, r3, #13
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	605a      	str	r2, [r3, #4]
 8003146:	e007      	b.n	8003158 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003156:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003166:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	3b01      	subs	r3, #1
 8003174:	051a      	lsls	r2, r3, #20
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800318c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6899      	ldr	r1, [r3, #8]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800319a:	025a      	lsls	r2, r3, #9
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6899      	ldr	r1, [r3, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	029a      	lsls	r2, r3, #10
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	609a      	str	r2, [r3, #8]
}
 80031c8:	bf00      	nop
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	40012300 	.word	0x40012300
 80031d8:	0f000001 	.word	0x0f000001

080031dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d13c      	bne.n	8003270 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d12b      	bne.n	8003268 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003214:	2b00      	cmp	r3, #0
 8003216:	d127      	bne.n	8003268 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003222:	2b00      	cmp	r3, #0
 8003224:	d006      	beq.n	8003234 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003230:	2b00      	cmp	r3, #0
 8003232:	d119      	bne.n	8003268 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0220 	bic.w	r2, r2, #32
 8003242:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003248:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d105      	bne.n	8003268 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f7ff fd6b 	bl	8002d44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800326e:	e00e      	b.n	800328e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003274:	f003 0310 	and.w	r3, r3, #16
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800327c:	68f8      	ldr	r0, [r7, #12]
 800327e:	f7ff fd75 	bl	8002d6c <HAL_ADC_ErrorCallback>
}
 8003282:	e004      	b.n	800328e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	4798      	blx	r3
}
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f7ff fd57 	bl	8002d58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032be:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2240      	movs	r2, #64	; 0x40
 80032c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ca:	f043 0204 	orr.w	r2, r3, #4
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f7ff fd4a 	bl	8002d6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032d8:	bf00      	nop
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032f0:	4b0c      	ldr	r3, [pc, #48]	; (8003324 <__NVIC_SetPriorityGrouping+0x44>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032fc:	4013      	ands	r3, r2
 80032fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003308:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800330c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003312:	4a04      	ldr	r2, [pc, #16]	; (8003324 <__NVIC_SetPriorityGrouping+0x44>)
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	60d3      	str	r3, [r2, #12]
}
 8003318:	bf00      	nop
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	e000ed00 	.word	0xe000ed00

08003328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800332c:	4b04      	ldr	r3, [pc, #16]	; (8003340 <__NVIC_GetPriorityGrouping+0x18>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	0a1b      	lsrs	r3, r3, #8
 8003332:	f003 0307 	and.w	r3, r3, #7
}
 8003336:	4618      	mov	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	e000ed00 	.word	0xe000ed00

08003344 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	4603      	mov	r3, r0
 800334c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800334e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003352:	2b00      	cmp	r3, #0
 8003354:	db0b      	blt.n	800336e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	f003 021f 	and.w	r2, r3, #31
 800335c:	4907      	ldr	r1, [pc, #28]	; (800337c <__NVIC_EnableIRQ+0x38>)
 800335e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003362:	095b      	lsrs	r3, r3, #5
 8003364:	2001      	movs	r0, #1
 8003366:	fa00 f202 	lsl.w	r2, r0, r2
 800336a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	e000e100 	.word	0xe000e100

08003380 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800338a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338e:	2b00      	cmp	r3, #0
 8003390:	db12      	blt.n	80033b8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	f003 021f 	and.w	r2, r3, #31
 8003398:	490a      	ldr	r1, [pc, #40]	; (80033c4 <__NVIC_DisableIRQ+0x44>)
 800339a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339e:	095b      	lsrs	r3, r3, #5
 80033a0:	2001      	movs	r0, #1
 80033a2:	fa00 f202 	lsl.w	r2, r0, r2
 80033a6:	3320      	adds	r3, #32
 80033a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80033ac:	f3bf 8f4f 	dsb	sy
}
 80033b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80033b2:	f3bf 8f6f 	isb	sy
}
 80033b6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	e000e100 	.word	0xe000e100

080033c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	6039      	str	r1, [r7, #0]
 80033d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	db0a      	blt.n	80033f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	490c      	ldr	r1, [pc, #48]	; (8003414 <__NVIC_SetPriority+0x4c>)
 80033e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e6:	0112      	lsls	r2, r2, #4
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	440b      	add	r3, r1
 80033ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033f0:	e00a      	b.n	8003408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	b2da      	uxtb	r2, r3
 80033f6:	4908      	ldr	r1, [pc, #32]	; (8003418 <__NVIC_SetPriority+0x50>)
 80033f8:	79fb      	ldrb	r3, [r7, #7]
 80033fa:	f003 030f 	and.w	r3, r3, #15
 80033fe:	3b04      	subs	r3, #4
 8003400:	0112      	lsls	r2, r2, #4
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	440b      	add	r3, r1
 8003406:	761a      	strb	r2, [r3, #24]
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	e000e100 	.word	0xe000e100
 8003418:	e000ed00 	.word	0xe000ed00

0800341c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800341c:	b480      	push	{r7}
 800341e:	b089      	sub	sp, #36	; 0x24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	f1c3 0307 	rsb	r3, r3, #7
 8003436:	2b04      	cmp	r3, #4
 8003438:	bf28      	it	cs
 800343a:	2304      	movcs	r3, #4
 800343c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3304      	adds	r3, #4
 8003442:	2b06      	cmp	r3, #6
 8003444:	d902      	bls.n	800344c <NVIC_EncodePriority+0x30>
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	3b03      	subs	r3, #3
 800344a:	e000      	b.n	800344e <NVIC_EncodePriority+0x32>
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003450:	f04f 32ff 	mov.w	r2, #4294967295
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43da      	mvns	r2, r3
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	401a      	ands	r2, r3
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003464:	f04f 31ff 	mov.w	r1, #4294967295
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	fa01 f303 	lsl.w	r3, r1, r3
 800346e:	43d9      	mvns	r1, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003474:	4313      	orrs	r3, r2
         );
}
 8003476:	4618      	mov	r0, r3
 8003478:	3724      	adds	r7, #36	; 0x24
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
	...

08003484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	3b01      	subs	r3, #1
 8003490:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003494:	d301      	bcc.n	800349a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003496:	2301      	movs	r3, #1
 8003498:	e00f      	b.n	80034ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800349a:	4a0a      	ldr	r2, [pc, #40]	; (80034c4 <SysTick_Config+0x40>)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3b01      	subs	r3, #1
 80034a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034a2:	210f      	movs	r1, #15
 80034a4:	f04f 30ff 	mov.w	r0, #4294967295
 80034a8:	f7ff ff8e 	bl	80033c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034ac:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <SysTick_Config+0x40>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034b2:	4b04      	ldr	r3, [pc, #16]	; (80034c4 <SysTick_Config+0x40>)
 80034b4:	2207      	movs	r2, #7
 80034b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	e000e010 	.word	0xe000e010

080034c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7ff ff05 	bl	80032e0 <__NVIC_SetPriorityGrouping>
}
 80034d6:	bf00      	nop
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034de:	b580      	push	{r7, lr}
 80034e0:	b086      	sub	sp, #24
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	4603      	mov	r3, r0
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	607a      	str	r2, [r7, #4]
 80034ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034f0:	f7ff ff1a 	bl	8003328 <__NVIC_GetPriorityGrouping>
 80034f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	68b9      	ldr	r1, [r7, #8]
 80034fa:	6978      	ldr	r0, [r7, #20]
 80034fc:	f7ff ff8e 	bl	800341c <NVIC_EncodePriority>
 8003500:	4602      	mov	r2, r0
 8003502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003506:	4611      	mov	r1, r2
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff ff5d 	bl	80033c8 <__NVIC_SetPriority>
}
 800350e:	bf00      	nop
 8003510:	3718      	adds	r7, #24
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b082      	sub	sp, #8
 800351a:	af00      	add	r7, sp, #0
 800351c:	4603      	mov	r3, r0
 800351e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff ff0d 	bl	8003344 <__NVIC_EnableIRQ>
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b082      	sub	sp, #8
 8003536:	af00      	add	r7, sp, #0
 8003538:	4603      	mov	r3, r0
 800353a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800353c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff ff1d 	bl	8003380 <__NVIC_DisableIRQ>
}
 8003546:	bf00      	nop
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7ff ff94 	bl	8003484 <SysTick_Config>
 800355c:	4603      	mov	r3, r0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
	...

08003568 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b04      	cmp	r3, #4
 8003574:	d106      	bne.n	8003584 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003576:	4b09      	ldr	r3, [pc, #36]	; (800359c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a08      	ldr	r2, [pc, #32]	; (800359c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800357c:	f043 0304 	orr.w	r3, r3, #4
 8003580:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003582:	e005      	b.n	8003590 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a04      	ldr	r2, [pc, #16]	; (800359c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800358a:	f023 0304 	bic.w	r3, r3, #4
 800358e:	6013      	str	r3, [r2, #0]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	e000e010 	.word	0xe000e010

080035a0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80035a4:	f7fe f8b6 	bl	8001714 <HAL_SYSTICK_Callback>
}
 80035a8:	bf00      	nop
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035b8:	f7ff fa40 	bl	8002a3c <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e099      	b.n	80036fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0201 	bic.w	r2, r2, #1
 80035e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035e8:	e00f      	b.n	800360a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ea:	f7ff fa27 	bl	8002a3c <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b05      	cmp	r3, #5
 80035f6:	d908      	bls.n	800360a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2220      	movs	r2, #32
 80035fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2203      	movs	r2, #3
 8003602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e078      	b.n	80036fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e8      	bne.n	80035ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	4b38      	ldr	r3, [pc, #224]	; (8003704 <HAL_DMA_Init+0x158>)
 8003624:	4013      	ands	r3, r2
 8003626:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003636:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003642:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800364e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4313      	orrs	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	2b04      	cmp	r3, #4
 8003662:	d107      	bne.n	8003674 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366c:	4313      	orrs	r3, r2
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f023 0307 	bic.w	r3, r3, #7
 800368a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	4313      	orrs	r3, r2
 8003694:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	2b04      	cmp	r3, #4
 800369c:	d117      	bne.n	80036ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00e      	beq.n	80036ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 fa6f 	bl	8003b94 <DMA_CheckFifoParam>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d008      	beq.n	80036ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2240      	movs	r2, #64	; 0x40
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036ca:	2301      	movs	r3, #1
 80036cc:	e016      	b.n	80036fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 fa26 	bl	8003b28 <DMA_CalcBaseAndBitshift>
 80036dc:	4603      	mov	r3, r0
 80036de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e4:	223f      	movs	r2, #63	; 0x3f
 80036e6:	409a      	lsls	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	f010803f 	.word	0xf010803f

08003708 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
 8003714:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_DMA_Start_IT+0x26>
 800372a:	2302      	movs	r3, #2
 800372c:	e040      	b.n	80037b0 <HAL_DMA_Start_IT+0xa8>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d12f      	bne.n	80037a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2202      	movs	r2, #2
 8003746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f9b8 	bl	8003acc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003760:	223f      	movs	r2, #63	; 0x3f
 8003762:	409a      	lsls	r2, r3
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0216 	orr.w	r2, r2, #22
 8003776:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	d007      	beq.n	8003790 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0208 	orr.w	r2, r2, #8
 800378e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	e005      	b.n	80037ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037aa:	2302      	movs	r3, #2
 80037ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037c4:	4b8e      	ldr	r3, [pc, #568]	; (8003a00 <HAL_DMA_IRQHandler+0x248>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a8e      	ldr	r2, [pc, #568]	; (8003a04 <HAL_DMA_IRQHandler+0x24c>)
 80037ca:	fba2 2303 	umull	r2, r3, r2, r3
 80037ce:	0a9b      	lsrs	r3, r3, #10
 80037d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e2:	2208      	movs	r2, #8
 80037e4:	409a      	lsls	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	4013      	ands	r3, r2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d01a      	beq.n	8003824 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d013      	beq.n	8003824 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0204 	bic.w	r2, r2, #4
 800380a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003810:	2208      	movs	r2, #8
 8003812:	409a      	lsls	r2, r3
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381c:	f043 0201 	orr.w	r2, r3, #1
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003828:	2201      	movs	r2, #1
 800382a:	409a      	lsls	r2, r3
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4013      	ands	r3, r2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d012      	beq.n	800385a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800383e:	2b00      	cmp	r3, #0
 8003840:	d00b      	beq.n	800385a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003846:	2201      	movs	r2, #1
 8003848:	409a      	lsls	r2, r3
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003852:	f043 0202 	orr.w	r2, r3, #2
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800385e:	2204      	movs	r2, #4
 8003860:	409a      	lsls	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4013      	ands	r3, r2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d012      	beq.n	8003890 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00b      	beq.n	8003890 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800387c:	2204      	movs	r2, #4
 800387e:	409a      	lsls	r2, r3
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003888:	f043 0204 	orr.w	r2, r3, #4
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003894:	2210      	movs	r2, #16
 8003896:	409a      	lsls	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4013      	ands	r3, r2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d043      	beq.n	8003928 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d03c      	beq.n	8003928 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b2:	2210      	movs	r2, #16
 80038b4:	409a      	lsls	r2, r3
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d018      	beq.n	80038fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d108      	bne.n	80038e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d024      	beq.n	8003928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	4798      	blx	r3
 80038e6:	e01f      	b.n	8003928 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d01b      	beq.n	8003928 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	4798      	blx	r3
 80038f8:	e016      	b.n	8003928 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003904:	2b00      	cmp	r3, #0
 8003906:	d107      	bne.n	8003918 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0208 	bic.w	r2, r2, #8
 8003916:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392c:	2220      	movs	r2, #32
 800392e:	409a      	lsls	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4013      	ands	r3, r2
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 808f 	beq.w	8003a58 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0310 	and.w	r3, r3, #16
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 8087 	beq.w	8003a58 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394e:	2220      	movs	r2, #32
 8003950:	409a      	lsls	r2, r3
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b05      	cmp	r3, #5
 8003960:	d136      	bne.n	80039d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0216 	bic.w	r2, r2, #22
 8003970:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695a      	ldr	r2, [r3, #20]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003980:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	2b00      	cmp	r3, #0
 8003988:	d103      	bne.n	8003992 <HAL_DMA_IRQHandler+0x1da>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800398e:	2b00      	cmp	r3, #0
 8003990:	d007      	beq.n	80039a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f022 0208 	bic.w	r2, r2, #8
 80039a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a6:	223f      	movs	r2, #63	; 0x3f
 80039a8:	409a      	lsls	r2, r3
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d07e      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	4798      	blx	r3
        }
        return;
 80039ce:	e079      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d01d      	beq.n	8003a1a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10d      	bne.n	8003a08 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d031      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	4798      	blx	r3
 80039fc:	e02c      	b.n	8003a58 <HAL_DMA_IRQHandler+0x2a0>
 80039fe:	bf00      	nop
 8003a00:	20000010 	.word	0x20000010
 8003a04:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d023      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	4798      	blx	r3
 8003a18:	e01e      	b.n	8003a58 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10f      	bne.n	8003a48 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0210 	bic.w	r2, r2, #16
 8003a36:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d032      	beq.n	8003ac6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d022      	beq.n	8003ab2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2205      	movs	r2, #5
 8003a70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0201 	bic.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	3301      	adds	r3, #1
 8003a88:	60bb      	str	r3, [r7, #8]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d307      	bcc.n	8003aa0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f2      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x2cc>
 8003a9e:	e000      	b.n	8003aa2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003aa0:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d005      	beq.n	8003ac6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	4798      	blx	r3
 8003ac2:	e000      	b.n	8003ac6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ac4:	bf00      	nop
    }
  }
}
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b085      	sub	sp, #20
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
 8003ad8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ae8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	2b40      	cmp	r3, #64	; 0x40
 8003af8:	d108      	bne.n	8003b0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b0a:	e007      	b.n	8003b1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	60da      	str	r2, [r3, #12]
}
 8003b1c:	bf00      	nop
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	3b10      	subs	r3, #16
 8003b38:	4a14      	ldr	r2, [pc, #80]	; (8003b8c <DMA_CalcBaseAndBitshift+0x64>)
 8003b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3e:	091b      	lsrs	r3, r3, #4
 8003b40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b42:	4a13      	ldr	r2, [pc, #76]	; (8003b90 <DMA_CalcBaseAndBitshift+0x68>)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4413      	add	r3, r2
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2b03      	cmp	r3, #3
 8003b54:	d909      	bls.n	8003b6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b5e:	f023 0303 	bic.w	r3, r3, #3
 8003b62:	1d1a      	adds	r2, r3, #4
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	659a      	str	r2, [r3, #88]	; 0x58
 8003b68:	e007      	b.n	8003b7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b72:	f023 0303 	bic.w	r3, r3, #3
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	aaaaaaab 	.word	0xaaaaaaab
 8003b90:	08009e04 	.word	0x08009e04

08003b94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d11f      	bne.n	8003bee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d856      	bhi.n	8003c62 <DMA_CheckFifoParam+0xce>
 8003bb4:	a201      	add	r2, pc, #4	; (adr r2, 8003bbc <DMA_CheckFifoParam+0x28>)
 8003bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bba:	bf00      	nop
 8003bbc:	08003bcd 	.word	0x08003bcd
 8003bc0:	08003bdf 	.word	0x08003bdf
 8003bc4:	08003bcd 	.word	0x08003bcd
 8003bc8:	08003c63 	.word	0x08003c63
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d046      	beq.n	8003c66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bdc:	e043      	b.n	8003c66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003be6:	d140      	bne.n	8003c6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bec:	e03d      	b.n	8003c6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bf6:	d121      	bne.n	8003c3c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b03      	cmp	r3, #3
 8003bfc:	d837      	bhi.n	8003c6e <DMA_CheckFifoParam+0xda>
 8003bfe:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <DMA_CheckFifoParam+0x70>)
 8003c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c04:	08003c15 	.word	0x08003c15
 8003c08:	08003c1b 	.word	0x08003c1b
 8003c0c:	08003c15 	.word	0x08003c15
 8003c10:	08003c2d 	.word	0x08003c2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	73fb      	strb	r3, [r7, #15]
      break;
 8003c18:	e030      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d025      	beq.n	8003c72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2a:	e022      	b.n	8003c72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c34:	d11f      	bne.n	8003c76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c3a:	e01c      	b.n	8003c76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d903      	bls.n	8003c4a <DMA_CheckFifoParam+0xb6>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d003      	beq.n	8003c50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c48:	e018      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8003c4e:	e015      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00e      	beq.n	8003c7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c60:	e00b      	b.n	8003c7a <DMA_CheckFifoParam+0xe6>
      break;
 8003c62:	bf00      	nop
 8003c64:	e00a      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      break;
 8003c66:	bf00      	nop
 8003c68:	e008      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e006      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      break;
 8003c6e:	bf00      	nop
 8003c70:	e004      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      break;
 8003c72:	bf00      	nop
 8003c74:	e002      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      break;   
 8003c76:	bf00      	nop
 8003c78:	e000      	b.n	8003c7c <DMA_CheckFifoParam+0xe8>
      break;
 8003c7a:	bf00      	nop
    }
  } 
  
  return status; 
 8003c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop

08003c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b089      	sub	sp, #36	; 0x24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
 8003ca6:	e165      	b.n	8003f74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ca8:	2201      	movs	r2, #1
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	f040 8154 	bne.w	8003f6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d005      	beq.n	8003cde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d130      	bne.n	8003d40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	2203      	movs	r2, #3
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43db      	mvns	r3, r3
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	68da      	ldr	r2, [r3, #12]
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d14:	2201      	movs	r2, #1
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	4013      	ands	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	091b      	lsrs	r3, r3, #4
 8003d2a:	f003 0201 	and.w	r2, r3, #1
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d017      	beq.n	8003d7c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	2203      	movs	r2, #3
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4013      	ands	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 0303 	and.w	r3, r3, #3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d123      	bne.n	8003dd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	08da      	lsrs	r2, r3, #3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	3208      	adds	r2, #8
 8003d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	220f      	movs	r2, #15
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	43db      	mvns	r3, r3
 8003da6:	69ba      	ldr	r2, [r7, #24]
 8003da8:	4013      	ands	r3, r2
 8003daa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	691a      	ldr	r2, [r3, #16]
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f003 0307 	and.w	r3, r3, #7
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	08da      	lsrs	r2, r3, #3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3208      	adds	r2, #8
 8003dca:	69b9      	ldr	r1, [r7, #24]
 8003dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	2203      	movs	r2, #3
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	43db      	mvns	r3, r3
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	4013      	ands	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 0203 	and.w	r2, r3, #3
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	fa02 f303 	lsl.w	r3, r2, r3
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	f000 80ae 	beq.w	8003f6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
 8003e16:	4b5d      	ldr	r3, [pc, #372]	; (8003f8c <HAL_GPIO_Init+0x300>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1a:	4a5c      	ldr	r2, [pc, #368]	; (8003f8c <HAL_GPIO_Init+0x300>)
 8003e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e20:	6453      	str	r3, [r2, #68]	; 0x44
 8003e22:	4b5a      	ldr	r3, [pc, #360]	; (8003f8c <HAL_GPIO_Init+0x300>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e2a:	60fb      	str	r3, [r7, #12]
 8003e2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e2e:	4a58      	ldr	r2, [pc, #352]	; (8003f90 <HAL_GPIO_Init+0x304>)
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	089b      	lsrs	r3, r3, #2
 8003e34:	3302      	adds	r3, #2
 8003e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f003 0303 	and.w	r3, r3, #3
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	220f      	movs	r2, #15
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	69ba      	ldr	r2, [r7, #24]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a4f      	ldr	r2, [pc, #316]	; (8003f94 <HAL_GPIO_Init+0x308>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d025      	beq.n	8003ea6 <HAL_GPIO_Init+0x21a>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a4e      	ldr	r2, [pc, #312]	; (8003f98 <HAL_GPIO_Init+0x30c>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d01f      	beq.n	8003ea2 <HAL_GPIO_Init+0x216>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a4d      	ldr	r2, [pc, #308]	; (8003f9c <HAL_GPIO_Init+0x310>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d019      	beq.n	8003e9e <HAL_GPIO_Init+0x212>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a4c      	ldr	r2, [pc, #304]	; (8003fa0 <HAL_GPIO_Init+0x314>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d013      	beq.n	8003e9a <HAL_GPIO_Init+0x20e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a4b      	ldr	r2, [pc, #300]	; (8003fa4 <HAL_GPIO_Init+0x318>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d00d      	beq.n	8003e96 <HAL_GPIO_Init+0x20a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a4a      	ldr	r2, [pc, #296]	; (8003fa8 <HAL_GPIO_Init+0x31c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d007      	beq.n	8003e92 <HAL_GPIO_Init+0x206>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a49      	ldr	r2, [pc, #292]	; (8003fac <HAL_GPIO_Init+0x320>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d101      	bne.n	8003e8e <HAL_GPIO_Init+0x202>
 8003e8a:	2306      	movs	r3, #6
 8003e8c:	e00c      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003e8e:	2307      	movs	r3, #7
 8003e90:	e00a      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003e92:	2305      	movs	r3, #5
 8003e94:	e008      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003e96:	2304      	movs	r3, #4
 8003e98:	e006      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e004      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	e002      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <HAL_GPIO_Init+0x21c>
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	69fa      	ldr	r2, [r7, #28]
 8003eaa:	f002 0203 	and.w	r2, r2, #3
 8003eae:	0092      	lsls	r2, r2, #2
 8003eb0:	4093      	lsls	r3, r2
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eb8:	4935      	ldr	r1, [pc, #212]	; (8003f90 <HAL_GPIO_Init+0x304>)
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	089b      	lsrs	r3, r3, #2
 8003ebe:	3302      	adds	r3, #2
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ec6:	4b3a      	ldr	r3, [pc, #232]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003eea:	4a31      	ldr	r2, [pc, #196]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ef0:	4b2f      	ldr	r3, [pc, #188]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f14:	4a26      	ldr	r2, [pc, #152]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f1a:	4b25      	ldr	r3, [pc, #148]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	43db      	mvns	r3, r3
 8003f24:	69ba      	ldr	r2, [r7, #24]
 8003f26:	4013      	ands	r3, r2
 8003f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f3e:	4a1c      	ldr	r2, [pc, #112]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f44:	4b1a      	ldr	r3, [pc, #104]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f68:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <HAL_GPIO_Init+0x324>)
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	3301      	adds	r3, #1
 8003f72:	61fb      	str	r3, [r7, #28]
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	2b0f      	cmp	r3, #15
 8003f78:	f67f ae96 	bls.w	8003ca8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f7c:	bf00      	nop
 8003f7e:	bf00      	nop
 8003f80:	3724      	adds	r7, #36	; 0x24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40023800 	.word	0x40023800
 8003f90:	40013800 	.word	0x40013800
 8003f94:	40020000 	.word	0x40020000
 8003f98:	40020400 	.word	0x40020400
 8003f9c:	40020800 	.word	0x40020800
 8003fa0:	40020c00 	.word	0x40020c00
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	40021400 	.word	0x40021400
 8003fac:	40021800 	.word	0x40021800
 8003fb0:	40013c00 	.word	0x40013c00

08003fb4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
 8003fce:	e0c7      	b.n	8004160 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	f040 80b7 	bne.w	800415a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003fec:	4a62      	ldr	r2, [pc, #392]	; (8004178 <HAL_GPIO_DeInit+0x1c4>)
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	089b      	lsrs	r3, r3, #2
 8003ff2:	3302      	adds	r3, #2
 8003ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f003 0303 	and.w	r3, r3, #3
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	220f      	movs	r2, #15
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	4013      	ands	r3, r2
 800400c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a5a      	ldr	r2, [pc, #360]	; (800417c <HAL_GPIO_DeInit+0x1c8>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d025      	beq.n	8004062 <HAL_GPIO_DeInit+0xae>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a59      	ldr	r2, [pc, #356]	; (8004180 <HAL_GPIO_DeInit+0x1cc>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d01f      	beq.n	800405e <HAL_GPIO_DeInit+0xaa>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a58      	ldr	r2, [pc, #352]	; (8004184 <HAL_GPIO_DeInit+0x1d0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d019      	beq.n	800405a <HAL_GPIO_DeInit+0xa6>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a57      	ldr	r2, [pc, #348]	; (8004188 <HAL_GPIO_DeInit+0x1d4>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d013      	beq.n	8004056 <HAL_GPIO_DeInit+0xa2>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a56      	ldr	r2, [pc, #344]	; (800418c <HAL_GPIO_DeInit+0x1d8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d00d      	beq.n	8004052 <HAL_GPIO_DeInit+0x9e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a55      	ldr	r2, [pc, #340]	; (8004190 <HAL_GPIO_DeInit+0x1dc>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d007      	beq.n	800404e <HAL_GPIO_DeInit+0x9a>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a54      	ldr	r2, [pc, #336]	; (8004194 <HAL_GPIO_DeInit+0x1e0>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d101      	bne.n	800404a <HAL_GPIO_DeInit+0x96>
 8004046:	2306      	movs	r3, #6
 8004048:	e00c      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 800404a:	2307      	movs	r3, #7
 800404c:	e00a      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 800404e:	2305      	movs	r3, #5
 8004050:	e008      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 8004052:	2304      	movs	r3, #4
 8004054:	e006      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 8004056:	2303      	movs	r3, #3
 8004058:	e004      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 800405a:	2302      	movs	r3, #2
 800405c:	e002      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 800405e:	2301      	movs	r3, #1
 8004060:	e000      	b.n	8004064 <HAL_GPIO_DeInit+0xb0>
 8004062:	2300      	movs	r3, #0
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	f002 0203 	and.w	r2, r2, #3
 800406a:	0092      	lsls	r2, r2, #2
 800406c:	4093      	lsls	r3, r2
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	429a      	cmp	r2, r3
 8004072:	d132      	bne.n	80040da <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004074:	4b48      	ldr	r3, [pc, #288]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	43db      	mvns	r3, r3
 800407c:	4946      	ldr	r1, [pc, #280]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 800407e:	4013      	ands	r3, r2
 8004080:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004082:	4b45      	ldr	r3, [pc, #276]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	43db      	mvns	r3, r3
 800408a:	4943      	ldr	r1, [pc, #268]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 800408c:	4013      	ands	r3, r2
 800408e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004090:	4b41      	ldr	r3, [pc, #260]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	43db      	mvns	r3, r3
 8004098:	493f      	ldr	r1, [pc, #252]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 800409a:	4013      	ands	r3, r2
 800409c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800409e:	4b3e      	ldr	r3, [pc, #248]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 80040a0:	68da      	ldr	r2, [r3, #12]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	43db      	mvns	r3, r3
 80040a6:	493c      	ldr	r1, [pc, #240]	; (8004198 <HAL_GPIO_DeInit+0x1e4>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	220f      	movs	r2, #15
 80040b6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ba:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80040bc:	4a2e      	ldr	r2, [pc, #184]	; (8004178 <HAL_GPIO_DeInit+0x1c4>)
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	089b      	lsrs	r3, r3, #2
 80040c2:	3302      	adds	r3, #2
 80040c4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	43da      	mvns	r2, r3
 80040cc:	482a      	ldr	r0, [pc, #168]	; (8004178 <HAL_GPIO_DeInit+0x1c4>)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	400a      	ands	r2, r1
 80040d4:	3302      	adds	r3, #2
 80040d6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	005b      	lsls	r3, r3, #1
 80040e2:	2103      	movs	r1, #3
 80040e4:	fa01 f303 	lsl.w	r3, r1, r3
 80040e8:	43db      	mvns	r3, r3
 80040ea:	401a      	ands	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	08da      	lsrs	r2, r3, #3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3208      	adds	r2, #8
 80040f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	220f      	movs	r2, #15
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43db      	mvns	r3, r3
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	08d2      	lsrs	r2, r2, #3
 8004110:	4019      	ands	r1, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	3208      	adds	r2, #8
 8004116:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	2103      	movs	r1, #3
 8004124:	fa01 f303 	lsl.w	r3, r1, r3
 8004128:	43db      	mvns	r3, r3
 800412a:	401a      	ands	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	2101      	movs	r1, #1
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	fa01 f303 	lsl.w	r3, r1, r3
 800413c:	43db      	mvns	r3, r3
 800413e:	401a      	ands	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689a      	ldr	r2, [r3, #8]
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	2103      	movs	r1, #3
 800414e:	fa01 f303 	lsl.w	r3, r1, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	401a      	ands	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	3301      	adds	r3, #1
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	2b0f      	cmp	r3, #15
 8004164:	f67f af34 	bls.w	8003fd0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004168:	bf00      	nop
 800416a:	bf00      	nop
 800416c:	371c      	adds	r7, #28
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	40013800 	.word	0x40013800
 800417c:	40020000 	.word	0x40020000
 8004180:	40020400 	.word	0x40020400
 8004184:	40020800 	.word	0x40020800
 8004188:	40020c00 	.word	0x40020c00
 800418c:	40021000 	.word	0x40021000
 8004190:	40021400 	.word	0x40021400
 8004194:	40021800 	.word	0x40021800
 8004198:	40013c00 	.word	0x40013c00

0800419c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	807b      	strh	r3, [r7, #2]
 80041a8:	4613      	mov	r3, r2
 80041aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041ac:	787b      	ldrb	r3, [r7, #1]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041b2:	887a      	ldrh	r2, [r7, #2]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041b8:	e003      	b.n	80041c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041ba:	887b      	ldrh	r3, [r7, #2]
 80041bc:	041a      	lsls	r2, r3, #16
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	619a      	str	r2, [r3, #24]
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041da:	4b08      	ldr	r3, [pc, #32]	; (80041fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041dc:	695a      	ldr	r2, [r3, #20]
 80041de:	88fb      	ldrh	r3, [r7, #6]
 80041e0:	4013      	ands	r3, r2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d006      	beq.n	80041f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041e6:	4a05      	ldr	r2, [pc, #20]	; (80041fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041e8:	88fb      	ldrh	r3, [r7, #6]
 80041ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041ec:	88fb      	ldrh	r3, [r7, #6]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 f806 	bl	8004200 <HAL_GPIO_EXTI_Callback>
  }
}
 80041f4:	bf00      	nop
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40013c00 	.word	0x40013c00

08004200 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
	...

08004218 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e0cc      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800422c:	4b68      	ldr	r3, [pc, #416]	; (80043d0 <HAL_RCC_ClockConfig+0x1b8>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	683a      	ldr	r2, [r7, #0]
 8004236:	429a      	cmp	r2, r3
 8004238:	d90c      	bls.n	8004254 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800423a:	4b65      	ldr	r3, [pc, #404]	; (80043d0 <HAL_RCC_ClockConfig+0x1b8>)
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004242:	4b63      	ldr	r3, [pc, #396]	; (80043d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 030f 	and.w	r3, r3, #15
 800424a:	683a      	ldr	r2, [r7, #0]
 800424c:	429a      	cmp	r2, r3
 800424e:	d001      	beq.n	8004254 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e0b8      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d020      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	d005      	beq.n	8004278 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800426c:	4b59      	ldr	r3, [pc, #356]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	4a58      	ldr	r2, [pc, #352]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004272:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004276:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0308 	and.w	r3, r3, #8
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004284:	4b53      	ldr	r3, [pc, #332]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	4a52      	ldr	r2, [pc, #328]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800428e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004290:	4b50      	ldr	r3, [pc, #320]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	494d      	ldr	r1, [pc, #308]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d044      	beq.n	8004338 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d107      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b6:	4b47      	ldr	r3, [pc, #284]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d119      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e07f      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d003      	beq.n	80042d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d107      	bne.n	80042e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042d6:	4b3f      	ldr	r3, [pc, #252]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e06f      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042e6:	4b3b      	ldr	r3, [pc, #236]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e067      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042f6:	4b37      	ldr	r3, [pc, #220]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f023 0203 	bic.w	r2, r3, #3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	4934      	ldr	r1, [pc, #208]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004304:	4313      	orrs	r3, r2
 8004306:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004308:	f7fe fb98 	bl	8002a3c <HAL_GetTick>
 800430c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800430e:	e00a      	b.n	8004326 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004310:	f7fe fb94 	bl	8002a3c <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	f241 3288 	movw	r2, #5000	; 0x1388
 800431e:	4293      	cmp	r3, r2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e04f      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004326:	4b2b      	ldr	r3, [pc, #172]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 020c 	and.w	r2, r3, #12
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	429a      	cmp	r2, r3
 8004336:	d1eb      	bne.n	8004310 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004338:	4b25      	ldr	r3, [pc, #148]	; (80043d0 <HAL_RCC_ClockConfig+0x1b8>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 030f 	and.w	r3, r3, #15
 8004340:	683a      	ldr	r2, [r7, #0]
 8004342:	429a      	cmp	r2, r3
 8004344:	d20c      	bcs.n	8004360 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004346:	4b22      	ldr	r3, [pc, #136]	; (80043d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800434e:	4b20      	ldr	r3, [pc, #128]	; (80043d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 030f 	and.w	r3, r3, #15
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	429a      	cmp	r2, r3
 800435a:	d001      	beq.n	8004360 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e032      	b.n	80043c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d008      	beq.n	800437e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800436c:	4b19      	ldr	r3, [pc, #100]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	4916      	ldr	r1, [pc, #88]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	4313      	orrs	r3, r2
 800437c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0308 	and.w	r3, r3, #8
 8004386:	2b00      	cmp	r3, #0
 8004388:	d009      	beq.n	800439e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800438a:	4b12      	ldr	r3, [pc, #72]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	490e      	ldr	r1, [pc, #56]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	4313      	orrs	r3, r2
 800439c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800439e:	f000 f8bd 	bl	800451c <HAL_RCC_GetSysClockFreq>
 80043a2:	4602      	mov	r2, r0
 80043a4:	4b0b      	ldr	r3, [pc, #44]	; (80043d4 <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	091b      	lsrs	r3, r3, #4
 80043aa:	f003 030f 	and.w	r3, r3, #15
 80043ae:	490a      	ldr	r1, [pc, #40]	; (80043d8 <HAL_RCC_ClockConfig+0x1c0>)
 80043b0:	5ccb      	ldrb	r3, [r1, r3]
 80043b2:	fa22 f303 	lsr.w	r3, r2, r3
 80043b6:	4a09      	ldr	r2, [pc, #36]	; (80043dc <HAL_RCC_ClockConfig+0x1c4>)
 80043b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043ba:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <HAL_RCC_ClockConfig+0x1c8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fe faf8 	bl	80029b4 <HAL_InitTick>

  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3710      	adds	r7, #16
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40023c00 	.word	0x40023c00
 80043d4:	40023800 	.word	0x40023800
 80043d8:	08009dec 	.word	0x08009dec
 80043dc:	20000010 	.word	0x20000010
 80043e0:	20000014 	.word	0x20000014

080043e4 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b08c      	sub	sp, #48	; 0x30
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d129      	bne.n	800444a <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80043f6:	2300      	movs	r3, #0
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	4b2b      	ldr	r3, [pc, #172]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	4a2a      	ldr	r2, [pc, #168]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 8004400:	f043 0301 	orr.w	r3, r3, #1
 8004404:	6313      	str	r3, [r2, #48]	; 0x30
 8004406:	4b28      	ldr	r3, [pc, #160]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	61bb      	str	r3, [r7, #24]
 8004410:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004412:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004418:	2302      	movs	r3, #2
 800441a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800441c:	2303      	movs	r3, #3
 800441e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004420:	2300      	movs	r3, #0
 8004422:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004424:	2300      	movs	r3, #0
 8004426:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004428:	f107 031c 	add.w	r3, r7, #28
 800442c:	4619      	mov	r1, r3
 800442e:	481f      	ldr	r0, [pc, #124]	; (80044ac <HAL_RCC_MCOConfig+0xc8>)
 8004430:	f7ff fc2c 	bl	8003c8c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004434:	4b1c      	ldr	r3, [pc, #112]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	430b      	orrs	r3, r1
 8004442:	4919      	ldr	r1, [pc, #100]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 8004444:	4313      	orrs	r3, r2
 8004446:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004448:	e029      	b.n	800449e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	4b16      	ldr	r3, [pc, #88]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 8004450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004452:	4a15      	ldr	r2, [pc, #84]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 8004454:	f043 0304 	orr.w	r3, r3, #4
 8004458:	6313      	str	r3, [r2, #48]	; 0x30
 800445a:	4b13      	ldr	r3, [pc, #76]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445e:	f003 0304 	and.w	r3, r3, #4
 8004462:	617b      	str	r3, [r7, #20]
 8004464:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004466:	f44f 7300 	mov.w	r3, #512	; 0x200
 800446a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800446c:	2302      	movs	r3, #2
 800446e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004470:	2303      	movs	r3, #3
 8004472:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004474:	2300      	movs	r3, #0
 8004476:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004478:	2300      	movs	r3, #0
 800447a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800447c:	f107 031c 	add.w	r3, r7, #28
 8004480:	4619      	mov	r1, r3
 8004482:	480b      	ldr	r0, [pc, #44]	; (80044b0 <HAL_RCC_MCOConfig+0xcc>)
 8004484:	f7ff fc02 	bl	8003c8c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004488:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	00d9      	lsls	r1, r3, #3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	430b      	orrs	r3, r1
 8004498:	4903      	ldr	r1, [pc, #12]	; (80044a8 <HAL_RCC_MCOConfig+0xc4>)
 800449a:	4313      	orrs	r3, r2
 800449c:	608b      	str	r3, [r1, #8]
}
 800449e:	bf00      	nop
 80044a0:	3730      	adds	r7, #48	; 0x30
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40020000 	.word	0x40020000
 80044b0:	40020800 	.word	0x40020800

080044b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b8:	4b03      	ldr	r3, [pc, #12]	; (80044c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044ba:	681b      	ldr	r3, [r3, #0]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	20000010 	.word	0x20000010

080044cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80044d0:	f7ff fff0 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044d4:	4602      	mov	r2, r0
 80044d6:	4b05      	ldr	r3, [pc, #20]	; (80044ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	0a9b      	lsrs	r3, r3, #10
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	4903      	ldr	r1, [pc, #12]	; (80044f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044e2:	5ccb      	ldrb	r3, [r1, r3]
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40023800 	.word	0x40023800
 80044f0:	08009dfc 	.word	0x08009dfc

080044f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80044f8:	f7ff ffdc 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044fc:	4602      	mov	r2, r0
 80044fe:	4b05      	ldr	r3, [pc, #20]	; (8004514 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0b5b      	lsrs	r3, r3, #13
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4903      	ldr	r1, [pc, #12]	; (8004518 <HAL_RCC_GetPCLK2Freq+0x24>)
 800450a:	5ccb      	ldrb	r3, [r1, r3]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004510:	4618      	mov	r0, r3
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40023800 	.word	0x40023800
 8004518:	08009dfc 	.word	0x08009dfc

0800451c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800451c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004520:	b0ae      	sub	sp, #184	; 0xb8
 8004522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004536:	2300      	movs	r3, #0
 8004538:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800453c:	2300      	movs	r3, #0
 800453e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004542:	4bcb      	ldr	r3, [pc, #812]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 030c 	and.w	r3, r3, #12
 800454a:	2b0c      	cmp	r3, #12
 800454c:	f200 8206 	bhi.w	800495c <HAL_RCC_GetSysClockFreq+0x440>
 8004550:	a201      	add	r2, pc, #4	; (adr r2, 8004558 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004556:	bf00      	nop
 8004558:	0800458d 	.word	0x0800458d
 800455c:	0800495d 	.word	0x0800495d
 8004560:	0800495d 	.word	0x0800495d
 8004564:	0800495d 	.word	0x0800495d
 8004568:	08004595 	.word	0x08004595
 800456c:	0800495d 	.word	0x0800495d
 8004570:	0800495d 	.word	0x0800495d
 8004574:	0800495d 	.word	0x0800495d
 8004578:	0800459d 	.word	0x0800459d
 800457c:	0800495d 	.word	0x0800495d
 8004580:	0800495d 	.word	0x0800495d
 8004584:	0800495d 	.word	0x0800495d
 8004588:	0800478d 	.word	0x0800478d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800458c:	4bb9      	ldr	r3, [pc, #740]	; (8004874 <HAL_RCC_GetSysClockFreq+0x358>)
 800458e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004592:	e1e7      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004594:	4bb8      	ldr	r3, [pc, #736]	; (8004878 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004596:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800459a:	e1e3      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800459c:	4bb4      	ldr	r3, [pc, #720]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045a8:	4bb1      	ldr	r3, [pc, #708]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d071      	beq.n	8004698 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b4:	4bae      	ldr	r3, [pc, #696]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	099b      	lsrs	r3, r3, #6
 80045ba:	2200      	movs	r2, #0
 80045bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80045c0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80045c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80045c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045cc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80045d0:	2300      	movs	r3, #0
 80045d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80045d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80045da:	4622      	mov	r2, r4
 80045dc:	462b      	mov	r3, r5
 80045de:	f04f 0000 	mov.w	r0, #0
 80045e2:	f04f 0100 	mov.w	r1, #0
 80045e6:	0159      	lsls	r1, r3, #5
 80045e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045ec:	0150      	lsls	r0, r2, #5
 80045ee:	4602      	mov	r2, r0
 80045f0:	460b      	mov	r3, r1
 80045f2:	4621      	mov	r1, r4
 80045f4:	1a51      	subs	r1, r2, r1
 80045f6:	6439      	str	r1, [r7, #64]	; 0x40
 80045f8:	4629      	mov	r1, r5
 80045fa:	eb63 0301 	sbc.w	r3, r3, r1
 80045fe:	647b      	str	r3, [r7, #68]	; 0x44
 8004600:	f04f 0200 	mov.w	r2, #0
 8004604:	f04f 0300 	mov.w	r3, #0
 8004608:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800460c:	4649      	mov	r1, r9
 800460e:	018b      	lsls	r3, r1, #6
 8004610:	4641      	mov	r1, r8
 8004612:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004616:	4641      	mov	r1, r8
 8004618:	018a      	lsls	r2, r1, #6
 800461a:	4641      	mov	r1, r8
 800461c:	1a51      	subs	r1, r2, r1
 800461e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004620:	4649      	mov	r1, r9
 8004622:	eb63 0301 	sbc.w	r3, r3, r1
 8004626:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004628:	f04f 0200 	mov.w	r2, #0
 800462c:	f04f 0300 	mov.w	r3, #0
 8004630:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004634:	4649      	mov	r1, r9
 8004636:	00cb      	lsls	r3, r1, #3
 8004638:	4641      	mov	r1, r8
 800463a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800463e:	4641      	mov	r1, r8
 8004640:	00ca      	lsls	r2, r1, #3
 8004642:	4610      	mov	r0, r2
 8004644:	4619      	mov	r1, r3
 8004646:	4603      	mov	r3, r0
 8004648:	4622      	mov	r2, r4
 800464a:	189b      	adds	r3, r3, r2
 800464c:	633b      	str	r3, [r7, #48]	; 0x30
 800464e:	462b      	mov	r3, r5
 8004650:	460a      	mov	r2, r1
 8004652:	eb42 0303 	adc.w	r3, r2, r3
 8004656:	637b      	str	r3, [r7, #52]	; 0x34
 8004658:	f04f 0200 	mov.w	r2, #0
 800465c:	f04f 0300 	mov.w	r3, #0
 8004660:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004664:	4629      	mov	r1, r5
 8004666:	024b      	lsls	r3, r1, #9
 8004668:	4621      	mov	r1, r4
 800466a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800466e:	4621      	mov	r1, r4
 8004670:	024a      	lsls	r2, r1, #9
 8004672:	4610      	mov	r0, r2
 8004674:	4619      	mov	r1, r3
 8004676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800467a:	2200      	movs	r2, #0
 800467c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004680:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004684:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004688:	f7fc fb1e 	bl	8000cc8 <__aeabi_uldivmod>
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	4613      	mov	r3, r2
 8004692:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004696:	e067      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004698:	4b75      	ldr	r3, [pc, #468]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	099b      	lsrs	r3, r3, #6
 800469e:	2200      	movs	r2, #0
 80046a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046a4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80046a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80046b2:	2300      	movs	r3, #0
 80046b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80046b6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80046ba:	4622      	mov	r2, r4
 80046bc:	462b      	mov	r3, r5
 80046be:	f04f 0000 	mov.w	r0, #0
 80046c2:	f04f 0100 	mov.w	r1, #0
 80046c6:	0159      	lsls	r1, r3, #5
 80046c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046cc:	0150      	lsls	r0, r2, #5
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4621      	mov	r1, r4
 80046d4:	1a51      	subs	r1, r2, r1
 80046d6:	62b9      	str	r1, [r7, #40]	; 0x28
 80046d8:	4629      	mov	r1, r5
 80046da:	eb63 0301 	sbc.w	r3, r3, r1
 80046de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	f04f 0300 	mov.w	r3, #0
 80046e8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80046ec:	4649      	mov	r1, r9
 80046ee:	018b      	lsls	r3, r1, #6
 80046f0:	4641      	mov	r1, r8
 80046f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046f6:	4641      	mov	r1, r8
 80046f8:	018a      	lsls	r2, r1, #6
 80046fa:	4641      	mov	r1, r8
 80046fc:	ebb2 0a01 	subs.w	sl, r2, r1
 8004700:	4649      	mov	r1, r9
 8004702:	eb63 0b01 	sbc.w	fp, r3, r1
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	f04f 0300 	mov.w	r3, #0
 800470e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004712:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004716:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800471a:	4692      	mov	sl, r2
 800471c:	469b      	mov	fp, r3
 800471e:	4623      	mov	r3, r4
 8004720:	eb1a 0303 	adds.w	r3, sl, r3
 8004724:	623b      	str	r3, [r7, #32]
 8004726:	462b      	mov	r3, r5
 8004728:	eb4b 0303 	adc.w	r3, fp, r3
 800472c:	627b      	str	r3, [r7, #36]	; 0x24
 800472e:	f04f 0200 	mov.w	r2, #0
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800473a:	4629      	mov	r1, r5
 800473c:	028b      	lsls	r3, r1, #10
 800473e:	4621      	mov	r1, r4
 8004740:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004744:	4621      	mov	r1, r4
 8004746:	028a      	lsls	r2, r1, #10
 8004748:	4610      	mov	r0, r2
 800474a:	4619      	mov	r1, r3
 800474c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004750:	2200      	movs	r2, #0
 8004752:	673b      	str	r3, [r7, #112]	; 0x70
 8004754:	677a      	str	r2, [r7, #116]	; 0x74
 8004756:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800475a:	f7fc fab5 	bl	8000cc8 <__aeabi_uldivmod>
 800475e:	4602      	mov	r2, r0
 8004760:	460b      	mov	r3, r1
 8004762:	4613      	mov	r3, r2
 8004764:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004768:	4b41      	ldr	r3, [pc, #260]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	0c1b      	lsrs	r3, r3, #16
 800476e:	f003 0303 	and.w	r3, r3, #3
 8004772:	3301      	adds	r3, #1
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800477a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800477e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004782:	fbb2 f3f3 	udiv	r3, r2, r3
 8004786:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800478a:	e0eb      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800478c:	4b38      	ldr	r3, [pc, #224]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004794:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004798:	4b35      	ldr	r3, [pc, #212]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d06b      	beq.n	800487c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047a4:	4b32      	ldr	r3, [pc, #200]	; (8004870 <HAL_RCC_GetSysClockFreq+0x354>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	099b      	lsrs	r3, r3, #6
 80047aa:	2200      	movs	r2, #0
 80047ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80047ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80047b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80047b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b6:	663b      	str	r3, [r7, #96]	; 0x60
 80047b8:	2300      	movs	r3, #0
 80047ba:	667b      	str	r3, [r7, #100]	; 0x64
 80047bc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80047c0:	4622      	mov	r2, r4
 80047c2:	462b      	mov	r3, r5
 80047c4:	f04f 0000 	mov.w	r0, #0
 80047c8:	f04f 0100 	mov.w	r1, #0
 80047cc:	0159      	lsls	r1, r3, #5
 80047ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047d2:	0150      	lsls	r0, r2, #5
 80047d4:	4602      	mov	r2, r0
 80047d6:	460b      	mov	r3, r1
 80047d8:	4621      	mov	r1, r4
 80047da:	1a51      	subs	r1, r2, r1
 80047dc:	61b9      	str	r1, [r7, #24]
 80047de:	4629      	mov	r1, r5
 80047e0:	eb63 0301 	sbc.w	r3, r3, r1
 80047e4:	61fb      	str	r3, [r7, #28]
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	f04f 0300 	mov.w	r3, #0
 80047ee:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80047f2:	4659      	mov	r1, fp
 80047f4:	018b      	lsls	r3, r1, #6
 80047f6:	4651      	mov	r1, sl
 80047f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047fc:	4651      	mov	r1, sl
 80047fe:	018a      	lsls	r2, r1, #6
 8004800:	4651      	mov	r1, sl
 8004802:	ebb2 0801 	subs.w	r8, r2, r1
 8004806:	4659      	mov	r1, fp
 8004808:	eb63 0901 	sbc.w	r9, r3, r1
 800480c:	f04f 0200 	mov.w	r2, #0
 8004810:	f04f 0300 	mov.w	r3, #0
 8004814:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004818:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800481c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004820:	4690      	mov	r8, r2
 8004822:	4699      	mov	r9, r3
 8004824:	4623      	mov	r3, r4
 8004826:	eb18 0303 	adds.w	r3, r8, r3
 800482a:	613b      	str	r3, [r7, #16]
 800482c:	462b      	mov	r3, r5
 800482e:	eb49 0303 	adc.w	r3, r9, r3
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004840:	4629      	mov	r1, r5
 8004842:	024b      	lsls	r3, r1, #9
 8004844:	4621      	mov	r1, r4
 8004846:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800484a:	4621      	mov	r1, r4
 800484c:	024a      	lsls	r2, r1, #9
 800484e:	4610      	mov	r0, r2
 8004850:	4619      	mov	r1, r3
 8004852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004856:	2200      	movs	r2, #0
 8004858:	65bb      	str	r3, [r7, #88]	; 0x58
 800485a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800485c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004860:	f7fc fa32 	bl	8000cc8 <__aeabi_uldivmod>
 8004864:	4602      	mov	r2, r0
 8004866:	460b      	mov	r3, r1
 8004868:	4613      	mov	r3, r2
 800486a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800486e:	e065      	b.n	800493c <HAL_RCC_GetSysClockFreq+0x420>
 8004870:	40023800 	.word	0x40023800
 8004874:	00f42400 	.word	0x00f42400
 8004878:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800487c:	4b3d      	ldr	r3, [pc, #244]	; (8004974 <HAL_RCC_GetSysClockFreq+0x458>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	099b      	lsrs	r3, r3, #6
 8004882:	2200      	movs	r2, #0
 8004884:	4618      	mov	r0, r3
 8004886:	4611      	mov	r1, r2
 8004888:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800488c:	653b      	str	r3, [r7, #80]	; 0x50
 800488e:	2300      	movs	r3, #0
 8004890:	657b      	str	r3, [r7, #84]	; 0x54
 8004892:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004896:	4642      	mov	r2, r8
 8004898:	464b      	mov	r3, r9
 800489a:	f04f 0000 	mov.w	r0, #0
 800489e:	f04f 0100 	mov.w	r1, #0
 80048a2:	0159      	lsls	r1, r3, #5
 80048a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048a8:	0150      	lsls	r0, r2, #5
 80048aa:	4602      	mov	r2, r0
 80048ac:	460b      	mov	r3, r1
 80048ae:	4641      	mov	r1, r8
 80048b0:	1a51      	subs	r1, r2, r1
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	4649      	mov	r1, r9
 80048b6:	eb63 0301 	sbc.w	r3, r3, r1
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80048c8:	4659      	mov	r1, fp
 80048ca:	018b      	lsls	r3, r1, #6
 80048cc:	4651      	mov	r1, sl
 80048ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048d2:	4651      	mov	r1, sl
 80048d4:	018a      	lsls	r2, r1, #6
 80048d6:	4651      	mov	r1, sl
 80048d8:	1a54      	subs	r4, r2, r1
 80048da:	4659      	mov	r1, fp
 80048dc:	eb63 0501 	sbc.w	r5, r3, r1
 80048e0:	f04f 0200 	mov.w	r2, #0
 80048e4:	f04f 0300 	mov.w	r3, #0
 80048e8:	00eb      	lsls	r3, r5, #3
 80048ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048ee:	00e2      	lsls	r2, r4, #3
 80048f0:	4614      	mov	r4, r2
 80048f2:	461d      	mov	r5, r3
 80048f4:	4643      	mov	r3, r8
 80048f6:	18e3      	adds	r3, r4, r3
 80048f8:	603b      	str	r3, [r7, #0]
 80048fa:	464b      	mov	r3, r9
 80048fc:	eb45 0303 	adc.w	r3, r5, r3
 8004900:	607b      	str	r3, [r7, #4]
 8004902:	f04f 0200 	mov.w	r2, #0
 8004906:	f04f 0300 	mov.w	r3, #0
 800490a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800490e:	4629      	mov	r1, r5
 8004910:	028b      	lsls	r3, r1, #10
 8004912:	4621      	mov	r1, r4
 8004914:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004918:	4621      	mov	r1, r4
 800491a:	028a      	lsls	r2, r1, #10
 800491c:	4610      	mov	r0, r2
 800491e:	4619      	mov	r1, r3
 8004920:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004924:	2200      	movs	r2, #0
 8004926:	64bb      	str	r3, [r7, #72]	; 0x48
 8004928:	64fa      	str	r2, [r7, #76]	; 0x4c
 800492a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800492e:	f7fc f9cb 	bl	8000cc8 <__aeabi_uldivmod>
 8004932:	4602      	mov	r2, r0
 8004934:	460b      	mov	r3, r1
 8004936:	4613      	mov	r3, r2
 8004938:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800493c:	4b0d      	ldr	r3, [pc, #52]	; (8004974 <HAL_RCC_GetSysClockFreq+0x458>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	0f1b      	lsrs	r3, r3, #28
 8004942:	f003 0307 	and.w	r3, r3, #7
 8004946:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800494a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800494e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004952:	fbb2 f3f3 	udiv	r3, r2, r3
 8004956:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800495a:	e003      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800495c:	4b06      	ldr	r3, [pc, #24]	; (8004978 <HAL_RCC_GetSysClockFreq+0x45c>)
 800495e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004962:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004964:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004968:	4618      	mov	r0, r3
 800496a:	37b8      	adds	r7, #184	; 0xb8
 800496c:	46bd      	mov	sp, r7
 800496e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004972:	bf00      	nop
 8004974:	40023800 	.word	0x40023800
 8004978:	00f42400 	.word	0x00f42400

0800497c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e28d      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	f000 8083 	beq.w	8004aa2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800499c:	4b94      	ldr	r3, [pc, #592]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f003 030c 	and.w	r3, r3, #12
 80049a4:	2b04      	cmp	r3, #4
 80049a6:	d019      	beq.n	80049dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049a8:	4b91      	ldr	r3, [pc, #580]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d106      	bne.n	80049c2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049b4:	4b8e      	ldr	r3, [pc, #568]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049c0:	d00c      	beq.n	80049dc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049c2:	4b8b      	ldr	r3, [pc, #556]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80049ca:	2b0c      	cmp	r3, #12
 80049cc:	d112      	bne.n	80049f4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049ce:	4b88      	ldr	r3, [pc, #544]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049da:	d10b      	bne.n	80049f4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	4b84      	ldr	r3, [pc, #528]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d05b      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x124>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d157      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e25a      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049fc:	d106      	bne.n	8004a0c <HAL_RCC_OscConfig+0x90>
 80049fe:	4b7c      	ldr	r3, [pc, #496]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a7b      	ldr	r2, [pc, #492]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e01d      	b.n	8004a48 <HAL_RCC_OscConfig+0xcc>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a14:	d10c      	bne.n	8004a30 <HAL_RCC_OscConfig+0xb4>
 8004a16:	4b76      	ldr	r3, [pc, #472]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a75      	ldr	r2, [pc, #468]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	4b73      	ldr	r3, [pc, #460]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a72      	ldr	r2, [pc, #456]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a2c:	6013      	str	r3, [r2, #0]
 8004a2e:	e00b      	b.n	8004a48 <HAL_RCC_OscConfig+0xcc>
 8004a30:	4b6f      	ldr	r3, [pc, #444]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a6e      	ldr	r2, [pc, #440]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a3a:	6013      	str	r3, [r2, #0]
 8004a3c:	4b6c      	ldr	r3, [pc, #432]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a6b      	ldr	r2, [pc, #428]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d013      	beq.n	8004a78 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a50:	f7fd fff4 	bl	8002a3c <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a56:	e008      	b.n	8004a6a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a58:	f7fd fff0 	bl	8002a3c <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b64      	cmp	r3, #100	; 0x64
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e21f      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a6a:	4b61      	ldr	r3, [pc, #388]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0f0      	beq.n	8004a58 <HAL_RCC_OscConfig+0xdc>
 8004a76:	e014      	b.n	8004aa2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a78:	f7fd ffe0 	bl	8002a3c <HAL_GetTick>
 8004a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a7e:	e008      	b.n	8004a92 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a80:	f7fd ffdc 	bl	8002a3c <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	2b64      	cmp	r3, #100	; 0x64
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e20b      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a92:	4b57      	ldr	r3, [pc, #348]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1f0      	bne.n	8004a80 <HAL_RCC_OscConfig+0x104>
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d06f      	beq.n	8004b8e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004aae:	4b50      	ldr	r3, [pc, #320]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 030c 	and.w	r3, r3, #12
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d017      	beq.n	8004aea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004aba:	4b4d      	ldr	r3, [pc, #308]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004ac2:	2b08      	cmp	r3, #8
 8004ac4:	d105      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ac6:	4b4a      	ldr	r3, [pc, #296]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00b      	beq.n	8004aea <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ad2:	4b47      	ldr	r3, [pc, #284]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004ada:	2b0c      	cmp	r3, #12
 8004adc:	d11c      	bne.n	8004b18 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ade:	4b44      	ldr	r3, [pc, #272]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d116      	bne.n	8004b18 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aea:	4b41      	ldr	r3, [pc, #260]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d005      	beq.n	8004b02 <HAL_RCC_OscConfig+0x186>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d001      	beq.n	8004b02 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e1d3      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b02:	4b3b      	ldr	r3, [pc, #236]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	4937      	ldr	r1, [pc, #220]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b16:	e03a      	b.n	8004b8e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d020      	beq.n	8004b62 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b20:	4b34      	ldr	r3, [pc, #208]	; (8004bf4 <HAL_RCC_OscConfig+0x278>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b26:	f7fd ff89 	bl	8002a3c <HAL_GetTick>
 8004b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b2c:	e008      	b.n	8004b40 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b2e:	f7fd ff85 	bl	8002a3c <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e1b4      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b40:	4b2b      	ldr	r3, [pc, #172]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0302 	and.w	r3, r3, #2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d0f0      	beq.n	8004b2e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b4c:	4b28      	ldr	r3, [pc, #160]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	00db      	lsls	r3, r3, #3
 8004b5a:	4925      	ldr	r1, [pc, #148]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	600b      	str	r3, [r1, #0]
 8004b60:	e015      	b.n	8004b8e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b62:	4b24      	ldr	r3, [pc, #144]	; (8004bf4 <HAL_RCC_OscConfig+0x278>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b68:	f7fd ff68 	bl	8002a3c <HAL_GetTick>
 8004b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b6e:	e008      	b.n	8004b82 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b70:	f7fd ff64 	bl	8002a3c <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e193      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b82:	4b1b      	ldr	r3, [pc, #108]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1f0      	bne.n	8004b70 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0308 	and.w	r3, r3, #8
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d036      	beq.n	8004c08 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d016      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ba2:	4b15      	ldr	r3, [pc, #84]	; (8004bf8 <HAL_RCC_OscConfig+0x27c>)
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba8:	f7fd ff48 	bl	8002a3c <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bb0:	f7fd ff44 	bl	8002a3c <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e173      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bc2:	4b0b      	ldr	r3, [pc, #44]	; (8004bf0 <HAL_RCC_OscConfig+0x274>)
 8004bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0f0      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x234>
 8004bce:	e01b      	b.n	8004c08 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bd0:	4b09      	ldr	r3, [pc, #36]	; (8004bf8 <HAL_RCC_OscConfig+0x27c>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd6:	f7fd ff31 	bl	8002a3c <HAL_GetTick>
 8004bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bdc:	e00e      	b.n	8004bfc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bde:	f7fd ff2d 	bl	8002a3c <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d907      	bls.n	8004bfc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e15c      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
 8004bf0:	40023800 	.word	0x40023800
 8004bf4:	42470000 	.word	0x42470000
 8004bf8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfc:	4b8a      	ldr	r3, [pc, #552]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1ea      	bne.n	8004bde <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 8097 	beq.w	8004d44 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c16:	2300      	movs	r3, #0
 8004c18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c1a:	4b83      	ldr	r3, [pc, #524]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10f      	bne.n	8004c46 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c26:	2300      	movs	r3, #0
 8004c28:	60bb      	str	r3, [r7, #8]
 8004c2a:	4b7f      	ldr	r3, [pc, #508]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2e:	4a7e      	ldr	r2, [pc, #504]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c34:	6413      	str	r3, [r2, #64]	; 0x40
 8004c36:	4b7c      	ldr	r3, [pc, #496]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c3e:	60bb      	str	r3, [r7, #8]
 8004c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c42:	2301      	movs	r3, #1
 8004c44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c46:	4b79      	ldr	r3, [pc, #484]	; (8004e2c <HAL_RCC_OscConfig+0x4b0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d118      	bne.n	8004c84 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c52:	4b76      	ldr	r3, [pc, #472]	; (8004e2c <HAL_RCC_OscConfig+0x4b0>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a75      	ldr	r2, [pc, #468]	; (8004e2c <HAL_RCC_OscConfig+0x4b0>)
 8004c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c5e:	f7fd feed 	bl	8002a3c <HAL_GetTick>
 8004c62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c64:	e008      	b.n	8004c78 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c66:	f7fd fee9 	bl	8002a3c <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d901      	bls.n	8004c78 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e118      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c78:	4b6c      	ldr	r3, [pc, #432]	; (8004e2c <HAL_RCC_OscConfig+0x4b0>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0f0      	beq.n	8004c66 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d106      	bne.n	8004c9a <HAL_RCC_OscConfig+0x31e>
 8004c8c:	4b66      	ldr	r3, [pc, #408]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c90:	4a65      	ldr	r2, [pc, #404]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004c92:	f043 0301 	orr.w	r3, r3, #1
 8004c96:	6713      	str	r3, [r2, #112]	; 0x70
 8004c98:	e01c      	b.n	8004cd4 <HAL_RCC_OscConfig+0x358>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b05      	cmp	r3, #5
 8004ca0:	d10c      	bne.n	8004cbc <HAL_RCC_OscConfig+0x340>
 8004ca2:	4b61      	ldr	r3, [pc, #388]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca6:	4a60      	ldr	r2, [pc, #384]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004ca8:	f043 0304 	orr.w	r3, r3, #4
 8004cac:	6713      	str	r3, [r2, #112]	; 0x70
 8004cae:	4b5e      	ldr	r3, [pc, #376]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb2:	4a5d      	ldr	r2, [pc, #372]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cb4:	f043 0301 	orr.w	r3, r3, #1
 8004cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8004cba:	e00b      	b.n	8004cd4 <HAL_RCC_OscConfig+0x358>
 8004cbc:	4b5a      	ldr	r3, [pc, #360]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc0:	4a59      	ldr	r2, [pc, #356]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8004cc8:	4b57      	ldr	r3, [pc, #348]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ccc:	4a56      	ldr	r2, [pc, #344]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cce:	f023 0304 	bic.w	r3, r3, #4
 8004cd2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d015      	beq.n	8004d08 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cdc:	f7fd feae 	bl	8002a3c <HAL_GetTick>
 8004ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce2:	e00a      	b.n	8004cfa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ce4:	f7fd feaa 	bl	8002a3c <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e0d7      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cfa:	4b4b      	ldr	r3, [pc, #300]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d0ee      	beq.n	8004ce4 <HAL_RCC_OscConfig+0x368>
 8004d06:	e014      	b.n	8004d32 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d08:	f7fd fe98 	bl	8002a3c <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d10:	f7fd fe94 	bl	8002a3c <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e0c1      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d26:	4b40      	ldr	r3, [pc, #256]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1ee      	bne.n	8004d10 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d32:	7dfb      	ldrb	r3, [r7, #23]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d105      	bne.n	8004d44 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d38:	4b3b      	ldr	r3, [pc, #236]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3c:	4a3a      	ldr	r2, [pc, #232]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004d3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d42:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 80ad 	beq.w	8004ea8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d4e:	4b36      	ldr	r3, [pc, #216]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f003 030c 	and.w	r3, r3, #12
 8004d56:	2b08      	cmp	r3, #8
 8004d58:	d060      	beq.n	8004e1c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d145      	bne.n	8004dee <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d62:	4b33      	ldr	r3, [pc, #204]	; (8004e30 <HAL_RCC_OscConfig+0x4b4>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d68:	f7fd fe68 	bl	8002a3c <HAL_GetTick>
 8004d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d6e:	e008      	b.n	8004d82 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d70:	f7fd fe64 	bl	8002a3c <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d901      	bls.n	8004d82 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e093      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d82:	4b29      	ldr	r3, [pc, #164]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f0      	bne.n	8004d70 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	69da      	ldr	r2, [r3, #28]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	431a      	orrs	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9c:	019b      	lsls	r3, r3, #6
 8004d9e:	431a      	orrs	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da4:	085b      	lsrs	r3, r3, #1
 8004da6:	3b01      	subs	r3, #1
 8004da8:	041b      	lsls	r3, r3, #16
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db0:	061b      	lsls	r3, r3, #24
 8004db2:	431a      	orrs	r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db8:	071b      	lsls	r3, r3, #28
 8004dba:	491b      	ldr	r1, [pc, #108]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dc0:	4b1b      	ldr	r3, [pc, #108]	; (8004e30 <HAL_RCC_OscConfig+0x4b4>)
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc6:	f7fd fe39 	bl	8002a3c <HAL_GetTick>
 8004dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dce:	f7fd fe35 	bl	8002a3c <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e064      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004de0:	4b11      	ldr	r3, [pc, #68]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCC_OscConfig+0x452>
 8004dec:	e05c      	b.n	8004ea8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dee:	4b10      	ldr	r3, [pc, #64]	; (8004e30 <HAL_RCC_OscConfig+0x4b4>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df4:	f7fd fe22 	bl	8002a3c <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dfa:	e008      	b.n	8004e0e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dfc:	f7fd fe1e 	bl	8002a3c <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e04d      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e0e:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <HAL_RCC_OscConfig+0x4ac>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f0      	bne.n	8004dfc <HAL_RCC_OscConfig+0x480>
 8004e1a:	e045      	b.n	8004ea8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	699b      	ldr	r3, [r3, #24]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d107      	bne.n	8004e34 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e040      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
 8004e28:	40023800 	.word	0x40023800
 8004e2c:	40007000 	.word	0x40007000
 8004e30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e34:	4b1f      	ldr	r3, [pc, #124]	; (8004eb4 <HAL_RCC_OscConfig+0x538>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d030      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d129      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d122      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e64:	4013      	ands	r3, r2
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d119      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e7a:	085b      	lsrs	r3, r3, #1
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d10f      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d107      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e9e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d001      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e000      	b.n	8004eaa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3718      	adds	r7, #24
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	40023800 	.word	0x40023800

08004eb8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e041      	b.n	8004f4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d106      	bne.n	8004ee4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fd f9d8 	bl	8002294 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	3304      	adds	r3, #4
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	f000 fef2 	bl	8005ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3708      	adds	r7, #8
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d109      	bne.n	8004f7c <HAL_TIM_PWM_Start+0x24>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	bf14      	ite	ne
 8004f74:	2301      	movne	r3, #1
 8004f76:	2300      	moveq	r3, #0
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	e022      	b.n	8004fc2 <HAL_TIM_PWM_Start+0x6a>
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d109      	bne.n	8004f96 <HAL_TIM_PWM_Start+0x3e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	bf14      	ite	ne
 8004f8e:	2301      	movne	r3, #1
 8004f90:	2300      	moveq	r3, #0
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	e015      	b.n	8004fc2 <HAL_TIM_PWM_Start+0x6a>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d109      	bne.n	8004fb0 <HAL_TIM_PWM_Start+0x58>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	bf14      	ite	ne
 8004fa8:	2301      	movne	r3, #1
 8004faa:	2300      	moveq	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	e008      	b.n	8004fc2 <HAL_TIM_PWM_Start+0x6a>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	bf14      	ite	ne
 8004fbc:	2301      	movne	r3, #1
 8004fbe:	2300      	moveq	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e07c      	b.n	80050c4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d104      	bne.n	8004fda <HAL_TIM_PWM_Start+0x82>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fd8:	e013      	b.n	8005002 <HAL_TIM_PWM_Start+0xaa>
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b04      	cmp	r3, #4
 8004fde:	d104      	bne.n	8004fea <HAL_TIM_PWM_Start+0x92>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fe8:	e00b      	b.n	8005002 <HAL_TIM_PWM_Start+0xaa>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d104      	bne.n	8004ffa <HAL_TIM_PWM_Start+0xa2>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ff8:	e003      	b.n	8005002 <HAL_TIM_PWM_Start+0xaa>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2202      	movs	r2, #2
 8004ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2201      	movs	r2, #1
 8005008:	6839      	ldr	r1, [r7, #0]
 800500a:	4618      	mov	r0, r3
 800500c:	f001 f9e2 	bl	80063d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a2d      	ldr	r2, [pc, #180]	; (80050cc <HAL_TIM_PWM_Start+0x174>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d004      	beq.n	8005024 <HAL_TIM_PWM_Start+0xcc>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a2c      	ldr	r2, [pc, #176]	; (80050d0 <HAL_TIM_PWM_Start+0x178>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d101      	bne.n	8005028 <HAL_TIM_PWM_Start+0xd0>
 8005024:	2301      	movs	r3, #1
 8005026:	e000      	b.n	800502a <HAL_TIM_PWM_Start+0xd2>
 8005028:	2300      	movs	r3, #0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d007      	beq.n	800503e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800503c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a22      	ldr	r2, [pc, #136]	; (80050cc <HAL_TIM_PWM_Start+0x174>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d022      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005050:	d01d      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a1f      	ldr	r2, [pc, #124]	; (80050d4 <HAL_TIM_PWM_Start+0x17c>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d018      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a1d      	ldr	r2, [pc, #116]	; (80050d8 <HAL_TIM_PWM_Start+0x180>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d013      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a1c      	ldr	r2, [pc, #112]	; (80050dc <HAL_TIM_PWM_Start+0x184>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d00e      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a16      	ldr	r2, [pc, #88]	; (80050d0 <HAL_TIM_PWM_Start+0x178>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d009      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a18      	ldr	r2, [pc, #96]	; (80050e0 <HAL_TIM_PWM_Start+0x188>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d004      	beq.n	800508e <HAL_TIM_PWM_Start+0x136>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a16      	ldr	r2, [pc, #88]	; (80050e4 <HAL_TIM_PWM_Start+0x18c>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d111      	bne.n	80050b2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f003 0307 	and.w	r3, r3, #7
 8005098:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2b06      	cmp	r3, #6
 800509e:	d010      	beq.n	80050c2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f042 0201 	orr.w	r2, r2, #1
 80050ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b0:	e007      	b.n	80050c2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0201 	orr.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40010000 	.word	0x40010000
 80050d0:	40010400 	.word	0x40010400
 80050d4:	40000400 	.word	0x40000400
 80050d8:	40000800 	.word	0x40000800
 80050dc:	40000c00 	.word	0x40000c00
 80050e0:	40014000 	.word	0x40014000
 80050e4:	40001800 	.word	0x40001800

080050e8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2200      	movs	r2, #0
 80050f8:	6839      	ldr	r1, [r7, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f001 f96a 	bl	80063d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a2e      	ldr	r2, [pc, #184]	; (80051c0 <HAL_TIM_PWM_Stop+0xd8>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d004      	beq.n	8005114 <HAL_TIM_PWM_Stop+0x2c>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a2d      	ldr	r2, [pc, #180]	; (80051c4 <HAL_TIM_PWM_Stop+0xdc>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d101      	bne.n	8005118 <HAL_TIM_PWM_Stop+0x30>
 8005114:	2301      	movs	r3, #1
 8005116:	e000      	b.n	800511a <HAL_TIM_PWM_Stop+0x32>
 8005118:	2300      	movs	r3, #0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d017      	beq.n	800514e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6a1a      	ldr	r2, [r3, #32]
 8005124:	f241 1311 	movw	r3, #4369	; 0x1111
 8005128:	4013      	ands	r3, r2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10f      	bne.n	800514e <HAL_TIM_PWM_Stop+0x66>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	6a1a      	ldr	r2, [r3, #32]
 8005134:	f240 4344 	movw	r3, #1092	; 0x444
 8005138:	4013      	ands	r3, r2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d107      	bne.n	800514e <HAL_TIM_PWM_Stop+0x66>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800514c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6a1a      	ldr	r2, [r3, #32]
 8005154:	f241 1311 	movw	r3, #4369	; 0x1111
 8005158:	4013      	ands	r3, r2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d10f      	bne.n	800517e <HAL_TIM_PWM_Stop+0x96>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	6a1a      	ldr	r2, [r3, #32]
 8005164:	f240 4344 	movw	r3, #1092	; 0x444
 8005168:	4013      	ands	r3, r2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d107      	bne.n	800517e <HAL_TIM_PWM_Stop+0x96>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0201 	bic.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d104      	bne.n	800518e <HAL_TIM_PWM_Stop+0xa6>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800518c:	e013      	b.n	80051b6 <HAL_TIM_PWM_Stop+0xce>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b04      	cmp	r3, #4
 8005192:	d104      	bne.n	800519e <HAL_TIM_PWM_Stop+0xb6>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800519c:	e00b      	b.n	80051b6 <HAL_TIM_PWM_Stop+0xce>
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d104      	bne.n	80051ae <HAL_TIM_PWM_Stop+0xc6>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051ac:	e003      	b.n	80051b6 <HAL_TIM_PWM_Stop+0xce>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	40010000 	.word	0x40010000
 80051c4:	40010400 	.word	0x40010400

080051c8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e041      	b.n	800525e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d106      	bne.n	80051f4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f7fd f980 	bl	80024f4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	3304      	adds	r3, #4
 8005204:	4619      	mov	r1, r3
 8005206:	4610      	mov	r0, r2
 8005208:	f000 fd6a 	bl	8005ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
	...

08005268 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d104      	bne.n	8005282 <HAL_TIM_IC_Start_IT+0x1a>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800527e:	b2db      	uxtb	r3, r3
 8005280:	e013      	b.n	80052aa <HAL_TIM_IC_Start_IT+0x42>
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	2b04      	cmp	r3, #4
 8005286:	d104      	bne.n	8005292 <HAL_TIM_IC_Start_IT+0x2a>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800528e:	b2db      	uxtb	r3, r3
 8005290:	e00b      	b.n	80052aa <HAL_TIM_IC_Start_IT+0x42>
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b08      	cmp	r3, #8
 8005296:	d104      	bne.n	80052a2 <HAL_TIM_IC_Start_IT+0x3a>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	e003      	b.n	80052aa <HAL_TIM_IC_Start_IT+0x42>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d104      	bne.n	80052bc <HAL_TIM_IC_Start_IT+0x54>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	e013      	b.n	80052e4 <HAL_TIM_IC_Start_IT+0x7c>
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d104      	bne.n	80052cc <HAL_TIM_IC_Start_IT+0x64>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	e00b      	b.n	80052e4 <HAL_TIM_IC_Start_IT+0x7c>
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d104      	bne.n	80052dc <HAL_TIM_IC_Start_IT+0x74>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	e003      	b.n	80052e4 <HAL_TIM_IC_Start_IT+0x7c>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80052e6:	7bfb      	ldrb	r3, [r7, #15]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d102      	bne.n	80052f2 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80052ec:	7bbb      	ldrb	r3, [r7, #14]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d001      	beq.n	80052f6 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e0c7      	b.n	8005486 <HAL_TIM_IC_Start_IT+0x21e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d104      	bne.n	8005306 <HAL_TIM_IC_Start_IT+0x9e>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2202      	movs	r2, #2
 8005300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005304:	e013      	b.n	800532e <HAL_TIM_IC_Start_IT+0xc6>
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	2b04      	cmp	r3, #4
 800530a:	d104      	bne.n	8005316 <HAL_TIM_IC_Start_IT+0xae>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2202      	movs	r2, #2
 8005310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005314:	e00b      	b.n	800532e <HAL_TIM_IC_Start_IT+0xc6>
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	2b08      	cmp	r3, #8
 800531a:	d104      	bne.n	8005326 <HAL_TIM_IC_Start_IT+0xbe>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005324:	e003      	b.n	800532e <HAL_TIM_IC_Start_IT+0xc6>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2202      	movs	r2, #2
 800532a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d104      	bne.n	800533e <HAL_TIM_IC_Start_IT+0xd6>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800533c:	e013      	b.n	8005366 <HAL_TIM_IC_Start_IT+0xfe>
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2b04      	cmp	r3, #4
 8005342:	d104      	bne.n	800534e <HAL_TIM_IC_Start_IT+0xe6>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2202      	movs	r2, #2
 8005348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800534c:	e00b      	b.n	8005366 <HAL_TIM_IC_Start_IT+0xfe>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b08      	cmp	r3, #8
 8005352:	d104      	bne.n	800535e <HAL_TIM_IC_Start_IT+0xf6>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800535c:	e003      	b.n	8005366 <HAL_TIM_IC_Start_IT+0xfe>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2202      	movs	r2, #2
 8005362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b0c      	cmp	r3, #12
 800536a:	d841      	bhi.n	80053f0 <HAL_TIM_IC_Start_IT+0x188>
 800536c:	a201      	add	r2, pc, #4	; (adr r2, 8005374 <HAL_TIM_IC_Start_IT+0x10c>)
 800536e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005372:	bf00      	nop
 8005374:	080053a9 	.word	0x080053a9
 8005378:	080053f1 	.word	0x080053f1
 800537c:	080053f1 	.word	0x080053f1
 8005380:	080053f1 	.word	0x080053f1
 8005384:	080053bb 	.word	0x080053bb
 8005388:	080053f1 	.word	0x080053f1
 800538c:	080053f1 	.word	0x080053f1
 8005390:	080053f1 	.word	0x080053f1
 8005394:	080053cd 	.word	0x080053cd
 8005398:	080053f1 	.word	0x080053f1
 800539c:	080053f1 	.word	0x080053f1
 80053a0:	080053f1 	.word	0x080053f1
 80053a4:	080053df 	.word	0x080053df
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0202 	orr.w	r2, r2, #2
 80053b6:	60da      	str	r2, [r3, #12]
      break;
 80053b8:	e01b      	b.n	80053f2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f042 0204 	orr.w	r2, r2, #4
 80053c8:	60da      	str	r2, [r3, #12]
      break;
 80053ca:	e012      	b.n	80053f2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	68da      	ldr	r2, [r3, #12]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f042 0208 	orr.w	r2, r2, #8
 80053da:	60da      	str	r2, [r3, #12]
      break;
 80053dc:	e009      	b.n	80053f2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68da      	ldr	r2, [r3, #12]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f042 0210 	orr.w	r2, r2, #16
 80053ec:	60da      	str	r2, [r3, #12]
      break;
 80053ee:	e000      	b.n	80053f2 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80053f0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2201      	movs	r2, #1
 80053f8:	6839      	ldr	r1, [r7, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f000 ffea 	bl	80063d4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a22      	ldr	r2, [pc, #136]	; (8005490 <HAL_TIM_IC_Start_IT+0x228>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d022      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005412:	d01d      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a1e      	ldr	r2, [pc, #120]	; (8005494 <HAL_TIM_IC_Start_IT+0x22c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d018      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a1d      	ldr	r2, [pc, #116]	; (8005498 <HAL_TIM_IC_Start_IT+0x230>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d013      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a1b      	ldr	r2, [pc, #108]	; (800549c <HAL_TIM_IC_Start_IT+0x234>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d00e      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a1a      	ldr	r2, [pc, #104]	; (80054a0 <HAL_TIM_IC_Start_IT+0x238>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d009      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a18      	ldr	r2, [pc, #96]	; (80054a4 <HAL_TIM_IC_Start_IT+0x23c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d004      	beq.n	8005450 <HAL_TIM_IC_Start_IT+0x1e8>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a17      	ldr	r2, [pc, #92]	; (80054a8 <HAL_TIM_IC_Start_IT+0x240>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d111      	bne.n	8005474 <HAL_TIM_IC_Start_IT+0x20c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0307 	and.w	r3, r3, #7
 800545a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b06      	cmp	r3, #6
 8005460:	d010      	beq.n	8005484 <HAL_TIM_IC_Start_IT+0x21c>
    {
      __HAL_TIM_ENABLE(htim);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f042 0201 	orr.w	r2, r2, #1
 8005470:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005472:	e007      	b.n	8005484 <HAL_TIM_IC_Start_IT+0x21c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0201 	orr.w	r2, r2, #1
 8005482:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	4618      	mov	r0, r3
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	40010000 	.word	0x40010000
 8005494:	40000400 	.word	0x40000400
 8005498:	40000800 	.word	0x40000800
 800549c:	40000c00 	.word	0x40000c00
 80054a0:	40010400 	.word	0x40010400
 80054a4:	40014000 	.word	0x40014000
 80054a8:	40001800 	.word	0x40001800

080054ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d101      	bne.n	80054c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e097      	b.n	80055f0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d106      	bne.n	80054da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7fc ffbf 	bl	8002458 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2202      	movs	r2, #2
 80054de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	6812      	ldr	r2, [r2, #0]
 80054ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054f0:	f023 0307 	bic.w	r3, r3, #7
 80054f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	3304      	adds	r3, #4
 80054fe:	4619      	mov	r1, r3
 8005500:	4610      	mov	r0, r2
 8005502:	f000 fbed 	bl	8005ce0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800552e:	f023 0303 	bic.w	r3, r3, #3
 8005532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	021b      	lsls	r3, r3, #8
 800553e:	4313      	orrs	r3, r2
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	4313      	orrs	r3, r2
 8005544:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800554c:	f023 030c 	bic.w	r3, r3, #12
 8005550:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005558:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800555c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68da      	ldr	r2, [r3, #12]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	021b      	lsls	r3, r3, #8
 8005568:	4313      	orrs	r3, r2
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	4313      	orrs	r3, r2
 800556e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	011a      	lsls	r2, r3, #4
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	031b      	lsls	r3, r3, #12
 800557c:	4313      	orrs	r3, r2
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	4313      	orrs	r3, r2
 8005582:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800558a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005592:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	4313      	orrs	r3, r2
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3718      	adds	r7, #24
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005608:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005610:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005618:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005620:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d110      	bne.n	800564a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005628:	7bfb      	ldrb	r3, [r7, #15]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d102      	bne.n	8005634 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800562e:	7b7b      	ldrb	r3, [r7, #13]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d001      	beq.n	8005638 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e089      	b.n	800574c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005648:	e031      	b.n	80056ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b04      	cmp	r3, #4
 800564e:	d110      	bne.n	8005672 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005650:	7bbb      	ldrb	r3, [r7, #14]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d102      	bne.n	800565c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005656:	7b3b      	ldrb	r3, [r7, #12]
 8005658:	2b01      	cmp	r3, #1
 800565a:	d001      	beq.n	8005660 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e075      	b.n	800574c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2202      	movs	r2, #2
 800566c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005670:	e01d      	b.n	80056ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005672:	7bfb      	ldrb	r3, [r7, #15]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d108      	bne.n	800568a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005678:	7bbb      	ldrb	r3, [r7, #14]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d105      	bne.n	800568a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800567e:	7b7b      	ldrb	r3, [r7, #13]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d102      	bne.n	800568a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005684:	7b3b      	ldrb	r3, [r7, #12]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d001      	beq.n	800568e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e05e      	b.n	800574c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2202      	movs	r2, #2
 8005692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2202      	movs	r2, #2
 800569a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2202      	movs	r2, #2
 80056a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2202      	movs	r2, #2
 80056aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <HAL_TIM_Encoder_Start_IT+0xc4>
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d010      	beq.n	80056dc <HAL_TIM_Encoder_Start_IT+0xe4>
 80056ba:	e01f      	b.n	80056fc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2201      	movs	r2, #1
 80056c2:	2100      	movs	r1, #0
 80056c4:	4618      	mov	r0, r3
 80056c6:	f000 fe85 	bl	80063d4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68da      	ldr	r2, [r3, #12]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f042 0202 	orr.w	r2, r2, #2
 80056d8:	60da      	str	r2, [r3, #12]
      break;
 80056da:	e02e      	b.n	800573a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2201      	movs	r2, #1
 80056e2:	2104      	movs	r1, #4
 80056e4:	4618      	mov	r0, r3
 80056e6:	f000 fe75 	bl	80063d4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f042 0204 	orr.w	r2, r2, #4
 80056f8:	60da      	str	r2, [r3, #12]
      break;
 80056fa:	e01e      	b.n	800573a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2201      	movs	r2, #1
 8005702:	2100      	movs	r1, #0
 8005704:	4618      	mov	r0, r3
 8005706:	f000 fe65 	bl	80063d4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2201      	movs	r2, #1
 8005710:	2104      	movs	r1, #4
 8005712:	4618      	mov	r0, r3
 8005714:	f000 fe5e 	bl	80063d4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0202 	orr.w	r2, r2, #2
 8005726:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f042 0204 	orr.w	r2, r2, #4
 8005736:	60da      	str	r2, [r3, #12]
      break;
 8005738:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f042 0201 	orr.w	r2, r2, #1
 8005748:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b02      	cmp	r3, #2
 8005768:	d122      	bne.n	80057b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b02      	cmp	r3, #2
 8005776:	d11b      	bne.n	80057b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0202 	mvn.w	r2, #2
 8005780:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	f003 0303 	and.w	r3, r3, #3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f7fb ff20 	bl	80015dc <HAL_TIM_IC_CaptureCallback>
 800579c:	e005      	b.n	80057aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 fa80 	bl	8005ca4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 fa87 	bl	8005cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f003 0304 	and.w	r3, r3, #4
 80057ba:	2b04      	cmp	r3, #4
 80057bc:	d122      	bne.n	8005804 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f003 0304 	and.w	r3, r3, #4
 80057c8:	2b04      	cmp	r3, #4
 80057ca:	d11b      	bne.n	8005804 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f06f 0204 	mvn.w	r2, #4
 80057d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2202      	movs	r2, #2
 80057da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7fb fef6 	bl	80015dc <HAL_TIM_IC_CaptureCallback>
 80057f0:	e005      	b.n	80057fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 fa56 	bl	8005ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 fa5d 	bl	8005cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b08      	cmp	r3, #8
 8005810:	d122      	bne.n	8005858 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f003 0308 	and.w	r3, r3, #8
 800581c:	2b08      	cmp	r3, #8
 800581e:	d11b      	bne.n	8005858 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f06f 0208 	mvn.w	r2, #8
 8005828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2204      	movs	r2, #4
 800582e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	f003 0303 	and.w	r3, r3, #3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7fb fecc 	bl	80015dc <HAL_TIM_IC_CaptureCallback>
 8005844:	e005      	b.n	8005852 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fa2c 	bl	8005ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fa33 	bl	8005cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	f003 0310 	and.w	r3, r3, #16
 8005862:	2b10      	cmp	r3, #16
 8005864:	d122      	bne.n	80058ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	f003 0310 	and.w	r3, r3, #16
 8005870:	2b10      	cmp	r3, #16
 8005872:	d11b      	bne.n	80058ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f06f 0210 	mvn.w	r2, #16
 800587c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2208      	movs	r2, #8
 8005882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	69db      	ldr	r3, [r3, #28]
 800588a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7fb fea2 	bl	80015dc <HAL_TIM_IC_CaptureCallback>
 8005898:	e005      	b.n	80058a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 fa02 	bl	8005ca4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 fa09 	bl	8005cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d10e      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d107      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0201 	mvn.w	r2, #1
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f9dc 	bl	8005c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e2:	2b80      	cmp	r3, #128	; 0x80
 80058e4:	d10e      	bne.n	8005904 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f0:	2b80      	cmp	r3, #128	; 0x80
 80058f2:	d107      	bne.n	8005904 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fe14 	bl	800652c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800590e:	2b40      	cmp	r3, #64	; 0x40
 8005910:	d10e      	bne.n	8005930 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800591c:	2b40      	cmp	r3, #64	; 0x40
 800591e:	d107      	bne.n	8005930 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f9ce 	bl	8005ccc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	f003 0320 	and.w	r3, r3, #32
 800593a:	2b20      	cmp	r3, #32
 800593c:	d10e      	bne.n	800595c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f003 0320 	and.w	r3, r3, #32
 8005948:	2b20      	cmp	r3, #32
 800594a:	d107      	bne.n	800595c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f06f 0220 	mvn.w	r2, #32
 8005954:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 fdde 	bl	8006518 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800595c:	bf00      	nop
 800595e:	3708      	adds	r7, #8
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005976:	2b01      	cmp	r3, #1
 8005978:	d101      	bne.n	800597e <HAL_TIM_IC_ConfigChannel+0x1a>
 800597a:	2302      	movs	r3, #2
 800597c:	e082      	b.n	8005a84 <HAL_TIM_IC_ConfigChannel+0x120>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d11b      	bne.n	80059c4 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6818      	ldr	r0, [r3, #0]
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	6819      	ldr	r1, [r3, #0]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f000 fbf0 	bl	8006180 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699a      	ldr	r2, [r3, #24]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 020c 	bic.w	r2, r2, #12
 80059ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6999      	ldr	r1, [r3, #24]
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	689a      	ldr	r2, [r3, #8]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	430a      	orrs	r2, r1
 80059c0:	619a      	str	r2, [r3, #24]
 80059c2:	e05a      	b.n	8005a7a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b04      	cmp	r3, #4
 80059c8:	d11c      	bne.n	8005a04 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6818      	ldr	r0, [r3, #0]
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	6819      	ldr	r1, [r3, #0]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f000 fc45 	bl	8006268 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	699a      	ldr	r2, [r3, #24]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80059ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6999      	ldr	r1, [r3, #24]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	021a      	lsls	r2, r3, #8
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	619a      	str	r2, [r3, #24]
 8005a02:	e03a      	b.n	8005a7a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b08      	cmp	r3, #8
 8005a08:	d11b      	bne.n	8005a42 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6818      	ldr	r0, [r3, #0]
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	6819      	ldr	r1, [r3, #0]
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	f000 fc62 	bl	80062e2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69da      	ldr	r2, [r3, #28]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 020c 	bic.w	r2, r2, #12
 8005a2c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69d9      	ldr	r1, [r3, #28]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	689a      	ldr	r2, [r3, #8]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	61da      	str	r2, [r3, #28]
 8005a40:	e01b      	b.n	8005a7a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6818      	ldr	r0, [r3, #0]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	6819      	ldr	r1, [r3, #0]
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	685a      	ldr	r2, [r3, #4]
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	f000 fc82 	bl	800635a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	69da      	ldr	r2, [r3, #28]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005a64:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	69d9      	ldr	r1, [r3, #28]
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	021a      	lsls	r2, r3, #8
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d101      	bne.n	8005aa6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005aa2:	2302      	movs	r3, #2
 8005aa4:	e0ac      	b.n	8005c00 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b0c      	cmp	r3, #12
 8005ab2:	f200 809f 	bhi.w	8005bf4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005ab6:	a201      	add	r2, pc, #4	; (adr r2, 8005abc <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005abc:	08005af1 	.word	0x08005af1
 8005ac0:	08005bf5 	.word	0x08005bf5
 8005ac4:	08005bf5 	.word	0x08005bf5
 8005ac8:	08005bf5 	.word	0x08005bf5
 8005acc:	08005b31 	.word	0x08005b31
 8005ad0:	08005bf5 	.word	0x08005bf5
 8005ad4:	08005bf5 	.word	0x08005bf5
 8005ad8:	08005bf5 	.word	0x08005bf5
 8005adc:	08005b73 	.word	0x08005b73
 8005ae0:	08005bf5 	.word	0x08005bf5
 8005ae4:	08005bf5 	.word	0x08005bf5
 8005ae8:	08005bf5 	.word	0x08005bf5
 8005aec:	08005bb3 	.word	0x08005bb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68b9      	ldr	r1, [r7, #8]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f000 f992 	bl	8005e20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	699a      	ldr	r2, [r3, #24]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0208 	orr.w	r2, r2, #8
 8005b0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	699a      	ldr	r2, [r3, #24]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0204 	bic.w	r2, r2, #4
 8005b1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6999      	ldr	r1, [r3, #24]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	691a      	ldr	r2, [r3, #16]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	619a      	str	r2, [r3, #24]
      break;
 8005b2e:	e062      	b.n	8005bf6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68b9      	ldr	r1, [r7, #8]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 f9e2 	bl	8005f00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	699a      	ldr	r2, [r3, #24]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699a      	ldr	r2, [r3, #24]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6999      	ldr	r1, [r3, #24]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	021a      	lsls	r2, r3, #8
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	619a      	str	r2, [r3, #24]
      break;
 8005b70:	e041      	b.n	8005bf6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68b9      	ldr	r1, [r7, #8]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f000 fa37 	bl	8005fec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	69da      	ldr	r2, [r3, #28]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f042 0208 	orr.w	r2, r2, #8
 8005b8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	69da      	ldr	r2, [r3, #28]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0204 	bic.w	r2, r2, #4
 8005b9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	69d9      	ldr	r1, [r3, #28]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	691a      	ldr	r2, [r3, #16]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	61da      	str	r2, [r3, #28]
      break;
 8005bb0:	e021      	b.n	8005bf6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f000 fa8b 	bl	80060d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	69da      	ldr	r2, [r3, #28]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	69da      	ldr	r2, [r3, #28]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	69d9      	ldr	r1, [r3, #28]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	021a      	lsls	r2, r3, #8
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	61da      	str	r2, [r3, #28]
      break;
 8005bf2:	e000      	b.n	8005bf6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005bf4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bfe:	2300      	movs	r3, #0
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
 8005c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b0c      	cmp	r3, #12
 8005c1a:	d831      	bhi.n	8005c80 <HAL_TIM_ReadCapturedValue+0x78>
 8005c1c:	a201      	add	r2, pc, #4	; (adr r2, 8005c24 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c22:	bf00      	nop
 8005c24:	08005c59 	.word	0x08005c59
 8005c28:	08005c81 	.word	0x08005c81
 8005c2c:	08005c81 	.word	0x08005c81
 8005c30:	08005c81 	.word	0x08005c81
 8005c34:	08005c63 	.word	0x08005c63
 8005c38:	08005c81 	.word	0x08005c81
 8005c3c:	08005c81 	.word	0x08005c81
 8005c40:	08005c81 	.word	0x08005c81
 8005c44:	08005c6d 	.word	0x08005c6d
 8005c48:	08005c81 	.word	0x08005c81
 8005c4c:	08005c81 	.word	0x08005c81
 8005c50:	08005c81 	.word	0x08005c81
 8005c54:	08005c77 	.word	0x08005c77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c5e:	60fb      	str	r3, [r7, #12]

      break;
 8005c60:	e00f      	b.n	8005c82 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c68:	60fb      	str	r3, [r7, #12]

      break;
 8005c6a:	e00a      	b.n	8005c82 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c72:	60fb      	str	r3, [r7, #12]

      break;
 8005c74:	e005      	b.n	8005c82 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7c:	60fb      	str	r3, [r7, #12]

      break;
 8005c7e:	e000      	b.n	8005c82 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005c80:	bf00      	nop
  }

  return tmpreg;
 8005c82:	68fb      	ldr	r3, [r7, #12]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cac:	bf00      	nop
 8005cae:	370c      	adds	r7, #12
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr

08005cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a40      	ldr	r2, [pc, #256]	; (8005df4 <TIM_Base_SetConfig+0x114>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d013      	beq.n	8005d20 <TIM_Base_SetConfig+0x40>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cfe:	d00f      	beq.n	8005d20 <TIM_Base_SetConfig+0x40>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a3d      	ldr	r2, [pc, #244]	; (8005df8 <TIM_Base_SetConfig+0x118>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00b      	beq.n	8005d20 <TIM_Base_SetConfig+0x40>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a3c      	ldr	r2, [pc, #240]	; (8005dfc <TIM_Base_SetConfig+0x11c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d007      	beq.n	8005d20 <TIM_Base_SetConfig+0x40>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a3b      	ldr	r2, [pc, #236]	; (8005e00 <TIM_Base_SetConfig+0x120>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d003      	beq.n	8005d20 <TIM_Base_SetConfig+0x40>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a3a      	ldr	r2, [pc, #232]	; (8005e04 <TIM_Base_SetConfig+0x124>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d108      	bne.n	8005d32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a2f      	ldr	r2, [pc, #188]	; (8005df4 <TIM_Base_SetConfig+0x114>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d02b      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d40:	d027      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a2c      	ldr	r2, [pc, #176]	; (8005df8 <TIM_Base_SetConfig+0x118>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d023      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a2b      	ldr	r2, [pc, #172]	; (8005dfc <TIM_Base_SetConfig+0x11c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d01f      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a2a      	ldr	r2, [pc, #168]	; (8005e00 <TIM_Base_SetConfig+0x120>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d01b      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a29      	ldr	r2, [pc, #164]	; (8005e04 <TIM_Base_SetConfig+0x124>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d017      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a28      	ldr	r2, [pc, #160]	; (8005e08 <TIM_Base_SetConfig+0x128>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d013      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a27      	ldr	r2, [pc, #156]	; (8005e0c <TIM_Base_SetConfig+0x12c>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d00f      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a26      	ldr	r2, [pc, #152]	; (8005e10 <TIM_Base_SetConfig+0x130>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d00b      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a25      	ldr	r2, [pc, #148]	; (8005e14 <TIM_Base_SetConfig+0x134>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d007      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a24      	ldr	r2, [pc, #144]	; (8005e18 <TIM_Base_SetConfig+0x138>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d003      	beq.n	8005d92 <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a23      	ldr	r2, [pc, #140]	; (8005e1c <TIM_Base_SetConfig+0x13c>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d108      	bne.n	8005da4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	695b      	ldr	r3, [r3, #20]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a0a      	ldr	r2, [pc, #40]	; (8005df4 <TIM_Base_SetConfig+0x114>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d003      	beq.n	8005dd8 <TIM_Base_SetConfig+0xf8>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a0c      	ldr	r2, [pc, #48]	; (8005e04 <TIM_Base_SetConfig+0x124>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d103      	bne.n	8005de0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	615a      	str	r2, [r3, #20]
}
 8005de6:	bf00      	nop
 8005de8:	3714      	adds	r7, #20
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
 8005df2:	bf00      	nop
 8005df4:	40010000 	.word	0x40010000
 8005df8:	40000400 	.word	0x40000400
 8005dfc:	40000800 	.word	0x40000800
 8005e00:	40000c00 	.word	0x40000c00
 8005e04:	40010400 	.word	0x40010400
 8005e08:	40014000 	.word	0x40014000
 8005e0c:	40014400 	.word	0x40014400
 8005e10:	40014800 	.word	0x40014800
 8005e14:	40001800 	.word	0x40001800
 8005e18:	40001c00 	.word	0x40001c00
 8005e1c:	40002000 	.word	0x40002000

08005e20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	f023 0201 	bic.w	r2, r3, #1
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f023 0303 	bic.w	r3, r3, #3
 8005e56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f023 0302 	bic.w	r3, r3, #2
 8005e68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	697a      	ldr	r2, [r7, #20]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a20      	ldr	r2, [pc, #128]	; (8005ef8 <TIM_OC1_SetConfig+0xd8>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d003      	beq.n	8005e84 <TIM_OC1_SetConfig+0x64>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a1f      	ldr	r2, [pc, #124]	; (8005efc <TIM_OC1_SetConfig+0xdc>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d10c      	bne.n	8005e9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	f023 0308 	bic.w	r3, r3, #8
 8005e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f023 0304 	bic.w	r3, r3, #4
 8005e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a15      	ldr	r2, [pc, #84]	; (8005ef8 <TIM_OC1_SetConfig+0xd8>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d003      	beq.n	8005eae <TIM_OC1_SetConfig+0x8e>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a14      	ldr	r2, [pc, #80]	; (8005efc <TIM_OC1_SetConfig+0xdc>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d111      	bne.n	8005ed2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005eb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	693a      	ldr	r2, [r7, #16]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	699b      	ldr	r3, [r3, #24]
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	621a      	str	r2, [r3, #32]
}
 8005eec:	bf00      	nop
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	40010000 	.word	0x40010000
 8005efc:	40010400 	.word	0x40010400

08005f00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b087      	sub	sp, #28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	f023 0210 	bic.w	r2, r3, #16
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	699b      	ldr	r3, [r3, #24]
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	021b      	lsls	r3, r3, #8
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	f023 0320 	bic.w	r3, r3, #32
 8005f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	4a22      	ldr	r2, [pc, #136]	; (8005fe4 <TIM_OC2_SetConfig+0xe4>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d003      	beq.n	8005f68 <TIM_OC2_SetConfig+0x68>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a21      	ldr	r2, [pc, #132]	; (8005fe8 <TIM_OC2_SetConfig+0xe8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d10d      	bne.n	8005f84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68db      	ldr	r3, [r3, #12]
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a17      	ldr	r2, [pc, #92]	; (8005fe4 <TIM_OC2_SetConfig+0xe4>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d003      	beq.n	8005f94 <TIM_OC2_SetConfig+0x94>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a16      	ldr	r2, [pc, #88]	; (8005fe8 <TIM_OC2_SetConfig+0xe8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d113      	bne.n	8005fbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	40010000 	.word	0x40010000
 8005fe8:	40010400 	.word	0x40010400

08005fec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a1b      	ldr	r3, [r3, #32]
 8006006:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800601a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006034:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	021b      	lsls	r3, r3, #8
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	4313      	orrs	r3, r2
 8006040:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a21      	ldr	r2, [pc, #132]	; (80060cc <TIM_OC3_SetConfig+0xe0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d003      	beq.n	8006052 <TIM_OC3_SetConfig+0x66>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a20      	ldr	r2, [pc, #128]	; (80060d0 <TIM_OC3_SetConfig+0xe4>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d10d      	bne.n	800606e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006058:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	021b      	lsls	r3, r3, #8
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	4313      	orrs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800606c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a16      	ldr	r2, [pc, #88]	; (80060cc <TIM_OC3_SetConfig+0xe0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d003      	beq.n	800607e <TIM_OC3_SetConfig+0x92>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a15      	ldr	r2, [pc, #84]	; (80060d0 <TIM_OC3_SetConfig+0xe4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d113      	bne.n	80060a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800608c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	695b      	ldr	r3, [r3, #20]
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4313      	orrs	r3, r2
 8006098:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	011b      	lsls	r3, r3, #4
 80060a0:	693a      	ldr	r2, [r7, #16]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	621a      	str	r2, [r3, #32]
}
 80060c0:	bf00      	nop
 80060c2:	371c      	adds	r7, #28
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	40010000 	.word	0x40010000
 80060d0:	40010400 	.word	0x40010400

080060d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b087      	sub	sp, #28
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a1b      	ldr	r3, [r3, #32]
 80060e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800610a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	021b      	lsls	r3, r3, #8
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800611e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	031b      	lsls	r3, r3, #12
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	4313      	orrs	r3, r2
 800612a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a12      	ldr	r2, [pc, #72]	; (8006178 <TIM_OC4_SetConfig+0xa4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d003      	beq.n	800613c <TIM_OC4_SetConfig+0x68>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a11      	ldr	r2, [pc, #68]	; (800617c <TIM_OC4_SetConfig+0xa8>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d109      	bne.n	8006150 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006142:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	019b      	lsls	r3, r3, #6
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	4313      	orrs	r3, r2
 800614e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	621a      	str	r2, [r3, #32]
}
 800616a:	bf00      	nop
 800616c:	371c      	adds	r7, #28
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	40010000 	.word	0x40010000
 800617c:	40010400 	.word	0x40010400

08006180 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006180:	b480      	push	{r7}
 8006182:	b087      	sub	sp, #28
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	f023 0201 	bic.w	r2, r3, #1
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6a1b      	ldr	r3, [r3, #32]
 80061a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	4a28      	ldr	r2, [pc, #160]	; (800624c <TIM_TI1_SetConfig+0xcc>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d01b      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b4:	d017      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	4a25      	ldr	r2, [pc, #148]	; (8006250 <TIM_TI1_SetConfig+0xd0>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d013      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	4a24      	ldr	r2, [pc, #144]	; (8006254 <TIM_TI1_SetConfig+0xd4>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d00f      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	4a23      	ldr	r2, [pc, #140]	; (8006258 <TIM_TI1_SetConfig+0xd8>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d00b      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	4a22      	ldr	r2, [pc, #136]	; (800625c <TIM_TI1_SetConfig+0xdc>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d007      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4a21      	ldr	r2, [pc, #132]	; (8006260 <TIM_TI1_SetConfig+0xe0>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d003      	beq.n	80061e6 <TIM_TI1_SetConfig+0x66>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	4a20      	ldr	r2, [pc, #128]	; (8006264 <TIM_TI1_SetConfig+0xe4>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d101      	bne.n	80061ea <TIM_TI1_SetConfig+0x6a>
 80061e6:	2301      	movs	r3, #1
 80061e8:	e000      	b.n	80061ec <TIM_TI1_SetConfig+0x6c>
 80061ea:	2300      	movs	r3, #0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d008      	beq.n	8006202 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f023 0303 	bic.w	r3, r3, #3
 80061f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	617b      	str	r3, [r7, #20]
 8006200:	e003      	b.n	800620a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f043 0301 	orr.w	r3, r3, #1
 8006208:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006210:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	011b      	lsls	r3, r3, #4
 8006216:	b2db      	uxtb	r3, r3
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	4313      	orrs	r3, r2
 800621c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f023 030a 	bic.w	r3, r3, #10
 8006224:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	f003 030a 	and.w	r3, r3, #10
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	697a      	ldr	r2, [r7, #20]
 8006236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	693a      	ldr	r2, [r7, #16]
 800623c:	621a      	str	r2, [r3, #32]
}
 800623e:	bf00      	nop
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	40010000 	.word	0x40010000
 8006250:	40000400 	.word	0x40000400
 8006254:	40000800 	.word	0x40000800
 8006258:	40000c00 	.word	0x40000c00
 800625c:	40010400 	.word	0x40010400
 8006260:	40014000 	.word	0x40014000
 8006264:	40001800 	.word	0x40001800

08006268 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006268:	b480      	push	{r7}
 800626a:	b087      	sub	sp, #28
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
 8006274:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	f023 0210 	bic.w	r2, r3, #16
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006294:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	031b      	lsls	r3, r3, #12
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062ba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80062c4:	693a      	ldr	r2, [r7, #16]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	697a      	ldr	r2, [r7, #20]
 80062ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	621a      	str	r2, [r3, #32]
}
 80062d6:	bf00      	nop
 80062d8:	371c      	adds	r7, #28
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr

080062e2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062e2:	b480      	push	{r7}
 80062e4:	b087      	sub	sp, #28
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	60f8      	str	r0, [r7, #12]
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	607a      	str	r2, [r7, #4]
 80062ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6a1b      	ldr	r3, [r3, #32]
 80062f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	69db      	ldr	r3, [r3, #28]
 8006300:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4313      	orrs	r3, r2
 8006316:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800631e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	011b      	lsls	r3, r3, #4
 8006324:	b2db      	uxtb	r3, r3
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	4313      	orrs	r3, r2
 800632a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006332:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	4313      	orrs	r3, r2
 8006340:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	621a      	str	r2, [r3, #32]
}
 800634e:	bf00      	nop
 8006350:	371c      	adds	r7, #28
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800635a:	b480      	push	{r7}
 800635c:	b087      	sub	sp, #28
 800635e:	af00      	add	r7, sp, #0
 8006360:	60f8      	str	r0, [r7, #12]
 8006362:	60b9      	str	r1, [r7, #8]
 8006364:	607a      	str	r2, [r7, #4]
 8006366:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6a1b      	ldr	r3, [r3, #32]
 800637e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006386:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	021b      	lsls	r3, r3, #8
 800638c:	697a      	ldr	r2, [r7, #20]
 800638e:	4313      	orrs	r3, r2
 8006390:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006398:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	031b      	lsls	r3, r3, #12
 800639e:	b29b      	uxth	r3, r3
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80063ac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	031b      	lsls	r3, r3, #12
 80063b2:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80063b6:	693a      	ldr	r2, [r7, #16]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	621a      	str	r2, [r3, #32]
}
 80063c8:	bf00      	nop
 80063ca:	371c      	adds	r7, #28
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f003 031f 	and.w	r3, r3, #31
 80063e6:	2201      	movs	r2, #1
 80063e8:	fa02 f303 	lsl.w	r3, r2, r3
 80063ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6a1a      	ldr	r2, [r3, #32]
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	43db      	mvns	r3, r3
 80063f6:	401a      	ands	r2, r3
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6a1a      	ldr	r2, [r3, #32]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	f003 031f 	and.w	r3, r3, #31
 8006406:	6879      	ldr	r1, [r7, #4]
 8006408:	fa01 f303 	lsl.w	r3, r1, r3
 800640c:	431a      	orrs	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	621a      	str	r2, [r3, #32]
}
 8006412:	bf00      	nop
 8006414:	371c      	adds	r7, #28
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
	...

08006420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006430:	2b01      	cmp	r3, #1
 8006432:	d101      	bne.n	8006438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006434:	2302      	movs	r3, #2
 8006436:	e05a      	b.n	80064ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a21      	ldr	r2, [pc, #132]	; (80064fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d022      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006484:	d01d      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a1d      	ldr	r2, [pc, #116]	; (8006500 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d018      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a1b      	ldr	r2, [pc, #108]	; (8006504 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d013      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a1a      	ldr	r2, [pc, #104]	; (8006508 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00e      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a18      	ldr	r2, [pc, #96]	; (800650c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a17      	ldr	r2, [pc, #92]	; (8006510 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a15      	ldr	r2, [pc, #84]	; (8006514 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10c      	bne.n	80064dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	40010000 	.word	0x40010000
 8006500:	40000400 	.word	0x40000400
 8006504:	40000800 	.word	0x40000800
 8006508:	40000c00 	.word	0x40000c00
 800650c:	40010400 	.word	0x40010400
 8006510:	40014000 	.word	0x40014000
 8006514:	40001800 	.word	0x40001800

08006518 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e03f      	b.n	80065d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d106      	bne.n	800656c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7fb ff02 	bl	8002370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2224      	movs	r2, #36	; 0x24
 8006570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68da      	ldr	r2, [r3, #12]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006582:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f9a7 	bl	80068d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	691a      	ldr	r2, [r3, #16]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006598:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	695a      	ldr	r2, [r3, #20]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68da      	ldr	r2, [r3, #12]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2220      	movs	r2, #32
 80065c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2220      	movs	r2, #32
 80065cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b08a      	sub	sp, #40	; 0x28
 80065de:	af02      	add	r7, sp, #8
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	603b      	str	r3, [r7, #0]
 80065e6:	4613      	mov	r3, r2
 80065e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b20      	cmp	r3, #32
 80065f8:	d17c      	bne.n	80066f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d002      	beq.n	8006606 <HAL_UART_Transmit+0x2c>
 8006600:	88fb      	ldrh	r3, [r7, #6]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e075      	b.n	80066f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_UART_Transmit+0x3e>
 8006614:	2302      	movs	r3, #2
 8006616:	e06e      	b.n	80066f6 <HAL_UART_Transmit+0x11c>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2221      	movs	r2, #33	; 0x21
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800662e:	f7fc fa05 	bl	8002a3c <HAL_GetTick>
 8006632:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	88fa      	ldrh	r2, [r7, #6]
 8006638:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	88fa      	ldrh	r2, [r7, #6]
 800663e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006648:	d108      	bne.n	800665c <HAL_UART_Transmit+0x82>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d104      	bne.n	800665c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006652:	2300      	movs	r3, #0
 8006654:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	61bb      	str	r3, [r7, #24]
 800665a:	e003      	b.n	8006664 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006660:	2300      	movs	r3, #0
 8006662:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800666c:	e02a      	b.n	80066c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	9300      	str	r3, [sp, #0]
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2200      	movs	r2, #0
 8006676:	2180      	movs	r1, #128	; 0x80
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f000 f8e2 	bl	8006842 <UART_WaitOnFlagUntilTimeout>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d001      	beq.n	8006688 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e036      	b.n	80066f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10b      	bne.n	80066a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	881b      	ldrh	r3, [r3, #0]
 8006692:	461a      	mov	r2, r3
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800669c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	3302      	adds	r3, #2
 80066a2:	61bb      	str	r3, [r7, #24]
 80066a4:	e007      	b.n	80066b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	781a      	ldrb	r2, [r3, #0]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	3301      	adds	r3, #1
 80066b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1cf      	bne.n	800666e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	2200      	movs	r2, #0
 80066d6:	2140      	movs	r1, #64	; 0x40
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f000 f8b2 	bl	8006842 <UART_WaitOnFlagUntilTimeout>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e006      	b.n	80066f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	e000      	b.n	80066f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80066f4:	2302      	movs	r3, #2
  }
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3720      	adds	r7, #32
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}

080066fe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b08a      	sub	sp, #40	; 0x28
 8006702:	af02      	add	r7, sp, #8
 8006704:	60f8      	str	r0, [r7, #12]
 8006706:	60b9      	str	r1, [r7, #8]
 8006708:	603b      	str	r3, [r7, #0]
 800670a:	4613      	mov	r3, r2
 800670c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800670e:	2300      	movs	r3, #0
 8006710:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b20      	cmp	r3, #32
 800671c:	f040 808c 	bne.w	8006838 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d002      	beq.n	800672c <HAL_UART_Receive+0x2e>
 8006726:	88fb      	ldrh	r3, [r7, #6]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	e084      	b.n	800683a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_UART_Receive+0x40>
 800673a:	2302      	movs	r3, #2
 800673c:	e07d      	b.n	800683a <HAL_UART_Receive+0x13c>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2222      	movs	r2, #34	; 0x22
 8006750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800675a:	f7fc f96f 	bl	8002a3c <HAL_GetTick>
 800675e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	88fa      	ldrh	r2, [r7, #6]
 8006764:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	88fa      	ldrh	r2, [r7, #6]
 800676a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006774:	d108      	bne.n	8006788 <HAL_UART_Receive+0x8a>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d104      	bne.n	8006788 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800677e:	2300      	movs	r3, #0
 8006780:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	61bb      	str	r3, [r7, #24]
 8006786:	e003      	b.n	8006790 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800678c:	2300      	movs	r3, #0
 800678e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006798:	e043      	b.n	8006822 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2200      	movs	r2, #0
 80067a2:	2120      	movs	r1, #32
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 f84c 	bl	8006842 <UART_WaitOnFlagUntilTimeout>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d001      	beq.n	80067b4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e042      	b.n	800683a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d10c      	bne.n	80067d4 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	3302      	adds	r3, #2
 80067d0:	61bb      	str	r3, [r7, #24]
 80067d2:	e01f      	b.n	8006814 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067dc:	d007      	beq.n	80067ee <HAL_UART_Receive+0xf0>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10a      	bne.n	80067fc <HAL_UART_Receive+0xfe>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d106      	bne.n	80067fc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	b2da      	uxtb	r2, r3
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	701a      	strb	r2, [r3, #0]
 80067fa:	e008      	b.n	800680e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	b2db      	uxtb	r3, r3
 8006804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006808:	b2da      	uxtb	r2, r3
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	3301      	adds	r3, #1
 8006812:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006818:	b29b      	uxth	r3, r3
 800681a:	3b01      	subs	r3, #1
 800681c:	b29a      	uxth	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1b6      	bne.n	800679a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8006834:	2300      	movs	r3, #0
 8006836:	e000      	b.n	800683a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8006838:	2302      	movs	r3, #2
  }
}
 800683a:	4618      	mov	r0, r3
 800683c:	3720      	adds	r7, #32
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}

08006842 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006842:	b580      	push	{r7, lr}
 8006844:	b084      	sub	sp, #16
 8006846:	af00      	add	r7, sp, #0
 8006848:	60f8      	str	r0, [r7, #12]
 800684a:	60b9      	str	r1, [r7, #8]
 800684c:	603b      	str	r3, [r7, #0]
 800684e:	4613      	mov	r3, r2
 8006850:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006852:	e02c      	b.n	80068ae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685a:	d028      	beq.n	80068ae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <UART_WaitOnFlagUntilTimeout+0x30>
 8006862:	f7fc f8eb 	bl	8002a3c <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	69ba      	ldr	r2, [r7, #24]
 800686e:	429a      	cmp	r2, r3
 8006870:	d21d      	bcs.n	80068ae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68da      	ldr	r2, [r3, #12]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006880:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	695a      	ldr	r2, [r3, #20]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f022 0201 	bic.w	r2, r2, #1
 8006890:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2220      	movs	r2, #32
 8006896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2220      	movs	r2, #32
 800689e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e00f      	b.n	80068ce <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	4013      	ands	r3, r2
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	429a      	cmp	r2, r3
 80068bc:	bf0c      	ite	eq
 80068be:	2301      	moveq	r3, #1
 80068c0:	2300      	movne	r3, #0
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	461a      	mov	r2, r3
 80068c6:	79fb      	ldrb	r3, [r7, #7]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d0c3      	beq.n	8006854 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
	...

080068d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068dc:	b0c0      	sub	sp, #256	; 0x100
 80068de:	af00      	add	r7, sp, #0
 80068e0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80068f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068f4:	68d9      	ldr	r1, [r3, #12]
 80068f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	ea40 0301 	orr.w	r3, r0, r1
 8006900:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006906:	689a      	ldr	r2, [r3, #8]
 8006908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	431a      	orrs	r2, r3
 8006910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006914:	695b      	ldr	r3, [r3, #20]
 8006916:	431a      	orrs	r2, r3
 8006918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	4313      	orrs	r3, r2
 8006920:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006930:	f021 010c 	bic.w	r1, r1, #12
 8006934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800693e:	430b      	orrs	r3, r1
 8006940:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800694e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006952:	6999      	ldr	r1, [r3, #24]
 8006954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	ea40 0301 	orr.w	r3, r0, r1
 800695e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	4b8f      	ldr	r3, [pc, #572]	; (8006ba4 <UART_SetConfig+0x2cc>)
 8006968:	429a      	cmp	r2, r3
 800696a:	d005      	beq.n	8006978 <UART_SetConfig+0xa0>
 800696c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	4b8d      	ldr	r3, [pc, #564]	; (8006ba8 <UART_SetConfig+0x2d0>)
 8006974:	429a      	cmp	r2, r3
 8006976:	d104      	bne.n	8006982 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006978:	f7fd fdbc 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 800697c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006980:	e003      	b.n	800698a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006982:	f7fd fda3 	bl	80044cc <HAL_RCC_GetPCLK1Freq>
 8006986:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800698a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800698e:	69db      	ldr	r3, [r3, #28]
 8006990:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006994:	f040 810c 	bne.w	8006bb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006998:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800699c:	2200      	movs	r2, #0
 800699e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069aa:	4622      	mov	r2, r4
 80069ac:	462b      	mov	r3, r5
 80069ae:	1891      	adds	r1, r2, r2
 80069b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80069b2:	415b      	adcs	r3, r3
 80069b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80069ba:	4621      	mov	r1, r4
 80069bc:	eb12 0801 	adds.w	r8, r2, r1
 80069c0:	4629      	mov	r1, r5
 80069c2:	eb43 0901 	adc.w	r9, r3, r1
 80069c6:	f04f 0200 	mov.w	r2, #0
 80069ca:	f04f 0300 	mov.w	r3, #0
 80069ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069da:	4690      	mov	r8, r2
 80069dc:	4699      	mov	r9, r3
 80069de:	4623      	mov	r3, r4
 80069e0:	eb18 0303 	adds.w	r3, r8, r3
 80069e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80069e8:	462b      	mov	r3, r5
 80069ea:	eb49 0303 	adc.w	r3, r9, r3
 80069ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80069f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80069fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a06:	460b      	mov	r3, r1
 8006a08:	18db      	adds	r3, r3, r3
 8006a0a:	653b      	str	r3, [r7, #80]	; 0x50
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	eb42 0303 	adc.w	r3, r2, r3
 8006a12:	657b      	str	r3, [r7, #84]	; 0x54
 8006a14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a1c:	f7fa f954 	bl	8000cc8 <__aeabi_uldivmod>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	4b61      	ldr	r3, [pc, #388]	; (8006bac <UART_SetConfig+0x2d4>)
 8006a26:	fba3 2302 	umull	r2, r3, r3, r2
 8006a2a:	095b      	lsrs	r3, r3, #5
 8006a2c:	011c      	lsls	r4, r3, #4
 8006a2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a32:	2200      	movs	r2, #0
 8006a34:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a38:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006a3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006a40:	4642      	mov	r2, r8
 8006a42:	464b      	mov	r3, r9
 8006a44:	1891      	adds	r1, r2, r2
 8006a46:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a48:	415b      	adcs	r3, r3
 8006a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a50:	4641      	mov	r1, r8
 8006a52:	eb12 0a01 	adds.w	sl, r2, r1
 8006a56:	4649      	mov	r1, r9
 8006a58:	eb43 0b01 	adc.w	fp, r3, r1
 8006a5c:	f04f 0200 	mov.w	r2, #0
 8006a60:	f04f 0300 	mov.w	r3, #0
 8006a64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a70:	4692      	mov	sl, r2
 8006a72:	469b      	mov	fp, r3
 8006a74:	4643      	mov	r3, r8
 8006a76:	eb1a 0303 	adds.w	r3, sl, r3
 8006a7a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a7e:	464b      	mov	r3, r9
 8006a80:	eb4b 0303 	adc.w	r3, fp, r3
 8006a84:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a94:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006a98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	18db      	adds	r3, r3, r3
 8006aa0:	643b      	str	r3, [r7, #64]	; 0x40
 8006aa2:	4613      	mov	r3, r2
 8006aa4:	eb42 0303 	adc.w	r3, r2, r3
 8006aa8:	647b      	str	r3, [r7, #68]	; 0x44
 8006aaa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006aae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006ab2:	f7fa f909 	bl	8000cc8 <__aeabi_uldivmod>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	4611      	mov	r1, r2
 8006abc:	4b3b      	ldr	r3, [pc, #236]	; (8006bac <UART_SetConfig+0x2d4>)
 8006abe:	fba3 2301 	umull	r2, r3, r3, r1
 8006ac2:	095b      	lsrs	r3, r3, #5
 8006ac4:	2264      	movs	r2, #100	; 0x64
 8006ac6:	fb02 f303 	mul.w	r3, r2, r3
 8006aca:	1acb      	subs	r3, r1, r3
 8006acc:	00db      	lsls	r3, r3, #3
 8006ace:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006ad2:	4b36      	ldr	r3, [pc, #216]	; (8006bac <UART_SetConfig+0x2d4>)
 8006ad4:	fba3 2302 	umull	r2, r3, r3, r2
 8006ad8:	095b      	lsrs	r3, r3, #5
 8006ada:	005b      	lsls	r3, r3, #1
 8006adc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ae0:	441c      	add	r4, r3
 8006ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006aec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006af0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006af4:	4642      	mov	r2, r8
 8006af6:	464b      	mov	r3, r9
 8006af8:	1891      	adds	r1, r2, r2
 8006afa:	63b9      	str	r1, [r7, #56]	; 0x38
 8006afc:	415b      	adcs	r3, r3
 8006afe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b04:	4641      	mov	r1, r8
 8006b06:	1851      	adds	r1, r2, r1
 8006b08:	6339      	str	r1, [r7, #48]	; 0x30
 8006b0a:	4649      	mov	r1, r9
 8006b0c:	414b      	adcs	r3, r1
 8006b0e:	637b      	str	r3, [r7, #52]	; 0x34
 8006b10:	f04f 0200 	mov.w	r2, #0
 8006b14:	f04f 0300 	mov.w	r3, #0
 8006b18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b1c:	4659      	mov	r1, fp
 8006b1e:	00cb      	lsls	r3, r1, #3
 8006b20:	4651      	mov	r1, sl
 8006b22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b26:	4651      	mov	r1, sl
 8006b28:	00ca      	lsls	r2, r1, #3
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	4603      	mov	r3, r0
 8006b30:	4642      	mov	r2, r8
 8006b32:	189b      	adds	r3, r3, r2
 8006b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b38:	464b      	mov	r3, r9
 8006b3a:	460a      	mov	r2, r1
 8006b3c:	eb42 0303 	adc.w	r3, r2, r3
 8006b40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b50:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006b58:	460b      	mov	r3, r1
 8006b5a:	18db      	adds	r3, r3, r3
 8006b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b5e:	4613      	mov	r3, r2
 8006b60:	eb42 0303 	adc.w	r3, r2, r3
 8006b64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006b6e:	f7fa f8ab 	bl	8000cc8 <__aeabi_uldivmod>
 8006b72:	4602      	mov	r2, r0
 8006b74:	460b      	mov	r3, r1
 8006b76:	4b0d      	ldr	r3, [pc, #52]	; (8006bac <UART_SetConfig+0x2d4>)
 8006b78:	fba3 1302 	umull	r1, r3, r3, r2
 8006b7c:	095b      	lsrs	r3, r3, #5
 8006b7e:	2164      	movs	r1, #100	; 0x64
 8006b80:	fb01 f303 	mul.w	r3, r1, r3
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	00db      	lsls	r3, r3, #3
 8006b88:	3332      	adds	r3, #50	; 0x32
 8006b8a:	4a08      	ldr	r2, [pc, #32]	; (8006bac <UART_SetConfig+0x2d4>)
 8006b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b90:	095b      	lsrs	r3, r3, #5
 8006b92:	f003 0207 	and.w	r2, r3, #7
 8006b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4422      	add	r2, r4
 8006b9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ba0:	e105      	b.n	8006dae <UART_SetConfig+0x4d6>
 8006ba2:	bf00      	nop
 8006ba4:	40011000 	.word	0x40011000
 8006ba8:	40011400 	.word	0x40011400
 8006bac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006bba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006bbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006bc2:	4642      	mov	r2, r8
 8006bc4:	464b      	mov	r3, r9
 8006bc6:	1891      	adds	r1, r2, r2
 8006bc8:	6239      	str	r1, [r7, #32]
 8006bca:	415b      	adcs	r3, r3
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
 8006bce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bd2:	4641      	mov	r1, r8
 8006bd4:	1854      	adds	r4, r2, r1
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	eb43 0501 	adc.w	r5, r3, r1
 8006bdc:	f04f 0200 	mov.w	r2, #0
 8006be0:	f04f 0300 	mov.w	r3, #0
 8006be4:	00eb      	lsls	r3, r5, #3
 8006be6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006bea:	00e2      	lsls	r2, r4, #3
 8006bec:	4614      	mov	r4, r2
 8006bee:	461d      	mov	r5, r3
 8006bf0:	4643      	mov	r3, r8
 8006bf2:	18e3      	adds	r3, r4, r3
 8006bf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006bf8:	464b      	mov	r3, r9
 8006bfa:	eb45 0303 	adc.w	r3, r5, r3
 8006bfe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c0e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c12:	f04f 0200 	mov.w	r2, #0
 8006c16:	f04f 0300 	mov.w	r3, #0
 8006c1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c1e:	4629      	mov	r1, r5
 8006c20:	008b      	lsls	r3, r1, #2
 8006c22:	4621      	mov	r1, r4
 8006c24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c28:	4621      	mov	r1, r4
 8006c2a:	008a      	lsls	r2, r1, #2
 8006c2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c30:	f7fa f84a 	bl	8000cc8 <__aeabi_uldivmod>
 8006c34:	4602      	mov	r2, r0
 8006c36:	460b      	mov	r3, r1
 8006c38:	4b60      	ldr	r3, [pc, #384]	; (8006dbc <UART_SetConfig+0x4e4>)
 8006c3a:	fba3 2302 	umull	r2, r3, r3, r2
 8006c3e:	095b      	lsrs	r3, r3, #5
 8006c40:	011c      	lsls	r4, r3, #4
 8006c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c4c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006c54:	4642      	mov	r2, r8
 8006c56:	464b      	mov	r3, r9
 8006c58:	1891      	adds	r1, r2, r2
 8006c5a:	61b9      	str	r1, [r7, #24]
 8006c5c:	415b      	adcs	r3, r3
 8006c5e:	61fb      	str	r3, [r7, #28]
 8006c60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c64:	4641      	mov	r1, r8
 8006c66:	1851      	adds	r1, r2, r1
 8006c68:	6139      	str	r1, [r7, #16]
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	414b      	adcs	r3, r1
 8006c6e:	617b      	str	r3, [r7, #20]
 8006c70:	f04f 0200 	mov.w	r2, #0
 8006c74:	f04f 0300 	mov.w	r3, #0
 8006c78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c7c:	4659      	mov	r1, fp
 8006c7e:	00cb      	lsls	r3, r1, #3
 8006c80:	4651      	mov	r1, sl
 8006c82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c86:	4651      	mov	r1, sl
 8006c88:	00ca      	lsls	r2, r1, #3
 8006c8a:	4610      	mov	r0, r2
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	4603      	mov	r3, r0
 8006c90:	4642      	mov	r2, r8
 8006c92:	189b      	adds	r3, r3, r2
 8006c94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006c98:	464b      	mov	r3, r9
 8006c9a:	460a      	mov	r2, r1
 8006c9c:	eb42 0303 	adc.w	r3, r2, r3
 8006ca0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cae:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006cbc:	4649      	mov	r1, r9
 8006cbe:	008b      	lsls	r3, r1, #2
 8006cc0:	4641      	mov	r1, r8
 8006cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cc6:	4641      	mov	r1, r8
 8006cc8:	008a      	lsls	r2, r1, #2
 8006cca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006cce:	f7f9 fffb 	bl	8000cc8 <__aeabi_uldivmod>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	4b39      	ldr	r3, [pc, #228]	; (8006dbc <UART_SetConfig+0x4e4>)
 8006cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006cdc:	095b      	lsrs	r3, r3, #5
 8006cde:	2164      	movs	r1, #100	; 0x64
 8006ce0:	fb01 f303 	mul.w	r3, r1, r3
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	011b      	lsls	r3, r3, #4
 8006ce8:	3332      	adds	r3, #50	; 0x32
 8006cea:	4a34      	ldr	r2, [pc, #208]	; (8006dbc <UART_SetConfig+0x4e4>)
 8006cec:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf0:	095b      	lsrs	r3, r3, #5
 8006cf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cf6:	441c      	add	r4, r3
 8006cf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	673b      	str	r3, [r7, #112]	; 0x70
 8006d00:	677a      	str	r2, [r7, #116]	; 0x74
 8006d02:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d06:	4642      	mov	r2, r8
 8006d08:	464b      	mov	r3, r9
 8006d0a:	1891      	adds	r1, r2, r2
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	415b      	adcs	r3, r3
 8006d10:	60fb      	str	r3, [r7, #12]
 8006d12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d16:	4641      	mov	r1, r8
 8006d18:	1851      	adds	r1, r2, r1
 8006d1a:	6039      	str	r1, [r7, #0]
 8006d1c:	4649      	mov	r1, r9
 8006d1e:	414b      	adcs	r3, r1
 8006d20:	607b      	str	r3, [r7, #4]
 8006d22:	f04f 0200 	mov.w	r2, #0
 8006d26:	f04f 0300 	mov.w	r3, #0
 8006d2a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d2e:	4659      	mov	r1, fp
 8006d30:	00cb      	lsls	r3, r1, #3
 8006d32:	4651      	mov	r1, sl
 8006d34:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d38:	4651      	mov	r1, sl
 8006d3a:	00ca      	lsls	r2, r1, #3
 8006d3c:	4610      	mov	r0, r2
 8006d3e:	4619      	mov	r1, r3
 8006d40:	4603      	mov	r3, r0
 8006d42:	4642      	mov	r2, r8
 8006d44:	189b      	adds	r3, r3, r2
 8006d46:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d48:	464b      	mov	r3, r9
 8006d4a:	460a      	mov	r2, r1
 8006d4c:	eb42 0303 	adc.w	r3, r2, r3
 8006d50:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	663b      	str	r3, [r7, #96]	; 0x60
 8006d5c:	667a      	str	r2, [r7, #100]	; 0x64
 8006d5e:	f04f 0200 	mov.w	r2, #0
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006d6a:	4649      	mov	r1, r9
 8006d6c:	008b      	lsls	r3, r1, #2
 8006d6e:	4641      	mov	r1, r8
 8006d70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d74:	4641      	mov	r1, r8
 8006d76:	008a      	lsls	r2, r1, #2
 8006d78:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006d7c:	f7f9 ffa4 	bl	8000cc8 <__aeabi_uldivmod>
 8006d80:	4602      	mov	r2, r0
 8006d82:	460b      	mov	r3, r1
 8006d84:	4b0d      	ldr	r3, [pc, #52]	; (8006dbc <UART_SetConfig+0x4e4>)
 8006d86:	fba3 1302 	umull	r1, r3, r3, r2
 8006d8a:	095b      	lsrs	r3, r3, #5
 8006d8c:	2164      	movs	r1, #100	; 0x64
 8006d8e:	fb01 f303 	mul.w	r3, r1, r3
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	011b      	lsls	r3, r3, #4
 8006d96:	3332      	adds	r3, #50	; 0x32
 8006d98:	4a08      	ldr	r2, [pc, #32]	; (8006dbc <UART_SetConfig+0x4e4>)
 8006d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9e:	095b      	lsrs	r3, r3, #5
 8006da0:	f003 020f 	and.w	r2, r3, #15
 8006da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4422      	add	r2, r4
 8006dac:	609a      	str	r2, [r3, #8]
}
 8006dae:	bf00      	nop
 8006db0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006db4:	46bd      	mov	sp, r7
 8006db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dba:	bf00      	nop
 8006dbc:	51eb851f 	.word	0x51eb851f

08006dc0 <atoi>:
 8006dc0:	220a      	movs	r2, #10
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	f000 bd3e 	b.w	8007844 <strtol>

08006dc8 <__errno>:
 8006dc8:	4b01      	ldr	r3, [pc, #4]	; (8006dd0 <__errno+0x8>)
 8006dca:	6818      	ldr	r0, [r3, #0]
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop
 8006dd0:	2000001c 	.word	0x2000001c

08006dd4 <__libc_init_array>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	4d0d      	ldr	r5, [pc, #52]	; (8006e0c <__libc_init_array+0x38>)
 8006dd8:	4c0d      	ldr	r4, [pc, #52]	; (8006e10 <__libc_init_array+0x3c>)
 8006dda:	1b64      	subs	r4, r4, r5
 8006ddc:	10a4      	asrs	r4, r4, #2
 8006dde:	2600      	movs	r6, #0
 8006de0:	42a6      	cmp	r6, r4
 8006de2:	d109      	bne.n	8006df8 <__libc_init_array+0x24>
 8006de4:	4d0b      	ldr	r5, [pc, #44]	; (8006e14 <__libc_init_array+0x40>)
 8006de6:	4c0c      	ldr	r4, [pc, #48]	; (8006e18 <__libc_init_array+0x44>)
 8006de8:	f002 ff8e 	bl	8009d08 <_init>
 8006dec:	1b64      	subs	r4, r4, r5
 8006dee:	10a4      	asrs	r4, r4, #2
 8006df0:	2600      	movs	r6, #0
 8006df2:	42a6      	cmp	r6, r4
 8006df4:	d105      	bne.n	8006e02 <__libc_init_array+0x2e>
 8006df6:	bd70      	pop	{r4, r5, r6, pc}
 8006df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dfc:	4798      	blx	r3
 8006dfe:	3601      	adds	r6, #1
 8006e00:	e7ee      	b.n	8006de0 <__libc_init_array+0xc>
 8006e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e06:	4798      	blx	r3
 8006e08:	3601      	adds	r6, #1
 8006e0a:	e7f2      	b.n	8006df2 <__libc_init_array+0x1e>
 8006e0c:	0800a1f4 	.word	0x0800a1f4
 8006e10:	0800a1f4 	.word	0x0800a1f4
 8006e14:	0800a1f4 	.word	0x0800a1f4
 8006e18:	0800a1f8 	.word	0x0800a1f8

08006e1c <memset>:
 8006e1c:	4402      	add	r2, r0
 8006e1e:	4603      	mov	r3, r0
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d100      	bne.n	8006e26 <memset+0xa>
 8006e24:	4770      	bx	lr
 8006e26:	f803 1b01 	strb.w	r1, [r3], #1
 8006e2a:	e7f9      	b.n	8006e20 <memset+0x4>

08006e2c <__cvt>:
 8006e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e30:	ec55 4b10 	vmov	r4, r5, d0
 8006e34:	2d00      	cmp	r5, #0
 8006e36:	460e      	mov	r6, r1
 8006e38:	4619      	mov	r1, r3
 8006e3a:	462b      	mov	r3, r5
 8006e3c:	bfbb      	ittet	lt
 8006e3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e42:	461d      	movlt	r5, r3
 8006e44:	2300      	movge	r3, #0
 8006e46:	232d      	movlt	r3, #45	; 0x2d
 8006e48:	700b      	strb	r3, [r1, #0]
 8006e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e50:	4691      	mov	r9, r2
 8006e52:	f023 0820 	bic.w	r8, r3, #32
 8006e56:	bfbc      	itt	lt
 8006e58:	4622      	movlt	r2, r4
 8006e5a:	4614      	movlt	r4, r2
 8006e5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e60:	d005      	beq.n	8006e6e <__cvt+0x42>
 8006e62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006e66:	d100      	bne.n	8006e6a <__cvt+0x3e>
 8006e68:	3601      	adds	r6, #1
 8006e6a:	2102      	movs	r1, #2
 8006e6c:	e000      	b.n	8006e70 <__cvt+0x44>
 8006e6e:	2103      	movs	r1, #3
 8006e70:	ab03      	add	r3, sp, #12
 8006e72:	9301      	str	r3, [sp, #4]
 8006e74:	ab02      	add	r3, sp, #8
 8006e76:	9300      	str	r3, [sp, #0]
 8006e78:	ec45 4b10 	vmov	d0, r4, r5
 8006e7c:	4653      	mov	r3, sl
 8006e7e:	4632      	mov	r2, r6
 8006e80:	f000 fd76 	bl	8007970 <_dtoa_r>
 8006e84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e88:	4607      	mov	r7, r0
 8006e8a:	d102      	bne.n	8006e92 <__cvt+0x66>
 8006e8c:	f019 0f01 	tst.w	r9, #1
 8006e90:	d022      	beq.n	8006ed8 <__cvt+0xac>
 8006e92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006e96:	eb07 0906 	add.w	r9, r7, r6
 8006e9a:	d110      	bne.n	8006ebe <__cvt+0x92>
 8006e9c:	783b      	ldrb	r3, [r7, #0]
 8006e9e:	2b30      	cmp	r3, #48	; 0x30
 8006ea0:	d10a      	bne.n	8006eb8 <__cvt+0x8c>
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	f7f9 fe2d 	bl	8000b08 <__aeabi_dcmpeq>
 8006eae:	b918      	cbnz	r0, 8006eb8 <__cvt+0x8c>
 8006eb0:	f1c6 0601 	rsb	r6, r6, #1
 8006eb4:	f8ca 6000 	str.w	r6, [sl]
 8006eb8:	f8da 3000 	ldr.w	r3, [sl]
 8006ebc:	4499      	add	r9, r3
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	4629      	mov	r1, r5
 8006ec6:	f7f9 fe1f 	bl	8000b08 <__aeabi_dcmpeq>
 8006eca:	b108      	cbz	r0, 8006ed0 <__cvt+0xa4>
 8006ecc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ed0:	2230      	movs	r2, #48	; 0x30
 8006ed2:	9b03      	ldr	r3, [sp, #12]
 8006ed4:	454b      	cmp	r3, r9
 8006ed6:	d307      	bcc.n	8006ee8 <__cvt+0xbc>
 8006ed8:	9b03      	ldr	r3, [sp, #12]
 8006eda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006edc:	1bdb      	subs	r3, r3, r7
 8006ede:	4638      	mov	r0, r7
 8006ee0:	6013      	str	r3, [r2, #0]
 8006ee2:	b004      	add	sp, #16
 8006ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee8:	1c59      	adds	r1, r3, #1
 8006eea:	9103      	str	r1, [sp, #12]
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	e7f0      	b.n	8006ed2 <__cvt+0xa6>

08006ef0 <__exponent>:
 8006ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2900      	cmp	r1, #0
 8006ef6:	bfb8      	it	lt
 8006ef8:	4249      	neglt	r1, r1
 8006efa:	f803 2b02 	strb.w	r2, [r3], #2
 8006efe:	bfb4      	ite	lt
 8006f00:	222d      	movlt	r2, #45	; 0x2d
 8006f02:	222b      	movge	r2, #43	; 0x2b
 8006f04:	2909      	cmp	r1, #9
 8006f06:	7042      	strb	r2, [r0, #1]
 8006f08:	dd2a      	ble.n	8006f60 <__exponent+0x70>
 8006f0a:	f10d 0407 	add.w	r4, sp, #7
 8006f0e:	46a4      	mov	ip, r4
 8006f10:	270a      	movs	r7, #10
 8006f12:	46a6      	mov	lr, r4
 8006f14:	460a      	mov	r2, r1
 8006f16:	fb91 f6f7 	sdiv	r6, r1, r7
 8006f1a:	fb07 1516 	mls	r5, r7, r6, r1
 8006f1e:	3530      	adds	r5, #48	; 0x30
 8006f20:	2a63      	cmp	r2, #99	; 0x63
 8006f22:	f104 34ff 	add.w	r4, r4, #4294967295
 8006f26:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006f2a:	4631      	mov	r1, r6
 8006f2c:	dcf1      	bgt.n	8006f12 <__exponent+0x22>
 8006f2e:	3130      	adds	r1, #48	; 0x30
 8006f30:	f1ae 0502 	sub.w	r5, lr, #2
 8006f34:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f38:	1c44      	adds	r4, r0, #1
 8006f3a:	4629      	mov	r1, r5
 8006f3c:	4561      	cmp	r1, ip
 8006f3e:	d30a      	bcc.n	8006f56 <__exponent+0x66>
 8006f40:	f10d 0209 	add.w	r2, sp, #9
 8006f44:	eba2 020e 	sub.w	r2, r2, lr
 8006f48:	4565      	cmp	r5, ip
 8006f4a:	bf88      	it	hi
 8006f4c:	2200      	movhi	r2, #0
 8006f4e:	4413      	add	r3, r2
 8006f50:	1a18      	subs	r0, r3, r0
 8006f52:	b003      	add	sp, #12
 8006f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f5a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006f5e:	e7ed      	b.n	8006f3c <__exponent+0x4c>
 8006f60:	2330      	movs	r3, #48	; 0x30
 8006f62:	3130      	adds	r1, #48	; 0x30
 8006f64:	7083      	strb	r3, [r0, #2]
 8006f66:	70c1      	strb	r1, [r0, #3]
 8006f68:	1d03      	adds	r3, r0, #4
 8006f6a:	e7f1      	b.n	8006f50 <__exponent+0x60>

08006f6c <_printf_float>:
 8006f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f70:	ed2d 8b02 	vpush	{d8}
 8006f74:	b08d      	sub	sp, #52	; 0x34
 8006f76:	460c      	mov	r4, r1
 8006f78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006f7c:	4616      	mov	r6, r2
 8006f7e:	461f      	mov	r7, r3
 8006f80:	4605      	mov	r5, r0
 8006f82:	f001 fae3 	bl	800854c <_localeconv_r>
 8006f86:	f8d0 a000 	ldr.w	sl, [r0]
 8006f8a:	4650      	mov	r0, sl
 8006f8c:	f7f9 f940 	bl	8000210 <strlen>
 8006f90:	2300      	movs	r3, #0
 8006f92:	930a      	str	r3, [sp, #40]	; 0x28
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	9305      	str	r3, [sp, #20]
 8006f98:	f8d8 3000 	ldr.w	r3, [r8]
 8006f9c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006fa0:	3307      	adds	r3, #7
 8006fa2:	f023 0307 	bic.w	r3, r3, #7
 8006fa6:	f103 0208 	add.w	r2, r3, #8
 8006faa:	f8c8 2000 	str.w	r2, [r8]
 8006fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006fb6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006fba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fbe:	9307      	str	r3, [sp, #28]
 8006fc0:	f8cd 8018 	str.w	r8, [sp, #24]
 8006fc4:	ee08 0a10 	vmov	s16, r0
 8006fc8:	4b9f      	ldr	r3, [pc, #636]	; (8007248 <_printf_float+0x2dc>)
 8006fca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fce:	f04f 32ff 	mov.w	r2, #4294967295
 8006fd2:	f7f9 fdcb 	bl	8000b6c <__aeabi_dcmpun>
 8006fd6:	bb88      	cbnz	r0, 800703c <_printf_float+0xd0>
 8006fd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fdc:	4b9a      	ldr	r3, [pc, #616]	; (8007248 <_printf_float+0x2dc>)
 8006fde:	f04f 32ff 	mov.w	r2, #4294967295
 8006fe2:	f7f9 fda5 	bl	8000b30 <__aeabi_dcmple>
 8006fe6:	bb48      	cbnz	r0, 800703c <_printf_float+0xd0>
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2300      	movs	r3, #0
 8006fec:	4640      	mov	r0, r8
 8006fee:	4649      	mov	r1, r9
 8006ff0:	f7f9 fd94 	bl	8000b1c <__aeabi_dcmplt>
 8006ff4:	b110      	cbz	r0, 8006ffc <_printf_float+0x90>
 8006ff6:	232d      	movs	r3, #45	; 0x2d
 8006ff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ffc:	4b93      	ldr	r3, [pc, #588]	; (800724c <_printf_float+0x2e0>)
 8006ffe:	4894      	ldr	r0, [pc, #592]	; (8007250 <_printf_float+0x2e4>)
 8007000:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007004:	bf94      	ite	ls
 8007006:	4698      	movls	r8, r3
 8007008:	4680      	movhi	r8, r0
 800700a:	2303      	movs	r3, #3
 800700c:	6123      	str	r3, [r4, #16]
 800700e:	9b05      	ldr	r3, [sp, #20]
 8007010:	f023 0204 	bic.w	r2, r3, #4
 8007014:	6022      	str	r2, [r4, #0]
 8007016:	f04f 0900 	mov.w	r9, #0
 800701a:	9700      	str	r7, [sp, #0]
 800701c:	4633      	mov	r3, r6
 800701e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007020:	4621      	mov	r1, r4
 8007022:	4628      	mov	r0, r5
 8007024:	f000 f9d8 	bl	80073d8 <_printf_common>
 8007028:	3001      	adds	r0, #1
 800702a:	f040 8090 	bne.w	800714e <_printf_float+0x1e2>
 800702e:	f04f 30ff 	mov.w	r0, #4294967295
 8007032:	b00d      	add	sp, #52	; 0x34
 8007034:	ecbd 8b02 	vpop	{d8}
 8007038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800703c:	4642      	mov	r2, r8
 800703e:	464b      	mov	r3, r9
 8007040:	4640      	mov	r0, r8
 8007042:	4649      	mov	r1, r9
 8007044:	f7f9 fd92 	bl	8000b6c <__aeabi_dcmpun>
 8007048:	b140      	cbz	r0, 800705c <_printf_float+0xf0>
 800704a:	464b      	mov	r3, r9
 800704c:	2b00      	cmp	r3, #0
 800704e:	bfbc      	itt	lt
 8007050:	232d      	movlt	r3, #45	; 0x2d
 8007052:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007056:	487f      	ldr	r0, [pc, #508]	; (8007254 <_printf_float+0x2e8>)
 8007058:	4b7f      	ldr	r3, [pc, #508]	; (8007258 <_printf_float+0x2ec>)
 800705a:	e7d1      	b.n	8007000 <_printf_float+0x94>
 800705c:	6863      	ldr	r3, [r4, #4]
 800705e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007062:	9206      	str	r2, [sp, #24]
 8007064:	1c5a      	adds	r2, r3, #1
 8007066:	d13f      	bne.n	80070e8 <_printf_float+0x17c>
 8007068:	2306      	movs	r3, #6
 800706a:	6063      	str	r3, [r4, #4]
 800706c:	9b05      	ldr	r3, [sp, #20]
 800706e:	6861      	ldr	r1, [r4, #4]
 8007070:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007074:	2300      	movs	r3, #0
 8007076:	9303      	str	r3, [sp, #12]
 8007078:	ab0a      	add	r3, sp, #40	; 0x28
 800707a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800707e:	ab09      	add	r3, sp, #36	; 0x24
 8007080:	ec49 8b10 	vmov	d0, r8, r9
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	6022      	str	r2, [r4, #0]
 8007088:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800708c:	4628      	mov	r0, r5
 800708e:	f7ff fecd 	bl	8006e2c <__cvt>
 8007092:	9b06      	ldr	r3, [sp, #24]
 8007094:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007096:	2b47      	cmp	r3, #71	; 0x47
 8007098:	4680      	mov	r8, r0
 800709a:	d108      	bne.n	80070ae <_printf_float+0x142>
 800709c:	1cc8      	adds	r0, r1, #3
 800709e:	db02      	blt.n	80070a6 <_printf_float+0x13a>
 80070a0:	6863      	ldr	r3, [r4, #4]
 80070a2:	4299      	cmp	r1, r3
 80070a4:	dd41      	ble.n	800712a <_printf_float+0x1be>
 80070a6:	f1ab 0b02 	sub.w	fp, fp, #2
 80070aa:	fa5f fb8b 	uxtb.w	fp, fp
 80070ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80070b2:	d820      	bhi.n	80070f6 <_printf_float+0x18a>
 80070b4:	3901      	subs	r1, #1
 80070b6:	465a      	mov	r2, fp
 80070b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070bc:	9109      	str	r1, [sp, #36]	; 0x24
 80070be:	f7ff ff17 	bl	8006ef0 <__exponent>
 80070c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070c4:	1813      	adds	r3, r2, r0
 80070c6:	2a01      	cmp	r2, #1
 80070c8:	4681      	mov	r9, r0
 80070ca:	6123      	str	r3, [r4, #16]
 80070cc:	dc02      	bgt.n	80070d4 <_printf_float+0x168>
 80070ce:	6822      	ldr	r2, [r4, #0]
 80070d0:	07d2      	lsls	r2, r2, #31
 80070d2:	d501      	bpl.n	80070d8 <_printf_float+0x16c>
 80070d4:	3301      	adds	r3, #1
 80070d6:	6123      	str	r3, [r4, #16]
 80070d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d09c      	beq.n	800701a <_printf_float+0xae>
 80070e0:	232d      	movs	r3, #45	; 0x2d
 80070e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070e6:	e798      	b.n	800701a <_printf_float+0xae>
 80070e8:	9a06      	ldr	r2, [sp, #24]
 80070ea:	2a47      	cmp	r2, #71	; 0x47
 80070ec:	d1be      	bne.n	800706c <_printf_float+0x100>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1bc      	bne.n	800706c <_printf_float+0x100>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e7b9      	b.n	800706a <_printf_float+0xfe>
 80070f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80070fa:	d118      	bne.n	800712e <_printf_float+0x1c2>
 80070fc:	2900      	cmp	r1, #0
 80070fe:	6863      	ldr	r3, [r4, #4]
 8007100:	dd0b      	ble.n	800711a <_printf_float+0x1ae>
 8007102:	6121      	str	r1, [r4, #16]
 8007104:	b913      	cbnz	r3, 800710c <_printf_float+0x1a0>
 8007106:	6822      	ldr	r2, [r4, #0]
 8007108:	07d0      	lsls	r0, r2, #31
 800710a:	d502      	bpl.n	8007112 <_printf_float+0x1a6>
 800710c:	3301      	adds	r3, #1
 800710e:	440b      	add	r3, r1
 8007110:	6123      	str	r3, [r4, #16]
 8007112:	65a1      	str	r1, [r4, #88]	; 0x58
 8007114:	f04f 0900 	mov.w	r9, #0
 8007118:	e7de      	b.n	80070d8 <_printf_float+0x16c>
 800711a:	b913      	cbnz	r3, 8007122 <_printf_float+0x1b6>
 800711c:	6822      	ldr	r2, [r4, #0]
 800711e:	07d2      	lsls	r2, r2, #31
 8007120:	d501      	bpl.n	8007126 <_printf_float+0x1ba>
 8007122:	3302      	adds	r3, #2
 8007124:	e7f4      	b.n	8007110 <_printf_float+0x1a4>
 8007126:	2301      	movs	r3, #1
 8007128:	e7f2      	b.n	8007110 <_printf_float+0x1a4>
 800712a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800712e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007130:	4299      	cmp	r1, r3
 8007132:	db05      	blt.n	8007140 <_printf_float+0x1d4>
 8007134:	6823      	ldr	r3, [r4, #0]
 8007136:	6121      	str	r1, [r4, #16]
 8007138:	07d8      	lsls	r0, r3, #31
 800713a:	d5ea      	bpl.n	8007112 <_printf_float+0x1a6>
 800713c:	1c4b      	adds	r3, r1, #1
 800713e:	e7e7      	b.n	8007110 <_printf_float+0x1a4>
 8007140:	2900      	cmp	r1, #0
 8007142:	bfd4      	ite	le
 8007144:	f1c1 0202 	rsble	r2, r1, #2
 8007148:	2201      	movgt	r2, #1
 800714a:	4413      	add	r3, r2
 800714c:	e7e0      	b.n	8007110 <_printf_float+0x1a4>
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	055a      	lsls	r2, r3, #21
 8007152:	d407      	bmi.n	8007164 <_printf_float+0x1f8>
 8007154:	6923      	ldr	r3, [r4, #16]
 8007156:	4642      	mov	r2, r8
 8007158:	4631      	mov	r1, r6
 800715a:	4628      	mov	r0, r5
 800715c:	47b8      	blx	r7
 800715e:	3001      	adds	r0, #1
 8007160:	d12c      	bne.n	80071bc <_printf_float+0x250>
 8007162:	e764      	b.n	800702e <_printf_float+0xc2>
 8007164:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007168:	f240 80e0 	bls.w	800732c <_printf_float+0x3c0>
 800716c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007170:	2200      	movs	r2, #0
 8007172:	2300      	movs	r3, #0
 8007174:	f7f9 fcc8 	bl	8000b08 <__aeabi_dcmpeq>
 8007178:	2800      	cmp	r0, #0
 800717a:	d034      	beq.n	80071e6 <_printf_float+0x27a>
 800717c:	4a37      	ldr	r2, [pc, #220]	; (800725c <_printf_float+0x2f0>)
 800717e:	2301      	movs	r3, #1
 8007180:	4631      	mov	r1, r6
 8007182:	4628      	mov	r0, r5
 8007184:	47b8      	blx	r7
 8007186:	3001      	adds	r0, #1
 8007188:	f43f af51 	beq.w	800702e <_printf_float+0xc2>
 800718c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007190:	429a      	cmp	r2, r3
 8007192:	db02      	blt.n	800719a <_printf_float+0x22e>
 8007194:	6823      	ldr	r3, [r4, #0]
 8007196:	07d8      	lsls	r0, r3, #31
 8007198:	d510      	bpl.n	80071bc <_printf_float+0x250>
 800719a:	ee18 3a10 	vmov	r3, s16
 800719e:	4652      	mov	r2, sl
 80071a0:	4631      	mov	r1, r6
 80071a2:	4628      	mov	r0, r5
 80071a4:	47b8      	blx	r7
 80071a6:	3001      	adds	r0, #1
 80071a8:	f43f af41 	beq.w	800702e <_printf_float+0xc2>
 80071ac:	f04f 0800 	mov.w	r8, #0
 80071b0:	f104 091a 	add.w	r9, r4, #26
 80071b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071b6:	3b01      	subs	r3, #1
 80071b8:	4543      	cmp	r3, r8
 80071ba:	dc09      	bgt.n	80071d0 <_printf_float+0x264>
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	079b      	lsls	r3, r3, #30
 80071c0:	f100 8105 	bmi.w	80073ce <_printf_float+0x462>
 80071c4:	68e0      	ldr	r0, [r4, #12]
 80071c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071c8:	4298      	cmp	r0, r3
 80071ca:	bfb8      	it	lt
 80071cc:	4618      	movlt	r0, r3
 80071ce:	e730      	b.n	8007032 <_printf_float+0xc6>
 80071d0:	2301      	movs	r3, #1
 80071d2:	464a      	mov	r2, r9
 80071d4:	4631      	mov	r1, r6
 80071d6:	4628      	mov	r0, r5
 80071d8:	47b8      	blx	r7
 80071da:	3001      	adds	r0, #1
 80071dc:	f43f af27 	beq.w	800702e <_printf_float+0xc2>
 80071e0:	f108 0801 	add.w	r8, r8, #1
 80071e4:	e7e6      	b.n	80071b4 <_printf_float+0x248>
 80071e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	dc39      	bgt.n	8007260 <_printf_float+0x2f4>
 80071ec:	4a1b      	ldr	r2, [pc, #108]	; (800725c <_printf_float+0x2f0>)
 80071ee:	2301      	movs	r3, #1
 80071f0:	4631      	mov	r1, r6
 80071f2:	4628      	mov	r0, r5
 80071f4:	47b8      	blx	r7
 80071f6:	3001      	adds	r0, #1
 80071f8:	f43f af19 	beq.w	800702e <_printf_float+0xc2>
 80071fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007200:	4313      	orrs	r3, r2
 8007202:	d102      	bne.n	800720a <_printf_float+0x29e>
 8007204:	6823      	ldr	r3, [r4, #0]
 8007206:	07d9      	lsls	r1, r3, #31
 8007208:	d5d8      	bpl.n	80071bc <_printf_float+0x250>
 800720a:	ee18 3a10 	vmov	r3, s16
 800720e:	4652      	mov	r2, sl
 8007210:	4631      	mov	r1, r6
 8007212:	4628      	mov	r0, r5
 8007214:	47b8      	blx	r7
 8007216:	3001      	adds	r0, #1
 8007218:	f43f af09 	beq.w	800702e <_printf_float+0xc2>
 800721c:	f04f 0900 	mov.w	r9, #0
 8007220:	f104 0a1a 	add.w	sl, r4, #26
 8007224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007226:	425b      	negs	r3, r3
 8007228:	454b      	cmp	r3, r9
 800722a:	dc01      	bgt.n	8007230 <_printf_float+0x2c4>
 800722c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800722e:	e792      	b.n	8007156 <_printf_float+0x1ea>
 8007230:	2301      	movs	r3, #1
 8007232:	4652      	mov	r2, sl
 8007234:	4631      	mov	r1, r6
 8007236:	4628      	mov	r0, r5
 8007238:	47b8      	blx	r7
 800723a:	3001      	adds	r0, #1
 800723c:	f43f aef7 	beq.w	800702e <_printf_float+0xc2>
 8007240:	f109 0901 	add.w	r9, r9, #1
 8007244:	e7ee      	b.n	8007224 <_printf_float+0x2b8>
 8007246:	bf00      	nop
 8007248:	7fefffff 	.word	0x7fefffff
 800724c:	08009e10 	.word	0x08009e10
 8007250:	08009e14 	.word	0x08009e14
 8007254:	08009e1c 	.word	0x08009e1c
 8007258:	08009e18 	.word	0x08009e18
 800725c:	08009e20 	.word	0x08009e20
 8007260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007262:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007264:	429a      	cmp	r2, r3
 8007266:	bfa8      	it	ge
 8007268:	461a      	movge	r2, r3
 800726a:	2a00      	cmp	r2, #0
 800726c:	4691      	mov	r9, r2
 800726e:	dc37      	bgt.n	80072e0 <_printf_float+0x374>
 8007270:	f04f 0b00 	mov.w	fp, #0
 8007274:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007278:	f104 021a 	add.w	r2, r4, #26
 800727c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800727e:	9305      	str	r3, [sp, #20]
 8007280:	eba3 0309 	sub.w	r3, r3, r9
 8007284:	455b      	cmp	r3, fp
 8007286:	dc33      	bgt.n	80072f0 <_printf_float+0x384>
 8007288:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800728c:	429a      	cmp	r2, r3
 800728e:	db3b      	blt.n	8007308 <_printf_float+0x39c>
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	07da      	lsls	r2, r3, #31
 8007294:	d438      	bmi.n	8007308 <_printf_float+0x39c>
 8007296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007298:	9a05      	ldr	r2, [sp, #20]
 800729a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800729c:	1a9a      	subs	r2, r3, r2
 800729e:	eba3 0901 	sub.w	r9, r3, r1
 80072a2:	4591      	cmp	r9, r2
 80072a4:	bfa8      	it	ge
 80072a6:	4691      	movge	r9, r2
 80072a8:	f1b9 0f00 	cmp.w	r9, #0
 80072ac:	dc35      	bgt.n	800731a <_printf_float+0x3ae>
 80072ae:	f04f 0800 	mov.w	r8, #0
 80072b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072b6:	f104 0a1a 	add.w	sl, r4, #26
 80072ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072be:	1a9b      	subs	r3, r3, r2
 80072c0:	eba3 0309 	sub.w	r3, r3, r9
 80072c4:	4543      	cmp	r3, r8
 80072c6:	f77f af79 	ble.w	80071bc <_printf_float+0x250>
 80072ca:	2301      	movs	r3, #1
 80072cc:	4652      	mov	r2, sl
 80072ce:	4631      	mov	r1, r6
 80072d0:	4628      	mov	r0, r5
 80072d2:	47b8      	blx	r7
 80072d4:	3001      	adds	r0, #1
 80072d6:	f43f aeaa 	beq.w	800702e <_printf_float+0xc2>
 80072da:	f108 0801 	add.w	r8, r8, #1
 80072de:	e7ec      	b.n	80072ba <_printf_float+0x34e>
 80072e0:	4613      	mov	r3, r2
 80072e2:	4631      	mov	r1, r6
 80072e4:	4642      	mov	r2, r8
 80072e6:	4628      	mov	r0, r5
 80072e8:	47b8      	blx	r7
 80072ea:	3001      	adds	r0, #1
 80072ec:	d1c0      	bne.n	8007270 <_printf_float+0x304>
 80072ee:	e69e      	b.n	800702e <_printf_float+0xc2>
 80072f0:	2301      	movs	r3, #1
 80072f2:	4631      	mov	r1, r6
 80072f4:	4628      	mov	r0, r5
 80072f6:	9205      	str	r2, [sp, #20]
 80072f8:	47b8      	blx	r7
 80072fa:	3001      	adds	r0, #1
 80072fc:	f43f ae97 	beq.w	800702e <_printf_float+0xc2>
 8007300:	9a05      	ldr	r2, [sp, #20]
 8007302:	f10b 0b01 	add.w	fp, fp, #1
 8007306:	e7b9      	b.n	800727c <_printf_float+0x310>
 8007308:	ee18 3a10 	vmov	r3, s16
 800730c:	4652      	mov	r2, sl
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	d1be      	bne.n	8007296 <_printf_float+0x32a>
 8007318:	e689      	b.n	800702e <_printf_float+0xc2>
 800731a:	9a05      	ldr	r2, [sp, #20]
 800731c:	464b      	mov	r3, r9
 800731e:	4442      	add	r2, r8
 8007320:	4631      	mov	r1, r6
 8007322:	4628      	mov	r0, r5
 8007324:	47b8      	blx	r7
 8007326:	3001      	adds	r0, #1
 8007328:	d1c1      	bne.n	80072ae <_printf_float+0x342>
 800732a:	e680      	b.n	800702e <_printf_float+0xc2>
 800732c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800732e:	2a01      	cmp	r2, #1
 8007330:	dc01      	bgt.n	8007336 <_printf_float+0x3ca>
 8007332:	07db      	lsls	r3, r3, #31
 8007334:	d538      	bpl.n	80073a8 <_printf_float+0x43c>
 8007336:	2301      	movs	r3, #1
 8007338:	4642      	mov	r2, r8
 800733a:	4631      	mov	r1, r6
 800733c:	4628      	mov	r0, r5
 800733e:	47b8      	blx	r7
 8007340:	3001      	adds	r0, #1
 8007342:	f43f ae74 	beq.w	800702e <_printf_float+0xc2>
 8007346:	ee18 3a10 	vmov	r3, s16
 800734a:	4652      	mov	r2, sl
 800734c:	4631      	mov	r1, r6
 800734e:	4628      	mov	r0, r5
 8007350:	47b8      	blx	r7
 8007352:	3001      	adds	r0, #1
 8007354:	f43f ae6b 	beq.w	800702e <_printf_float+0xc2>
 8007358:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800735c:	2200      	movs	r2, #0
 800735e:	2300      	movs	r3, #0
 8007360:	f7f9 fbd2 	bl	8000b08 <__aeabi_dcmpeq>
 8007364:	b9d8      	cbnz	r0, 800739e <_printf_float+0x432>
 8007366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007368:	f108 0201 	add.w	r2, r8, #1
 800736c:	3b01      	subs	r3, #1
 800736e:	4631      	mov	r1, r6
 8007370:	4628      	mov	r0, r5
 8007372:	47b8      	blx	r7
 8007374:	3001      	adds	r0, #1
 8007376:	d10e      	bne.n	8007396 <_printf_float+0x42a>
 8007378:	e659      	b.n	800702e <_printf_float+0xc2>
 800737a:	2301      	movs	r3, #1
 800737c:	4652      	mov	r2, sl
 800737e:	4631      	mov	r1, r6
 8007380:	4628      	mov	r0, r5
 8007382:	47b8      	blx	r7
 8007384:	3001      	adds	r0, #1
 8007386:	f43f ae52 	beq.w	800702e <_printf_float+0xc2>
 800738a:	f108 0801 	add.w	r8, r8, #1
 800738e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007390:	3b01      	subs	r3, #1
 8007392:	4543      	cmp	r3, r8
 8007394:	dcf1      	bgt.n	800737a <_printf_float+0x40e>
 8007396:	464b      	mov	r3, r9
 8007398:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800739c:	e6dc      	b.n	8007158 <_printf_float+0x1ec>
 800739e:	f04f 0800 	mov.w	r8, #0
 80073a2:	f104 0a1a 	add.w	sl, r4, #26
 80073a6:	e7f2      	b.n	800738e <_printf_float+0x422>
 80073a8:	2301      	movs	r3, #1
 80073aa:	4642      	mov	r2, r8
 80073ac:	e7df      	b.n	800736e <_printf_float+0x402>
 80073ae:	2301      	movs	r3, #1
 80073b0:	464a      	mov	r2, r9
 80073b2:	4631      	mov	r1, r6
 80073b4:	4628      	mov	r0, r5
 80073b6:	47b8      	blx	r7
 80073b8:	3001      	adds	r0, #1
 80073ba:	f43f ae38 	beq.w	800702e <_printf_float+0xc2>
 80073be:	f108 0801 	add.w	r8, r8, #1
 80073c2:	68e3      	ldr	r3, [r4, #12]
 80073c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073c6:	1a5b      	subs	r3, r3, r1
 80073c8:	4543      	cmp	r3, r8
 80073ca:	dcf0      	bgt.n	80073ae <_printf_float+0x442>
 80073cc:	e6fa      	b.n	80071c4 <_printf_float+0x258>
 80073ce:	f04f 0800 	mov.w	r8, #0
 80073d2:	f104 0919 	add.w	r9, r4, #25
 80073d6:	e7f4      	b.n	80073c2 <_printf_float+0x456>

080073d8 <_printf_common>:
 80073d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073dc:	4616      	mov	r6, r2
 80073de:	4699      	mov	r9, r3
 80073e0:	688a      	ldr	r2, [r1, #8]
 80073e2:	690b      	ldr	r3, [r1, #16]
 80073e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073e8:	4293      	cmp	r3, r2
 80073ea:	bfb8      	it	lt
 80073ec:	4613      	movlt	r3, r2
 80073ee:	6033      	str	r3, [r6, #0]
 80073f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073f4:	4607      	mov	r7, r0
 80073f6:	460c      	mov	r4, r1
 80073f8:	b10a      	cbz	r2, 80073fe <_printf_common+0x26>
 80073fa:	3301      	adds	r3, #1
 80073fc:	6033      	str	r3, [r6, #0]
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	0699      	lsls	r1, r3, #26
 8007402:	bf42      	ittt	mi
 8007404:	6833      	ldrmi	r3, [r6, #0]
 8007406:	3302      	addmi	r3, #2
 8007408:	6033      	strmi	r3, [r6, #0]
 800740a:	6825      	ldr	r5, [r4, #0]
 800740c:	f015 0506 	ands.w	r5, r5, #6
 8007410:	d106      	bne.n	8007420 <_printf_common+0x48>
 8007412:	f104 0a19 	add.w	sl, r4, #25
 8007416:	68e3      	ldr	r3, [r4, #12]
 8007418:	6832      	ldr	r2, [r6, #0]
 800741a:	1a9b      	subs	r3, r3, r2
 800741c:	42ab      	cmp	r3, r5
 800741e:	dc26      	bgt.n	800746e <_printf_common+0x96>
 8007420:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007424:	1e13      	subs	r3, r2, #0
 8007426:	6822      	ldr	r2, [r4, #0]
 8007428:	bf18      	it	ne
 800742a:	2301      	movne	r3, #1
 800742c:	0692      	lsls	r2, r2, #26
 800742e:	d42b      	bmi.n	8007488 <_printf_common+0xb0>
 8007430:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007434:	4649      	mov	r1, r9
 8007436:	4638      	mov	r0, r7
 8007438:	47c0      	blx	r8
 800743a:	3001      	adds	r0, #1
 800743c:	d01e      	beq.n	800747c <_printf_common+0xa4>
 800743e:	6823      	ldr	r3, [r4, #0]
 8007440:	68e5      	ldr	r5, [r4, #12]
 8007442:	6832      	ldr	r2, [r6, #0]
 8007444:	f003 0306 	and.w	r3, r3, #6
 8007448:	2b04      	cmp	r3, #4
 800744a:	bf08      	it	eq
 800744c:	1aad      	subeq	r5, r5, r2
 800744e:	68a3      	ldr	r3, [r4, #8]
 8007450:	6922      	ldr	r2, [r4, #16]
 8007452:	bf0c      	ite	eq
 8007454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007458:	2500      	movne	r5, #0
 800745a:	4293      	cmp	r3, r2
 800745c:	bfc4      	itt	gt
 800745e:	1a9b      	subgt	r3, r3, r2
 8007460:	18ed      	addgt	r5, r5, r3
 8007462:	2600      	movs	r6, #0
 8007464:	341a      	adds	r4, #26
 8007466:	42b5      	cmp	r5, r6
 8007468:	d11a      	bne.n	80074a0 <_printf_common+0xc8>
 800746a:	2000      	movs	r0, #0
 800746c:	e008      	b.n	8007480 <_printf_common+0xa8>
 800746e:	2301      	movs	r3, #1
 8007470:	4652      	mov	r2, sl
 8007472:	4649      	mov	r1, r9
 8007474:	4638      	mov	r0, r7
 8007476:	47c0      	blx	r8
 8007478:	3001      	adds	r0, #1
 800747a:	d103      	bne.n	8007484 <_printf_common+0xac>
 800747c:	f04f 30ff 	mov.w	r0, #4294967295
 8007480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007484:	3501      	adds	r5, #1
 8007486:	e7c6      	b.n	8007416 <_printf_common+0x3e>
 8007488:	18e1      	adds	r1, r4, r3
 800748a:	1c5a      	adds	r2, r3, #1
 800748c:	2030      	movs	r0, #48	; 0x30
 800748e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007492:	4422      	add	r2, r4
 8007494:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007498:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800749c:	3302      	adds	r3, #2
 800749e:	e7c7      	b.n	8007430 <_printf_common+0x58>
 80074a0:	2301      	movs	r3, #1
 80074a2:	4622      	mov	r2, r4
 80074a4:	4649      	mov	r1, r9
 80074a6:	4638      	mov	r0, r7
 80074a8:	47c0      	blx	r8
 80074aa:	3001      	adds	r0, #1
 80074ac:	d0e6      	beq.n	800747c <_printf_common+0xa4>
 80074ae:	3601      	adds	r6, #1
 80074b0:	e7d9      	b.n	8007466 <_printf_common+0x8e>
	...

080074b4 <_printf_i>:
 80074b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074b8:	7e0f      	ldrb	r7, [r1, #24]
 80074ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80074bc:	2f78      	cmp	r7, #120	; 0x78
 80074be:	4691      	mov	r9, r2
 80074c0:	4680      	mov	r8, r0
 80074c2:	460c      	mov	r4, r1
 80074c4:	469a      	mov	sl, r3
 80074c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80074ca:	d807      	bhi.n	80074dc <_printf_i+0x28>
 80074cc:	2f62      	cmp	r7, #98	; 0x62
 80074ce:	d80a      	bhi.n	80074e6 <_printf_i+0x32>
 80074d0:	2f00      	cmp	r7, #0
 80074d2:	f000 80d8 	beq.w	8007686 <_printf_i+0x1d2>
 80074d6:	2f58      	cmp	r7, #88	; 0x58
 80074d8:	f000 80a3 	beq.w	8007622 <_printf_i+0x16e>
 80074dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074e4:	e03a      	b.n	800755c <_printf_i+0xa8>
 80074e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074ea:	2b15      	cmp	r3, #21
 80074ec:	d8f6      	bhi.n	80074dc <_printf_i+0x28>
 80074ee:	a101      	add	r1, pc, #4	; (adr r1, 80074f4 <_printf_i+0x40>)
 80074f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074f4:	0800754d 	.word	0x0800754d
 80074f8:	08007561 	.word	0x08007561
 80074fc:	080074dd 	.word	0x080074dd
 8007500:	080074dd 	.word	0x080074dd
 8007504:	080074dd 	.word	0x080074dd
 8007508:	080074dd 	.word	0x080074dd
 800750c:	08007561 	.word	0x08007561
 8007510:	080074dd 	.word	0x080074dd
 8007514:	080074dd 	.word	0x080074dd
 8007518:	080074dd 	.word	0x080074dd
 800751c:	080074dd 	.word	0x080074dd
 8007520:	0800766d 	.word	0x0800766d
 8007524:	08007591 	.word	0x08007591
 8007528:	0800764f 	.word	0x0800764f
 800752c:	080074dd 	.word	0x080074dd
 8007530:	080074dd 	.word	0x080074dd
 8007534:	0800768f 	.word	0x0800768f
 8007538:	080074dd 	.word	0x080074dd
 800753c:	08007591 	.word	0x08007591
 8007540:	080074dd 	.word	0x080074dd
 8007544:	080074dd 	.word	0x080074dd
 8007548:	08007657 	.word	0x08007657
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	1d1a      	adds	r2, r3, #4
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	602a      	str	r2, [r5, #0]
 8007554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800755c:	2301      	movs	r3, #1
 800755e:	e0a3      	b.n	80076a8 <_printf_i+0x1f4>
 8007560:	6820      	ldr	r0, [r4, #0]
 8007562:	6829      	ldr	r1, [r5, #0]
 8007564:	0606      	lsls	r6, r0, #24
 8007566:	f101 0304 	add.w	r3, r1, #4
 800756a:	d50a      	bpl.n	8007582 <_printf_i+0xce>
 800756c:	680e      	ldr	r6, [r1, #0]
 800756e:	602b      	str	r3, [r5, #0]
 8007570:	2e00      	cmp	r6, #0
 8007572:	da03      	bge.n	800757c <_printf_i+0xc8>
 8007574:	232d      	movs	r3, #45	; 0x2d
 8007576:	4276      	negs	r6, r6
 8007578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800757c:	485e      	ldr	r0, [pc, #376]	; (80076f8 <_printf_i+0x244>)
 800757e:	230a      	movs	r3, #10
 8007580:	e019      	b.n	80075b6 <_printf_i+0x102>
 8007582:	680e      	ldr	r6, [r1, #0]
 8007584:	602b      	str	r3, [r5, #0]
 8007586:	f010 0f40 	tst.w	r0, #64	; 0x40
 800758a:	bf18      	it	ne
 800758c:	b236      	sxthne	r6, r6
 800758e:	e7ef      	b.n	8007570 <_printf_i+0xbc>
 8007590:	682b      	ldr	r3, [r5, #0]
 8007592:	6820      	ldr	r0, [r4, #0]
 8007594:	1d19      	adds	r1, r3, #4
 8007596:	6029      	str	r1, [r5, #0]
 8007598:	0601      	lsls	r1, r0, #24
 800759a:	d501      	bpl.n	80075a0 <_printf_i+0xec>
 800759c:	681e      	ldr	r6, [r3, #0]
 800759e:	e002      	b.n	80075a6 <_printf_i+0xf2>
 80075a0:	0646      	lsls	r6, r0, #25
 80075a2:	d5fb      	bpl.n	800759c <_printf_i+0xe8>
 80075a4:	881e      	ldrh	r6, [r3, #0]
 80075a6:	4854      	ldr	r0, [pc, #336]	; (80076f8 <_printf_i+0x244>)
 80075a8:	2f6f      	cmp	r7, #111	; 0x6f
 80075aa:	bf0c      	ite	eq
 80075ac:	2308      	moveq	r3, #8
 80075ae:	230a      	movne	r3, #10
 80075b0:	2100      	movs	r1, #0
 80075b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075b6:	6865      	ldr	r5, [r4, #4]
 80075b8:	60a5      	str	r5, [r4, #8]
 80075ba:	2d00      	cmp	r5, #0
 80075bc:	bfa2      	ittt	ge
 80075be:	6821      	ldrge	r1, [r4, #0]
 80075c0:	f021 0104 	bicge.w	r1, r1, #4
 80075c4:	6021      	strge	r1, [r4, #0]
 80075c6:	b90e      	cbnz	r6, 80075cc <_printf_i+0x118>
 80075c8:	2d00      	cmp	r5, #0
 80075ca:	d04d      	beq.n	8007668 <_printf_i+0x1b4>
 80075cc:	4615      	mov	r5, r2
 80075ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80075d2:	fb03 6711 	mls	r7, r3, r1, r6
 80075d6:	5dc7      	ldrb	r7, [r0, r7]
 80075d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80075dc:	4637      	mov	r7, r6
 80075de:	42bb      	cmp	r3, r7
 80075e0:	460e      	mov	r6, r1
 80075e2:	d9f4      	bls.n	80075ce <_printf_i+0x11a>
 80075e4:	2b08      	cmp	r3, #8
 80075e6:	d10b      	bne.n	8007600 <_printf_i+0x14c>
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	07de      	lsls	r6, r3, #31
 80075ec:	d508      	bpl.n	8007600 <_printf_i+0x14c>
 80075ee:	6923      	ldr	r3, [r4, #16]
 80075f0:	6861      	ldr	r1, [r4, #4]
 80075f2:	4299      	cmp	r1, r3
 80075f4:	bfde      	ittt	le
 80075f6:	2330      	movle	r3, #48	; 0x30
 80075f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007600:	1b52      	subs	r2, r2, r5
 8007602:	6122      	str	r2, [r4, #16]
 8007604:	f8cd a000 	str.w	sl, [sp]
 8007608:	464b      	mov	r3, r9
 800760a:	aa03      	add	r2, sp, #12
 800760c:	4621      	mov	r1, r4
 800760e:	4640      	mov	r0, r8
 8007610:	f7ff fee2 	bl	80073d8 <_printf_common>
 8007614:	3001      	adds	r0, #1
 8007616:	d14c      	bne.n	80076b2 <_printf_i+0x1fe>
 8007618:	f04f 30ff 	mov.w	r0, #4294967295
 800761c:	b004      	add	sp, #16
 800761e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007622:	4835      	ldr	r0, [pc, #212]	; (80076f8 <_printf_i+0x244>)
 8007624:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007628:	6829      	ldr	r1, [r5, #0]
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007630:	6029      	str	r1, [r5, #0]
 8007632:	061d      	lsls	r5, r3, #24
 8007634:	d514      	bpl.n	8007660 <_printf_i+0x1ac>
 8007636:	07df      	lsls	r7, r3, #31
 8007638:	bf44      	itt	mi
 800763a:	f043 0320 	orrmi.w	r3, r3, #32
 800763e:	6023      	strmi	r3, [r4, #0]
 8007640:	b91e      	cbnz	r6, 800764a <_printf_i+0x196>
 8007642:	6823      	ldr	r3, [r4, #0]
 8007644:	f023 0320 	bic.w	r3, r3, #32
 8007648:	6023      	str	r3, [r4, #0]
 800764a:	2310      	movs	r3, #16
 800764c:	e7b0      	b.n	80075b0 <_printf_i+0xfc>
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	f043 0320 	orr.w	r3, r3, #32
 8007654:	6023      	str	r3, [r4, #0]
 8007656:	2378      	movs	r3, #120	; 0x78
 8007658:	4828      	ldr	r0, [pc, #160]	; (80076fc <_printf_i+0x248>)
 800765a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800765e:	e7e3      	b.n	8007628 <_printf_i+0x174>
 8007660:	0659      	lsls	r1, r3, #25
 8007662:	bf48      	it	mi
 8007664:	b2b6      	uxthmi	r6, r6
 8007666:	e7e6      	b.n	8007636 <_printf_i+0x182>
 8007668:	4615      	mov	r5, r2
 800766a:	e7bb      	b.n	80075e4 <_printf_i+0x130>
 800766c:	682b      	ldr	r3, [r5, #0]
 800766e:	6826      	ldr	r6, [r4, #0]
 8007670:	6961      	ldr	r1, [r4, #20]
 8007672:	1d18      	adds	r0, r3, #4
 8007674:	6028      	str	r0, [r5, #0]
 8007676:	0635      	lsls	r5, r6, #24
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	d501      	bpl.n	8007680 <_printf_i+0x1cc>
 800767c:	6019      	str	r1, [r3, #0]
 800767e:	e002      	b.n	8007686 <_printf_i+0x1d2>
 8007680:	0670      	lsls	r0, r6, #25
 8007682:	d5fb      	bpl.n	800767c <_printf_i+0x1c8>
 8007684:	8019      	strh	r1, [r3, #0]
 8007686:	2300      	movs	r3, #0
 8007688:	6123      	str	r3, [r4, #16]
 800768a:	4615      	mov	r5, r2
 800768c:	e7ba      	b.n	8007604 <_printf_i+0x150>
 800768e:	682b      	ldr	r3, [r5, #0]
 8007690:	1d1a      	adds	r2, r3, #4
 8007692:	602a      	str	r2, [r5, #0]
 8007694:	681d      	ldr	r5, [r3, #0]
 8007696:	6862      	ldr	r2, [r4, #4]
 8007698:	2100      	movs	r1, #0
 800769a:	4628      	mov	r0, r5
 800769c:	f7f8 fdc0 	bl	8000220 <memchr>
 80076a0:	b108      	cbz	r0, 80076a6 <_printf_i+0x1f2>
 80076a2:	1b40      	subs	r0, r0, r5
 80076a4:	6060      	str	r0, [r4, #4]
 80076a6:	6863      	ldr	r3, [r4, #4]
 80076a8:	6123      	str	r3, [r4, #16]
 80076aa:	2300      	movs	r3, #0
 80076ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076b0:	e7a8      	b.n	8007604 <_printf_i+0x150>
 80076b2:	6923      	ldr	r3, [r4, #16]
 80076b4:	462a      	mov	r2, r5
 80076b6:	4649      	mov	r1, r9
 80076b8:	4640      	mov	r0, r8
 80076ba:	47d0      	blx	sl
 80076bc:	3001      	adds	r0, #1
 80076be:	d0ab      	beq.n	8007618 <_printf_i+0x164>
 80076c0:	6823      	ldr	r3, [r4, #0]
 80076c2:	079b      	lsls	r3, r3, #30
 80076c4:	d413      	bmi.n	80076ee <_printf_i+0x23a>
 80076c6:	68e0      	ldr	r0, [r4, #12]
 80076c8:	9b03      	ldr	r3, [sp, #12]
 80076ca:	4298      	cmp	r0, r3
 80076cc:	bfb8      	it	lt
 80076ce:	4618      	movlt	r0, r3
 80076d0:	e7a4      	b.n	800761c <_printf_i+0x168>
 80076d2:	2301      	movs	r3, #1
 80076d4:	4632      	mov	r2, r6
 80076d6:	4649      	mov	r1, r9
 80076d8:	4640      	mov	r0, r8
 80076da:	47d0      	blx	sl
 80076dc:	3001      	adds	r0, #1
 80076de:	d09b      	beq.n	8007618 <_printf_i+0x164>
 80076e0:	3501      	adds	r5, #1
 80076e2:	68e3      	ldr	r3, [r4, #12]
 80076e4:	9903      	ldr	r1, [sp, #12]
 80076e6:	1a5b      	subs	r3, r3, r1
 80076e8:	42ab      	cmp	r3, r5
 80076ea:	dcf2      	bgt.n	80076d2 <_printf_i+0x21e>
 80076ec:	e7eb      	b.n	80076c6 <_printf_i+0x212>
 80076ee:	2500      	movs	r5, #0
 80076f0:	f104 0619 	add.w	r6, r4, #25
 80076f4:	e7f5      	b.n	80076e2 <_printf_i+0x22e>
 80076f6:	bf00      	nop
 80076f8:	08009e22 	.word	0x08009e22
 80076fc:	08009e33 	.word	0x08009e33

08007700 <siprintf>:
 8007700:	b40e      	push	{r1, r2, r3}
 8007702:	b500      	push	{lr}
 8007704:	b09c      	sub	sp, #112	; 0x70
 8007706:	ab1d      	add	r3, sp, #116	; 0x74
 8007708:	9002      	str	r0, [sp, #8]
 800770a:	9006      	str	r0, [sp, #24]
 800770c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007710:	4809      	ldr	r0, [pc, #36]	; (8007738 <siprintf+0x38>)
 8007712:	9107      	str	r1, [sp, #28]
 8007714:	9104      	str	r1, [sp, #16]
 8007716:	4909      	ldr	r1, [pc, #36]	; (800773c <siprintf+0x3c>)
 8007718:	f853 2b04 	ldr.w	r2, [r3], #4
 800771c:	9105      	str	r1, [sp, #20]
 800771e:	6800      	ldr	r0, [r0, #0]
 8007720:	9301      	str	r3, [sp, #4]
 8007722:	a902      	add	r1, sp, #8
 8007724:	f001 fc02 	bl	8008f2c <_svfiprintf_r>
 8007728:	9b02      	ldr	r3, [sp, #8]
 800772a:	2200      	movs	r2, #0
 800772c:	701a      	strb	r2, [r3, #0]
 800772e:	b01c      	add	sp, #112	; 0x70
 8007730:	f85d eb04 	ldr.w	lr, [sp], #4
 8007734:	b003      	add	sp, #12
 8007736:	4770      	bx	lr
 8007738:	2000001c 	.word	0x2000001c
 800773c:	ffff0208 	.word	0xffff0208

08007740 <_strtol_l.constprop.0>:
 8007740:	2b01      	cmp	r3, #1
 8007742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007746:	d001      	beq.n	800774c <_strtol_l.constprop.0+0xc>
 8007748:	2b24      	cmp	r3, #36	; 0x24
 800774a:	d906      	bls.n	800775a <_strtol_l.constprop.0+0x1a>
 800774c:	f7ff fb3c 	bl	8006dc8 <__errno>
 8007750:	2316      	movs	r3, #22
 8007752:	6003      	str	r3, [r0, #0]
 8007754:	2000      	movs	r0, #0
 8007756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800775a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007840 <_strtol_l.constprop.0+0x100>
 800775e:	460d      	mov	r5, r1
 8007760:	462e      	mov	r6, r5
 8007762:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007766:	f814 700c 	ldrb.w	r7, [r4, ip]
 800776a:	f017 0708 	ands.w	r7, r7, #8
 800776e:	d1f7      	bne.n	8007760 <_strtol_l.constprop.0+0x20>
 8007770:	2c2d      	cmp	r4, #45	; 0x2d
 8007772:	d132      	bne.n	80077da <_strtol_l.constprop.0+0x9a>
 8007774:	782c      	ldrb	r4, [r5, #0]
 8007776:	2701      	movs	r7, #1
 8007778:	1cb5      	adds	r5, r6, #2
 800777a:	2b00      	cmp	r3, #0
 800777c:	d05b      	beq.n	8007836 <_strtol_l.constprop.0+0xf6>
 800777e:	2b10      	cmp	r3, #16
 8007780:	d109      	bne.n	8007796 <_strtol_l.constprop.0+0x56>
 8007782:	2c30      	cmp	r4, #48	; 0x30
 8007784:	d107      	bne.n	8007796 <_strtol_l.constprop.0+0x56>
 8007786:	782c      	ldrb	r4, [r5, #0]
 8007788:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800778c:	2c58      	cmp	r4, #88	; 0x58
 800778e:	d14d      	bne.n	800782c <_strtol_l.constprop.0+0xec>
 8007790:	786c      	ldrb	r4, [r5, #1]
 8007792:	2310      	movs	r3, #16
 8007794:	3502      	adds	r5, #2
 8007796:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800779a:	f108 38ff 	add.w	r8, r8, #4294967295
 800779e:	f04f 0c00 	mov.w	ip, #0
 80077a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80077a6:	4666      	mov	r6, ip
 80077a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80077ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80077b0:	f1be 0f09 	cmp.w	lr, #9
 80077b4:	d816      	bhi.n	80077e4 <_strtol_l.constprop.0+0xa4>
 80077b6:	4674      	mov	r4, lr
 80077b8:	42a3      	cmp	r3, r4
 80077ba:	dd24      	ble.n	8007806 <_strtol_l.constprop.0+0xc6>
 80077bc:	f1bc 0f00 	cmp.w	ip, #0
 80077c0:	db1e      	blt.n	8007800 <_strtol_l.constprop.0+0xc0>
 80077c2:	45b1      	cmp	r9, r6
 80077c4:	d31c      	bcc.n	8007800 <_strtol_l.constprop.0+0xc0>
 80077c6:	d101      	bne.n	80077cc <_strtol_l.constprop.0+0x8c>
 80077c8:	45a2      	cmp	sl, r4
 80077ca:	db19      	blt.n	8007800 <_strtol_l.constprop.0+0xc0>
 80077cc:	fb06 4603 	mla	r6, r6, r3, r4
 80077d0:	f04f 0c01 	mov.w	ip, #1
 80077d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80077d8:	e7e8      	b.n	80077ac <_strtol_l.constprop.0+0x6c>
 80077da:	2c2b      	cmp	r4, #43	; 0x2b
 80077dc:	bf04      	itt	eq
 80077de:	782c      	ldrbeq	r4, [r5, #0]
 80077e0:	1cb5      	addeq	r5, r6, #2
 80077e2:	e7ca      	b.n	800777a <_strtol_l.constprop.0+0x3a>
 80077e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80077e8:	f1be 0f19 	cmp.w	lr, #25
 80077ec:	d801      	bhi.n	80077f2 <_strtol_l.constprop.0+0xb2>
 80077ee:	3c37      	subs	r4, #55	; 0x37
 80077f0:	e7e2      	b.n	80077b8 <_strtol_l.constprop.0+0x78>
 80077f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80077f6:	f1be 0f19 	cmp.w	lr, #25
 80077fa:	d804      	bhi.n	8007806 <_strtol_l.constprop.0+0xc6>
 80077fc:	3c57      	subs	r4, #87	; 0x57
 80077fe:	e7db      	b.n	80077b8 <_strtol_l.constprop.0+0x78>
 8007800:	f04f 3cff 	mov.w	ip, #4294967295
 8007804:	e7e6      	b.n	80077d4 <_strtol_l.constprop.0+0x94>
 8007806:	f1bc 0f00 	cmp.w	ip, #0
 800780a:	da05      	bge.n	8007818 <_strtol_l.constprop.0+0xd8>
 800780c:	2322      	movs	r3, #34	; 0x22
 800780e:	6003      	str	r3, [r0, #0]
 8007810:	4646      	mov	r6, r8
 8007812:	b942      	cbnz	r2, 8007826 <_strtol_l.constprop.0+0xe6>
 8007814:	4630      	mov	r0, r6
 8007816:	e79e      	b.n	8007756 <_strtol_l.constprop.0+0x16>
 8007818:	b107      	cbz	r7, 800781c <_strtol_l.constprop.0+0xdc>
 800781a:	4276      	negs	r6, r6
 800781c:	2a00      	cmp	r2, #0
 800781e:	d0f9      	beq.n	8007814 <_strtol_l.constprop.0+0xd4>
 8007820:	f1bc 0f00 	cmp.w	ip, #0
 8007824:	d000      	beq.n	8007828 <_strtol_l.constprop.0+0xe8>
 8007826:	1e69      	subs	r1, r5, #1
 8007828:	6011      	str	r1, [r2, #0]
 800782a:	e7f3      	b.n	8007814 <_strtol_l.constprop.0+0xd4>
 800782c:	2430      	movs	r4, #48	; 0x30
 800782e:	2b00      	cmp	r3, #0
 8007830:	d1b1      	bne.n	8007796 <_strtol_l.constprop.0+0x56>
 8007832:	2308      	movs	r3, #8
 8007834:	e7af      	b.n	8007796 <_strtol_l.constprop.0+0x56>
 8007836:	2c30      	cmp	r4, #48	; 0x30
 8007838:	d0a5      	beq.n	8007786 <_strtol_l.constprop.0+0x46>
 800783a:	230a      	movs	r3, #10
 800783c:	e7ab      	b.n	8007796 <_strtol_l.constprop.0+0x56>
 800783e:	bf00      	nop
 8007840:	08009e45 	.word	0x08009e45

08007844 <strtol>:
 8007844:	4613      	mov	r3, r2
 8007846:	460a      	mov	r2, r1
 8007848:	4601      	mov	r1, r0
 800784a:	4802      	ldr	r0, [pc, #8]	; (8007854 <strtol+0x10>)
 800784c:	6800      	ldr	r0, [r0, #0]
 800784e:	f7ff bf77 	b.w	8007740 <_strtol_l.constprop.0>
 8007852:	bf00      	nop
 8007854:	2000001c 	.word	0x2000001c

08007858 <quorem>:
 8007858:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800785c:	6903      	ldr	r3, [r0, #16]
 800785e:	690c      	ldr	r4, [r1, #16]
 8007860:	42a3      	cmp	r3, r4
 8007862:	4607      	mov	r7, r0
 8007864:	f2c0 8081 	blt.w	800796a <quorem+0x112>
 8007868:	3c01      	subs	r4, #1
 800786a:	f101 0814 	add.w	r8, r1, #20
 800786e:	f100 0514 	add.w	r5, r0, #20
 8007872:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007876:	9301      	str	r3, [sp, #4]
 8007878:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800787c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007880:	3301      	adds	r3, #1
 8007882:	429a      	cmp	r2, r3
 8007884:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007888:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800788c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007890:	d331      	bcc.n	80078f6 <quorem+0x9e>
 8007892:	f04f 0e00 	mov.w	lr, #0
 8007896:	4640      	mov	r0, r8
 8007898:	46ac      	mov	ip, r5
 800789a:	46f2      	mov	sl, lr
 800789c:	f850 2b04 	ldr.w	r2, [r0], #4
 80078a0:	b293      	uxth	r3, r2
 80078a2:	fb06 e303 	mla	r3, r6, r3, lr
 80078a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	ebaa 0303 	sub.w	r3, sl, r3
 80078b0:	f8dc a000 	ldr.w	sl, [ip]
 80078b4:	0c12      	lsrs	r2, r2, #16
 80078b6:	fa13 f38a 	uxtah	r3, r3, sl
 80078ba:	fb06 e202 	mla	r2, r6, r2, lr
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	9b00      	ldr	r3, [sp, #0]
 80078c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80078c6:	b292      	uxth	r2, r2
 80078c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80078cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80078d4:	4581      	cmp	r9, r0
 80078d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078da:	f84c 3b04 	str.w	r3, [ip], #4
 80078de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80078e2:	d2db      	bcs.n	800789c <quorem+0x44>
 80078e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80078e8:	b92b      	cbnz	r3, 80078f6 <quorem+0x9e>
 80078ea:	9b01      	ldr	r3, [sp, #4]
 80078ec:	3b04      	subs	r3, #4
 80078ee:	429d      	cmp	r5, r3
 80078f0:	461a      	mov	r2, r3
 80078f2:	d32e      	bcc.n	8007952 <quorem+0xfa>
 80078f4:	613c      	str	r4, [r7, #16]
 80078f6:	4638      	mov	r0, r7
 80078f8:	f001 f8c4 	bl	8008a84 <__mcmp>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	db24      	blt.n	800794a <quorem+0xf2>
 8007900:	3601      	adds	r6, #1
 8007902:	4628      	mov	r0, r5
 8007904:	f04f 0c00 	mov.w	ip, #0
 8007908:	f858 2b04 	ldr.w	r2, [r8], #4
 800790c:	f8d0 e000 	ldr.w	lr, [r0]
 8007910:	b293      	uxth	r3, r2
 8007912:	ebac 0303 	sub.w	r3, ip, r3
 8007916:	0c12      	lsrs	r2, r2, #16
 8007918:	fa13 f38e 	uxtah	r3, r3, lr
 800791c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007920:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007924:	b29b      	uxth	r3, r3
 8007926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800792a:	45c1      	cmp	r9, r8
 800792c:	f840 3b04 	str.w	r3, [r0], #4
 8007930:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007934:	d2e8      	bcs.n	8007908 <quorem+0xb0>
 8007936:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800793a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800793e:	b922      	cbnz	r2, 800794a <quorem+0xf2>
 8007940:	3b04      	subs	r3, #4
 8007942:	429d      	cmp	r5, r3
 8007944:	461a      	mov	r2, r3
 8007946:	d30a      	bcc.n	800795e <quorem+0x106>
 8007948:	613c      	str	r4, [r7, #16]
 800794a:	4630      	mov	r0, r6
 800794c:	b003      	add	sp, #12
 800794e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007952:	6812      	ldr	r2, [r2, #0]
 8007954:	3b04      	subs	r3, #4
 8007956:	2a00      	cmp	r2, #0
 8007958:	d1cc      	bne.n	80078f4 <quorem+0x9c>
 800795a:	3c01      	subs	r4, #1
 800795c:	e7c7      	b.n	80078ee <quorem+0x96>
 800795e:	6812      	ldr	r2, [r2, #0]
 8007960:	3b04      	subs	r3, #4
 8007962:	2a00      	cmp	r2, #0
 8007964:	d1f0      	bne.n	8007948 <quorem+0xf0>
 8007966:	3c01      	subs	r4, #1
 8007968:	e7eb      	b.n	8007942 <quorem+0xea>
 800796a:	2000      	movs	r0, #0
 800796c:	e7ee      	b.n	800794c <quorem+0xf4>
	...

08007970 <_dtoa_r>:
 8007970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007974:	ed2d 8b04 	vpush	{d8-d9}
 8007978:	ec57 6b10 	vmov	r6, r7, d0
 800797c:	b093      	sub	sp, #76	; 0x4c
 800797e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007980:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007984:	9106      	str	r1, [sp, #24]
 8007986:	ee10 aa10 	vmov	sl, s0
 800798a:	4604      	mov	r4, r0
 800798c:	9209      	str	r2, [sp, #36]	; 0x24
 800798e:	930c      	str	r3, [sp, #48]	; 0x30
 8007990:	46bb      	mov	fp, r7
 8007992:	b975      	cbnz	r5, 80079b2 <_dtoa_r+0x42>
 8007994:	2010      	movs	r0, #16
 8007996:	f000 fddd 	bl	8008554 <malloc>
 800799a:	4602      	mov	r2, r0
 800799c:	6260      	str	r0, [r4, #36]	; 0x24
 800799e:	b920      	cbnz	r0, 80079aa <_dtoa_r+0x3a>
 80079a0:	4ba7      	ldr	r3, [pc, #668]	; (8007c40 <_dtoa_r+0x2d0>)
 80079a2:	21ea      	movs	r1, #234	; 0xea
 80079a4:	48a7      	ldr	r0, [pc, #668]	; (8007c44 <_dtoa_r+0x2d4>)
 80079a6:	f001 fbd1 	bl	800914c <__assert_func>
 80079aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80079ae:	6005      	str	r5, [r0, #0]
 80079b0:	60c5      	str	r5, [r0, #12]
 80079b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079b4:	6819      	ldr	r1, [r3, #0]
 80079b6:	b151      	cbz	r1, 80079ce <_dtoa_r+0x5e>
 80079b8:	685a      	ldr	r2, [r3, #4]
 80079ba:	604a      	str	r2, [r1, #4]
 80079bc:	2301      	movs	r3, #1
 80079be:	4093      	lsls	r3, r2
 80079c0:	608b      	str	r3, [r1, #8]
 80079c2:	4620      	mov	r0, r4
 80079c4:	f000 fe1c 	bl	8008600 <_Bfree>
 80079c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079ca:	2200      	movs	r2, #0
 80079cc:	601a      	str	r2, [r3, #0]
 80079ce:	1e3b      	subs	r3, r7, #0
 80079d0:	bfaa      	itet	ge
 80079d2:	2300      	movge	r3, #0
 80079d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80079d8:	f8c8 3000 	strge.w	r3, [r8]
 80079dc:	4b9a      	ldr	r3, [pc, #616]	; (8007c48 <_dtoa_r+0x2d8>)
 80079de:	bfbc      	itt	lt
 80079e0:	2201      	movlt	r2, #1
 80079e2:	f8c8 2000 	strlt.w	r2, [r8]
 80079e6:	ea33 030b 	bics.w	r3, r3, fp
 80079ea:	d11b      	bne.n	8007a24 <_dtoa_r+0xb4>
 80079ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80079f2:	6013      	str	r3, [r2, #0]
 80079f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079f8:	4333      	orrs	r3, r6
 80079fa:	f000 8592 	beq.w	8008522 <_dtoa_r+0xbb2>
 80079fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a00:	b963      	cbnz	r3, 8007a1c <_dtoa_r+0xac>
 8007a02:	4b92      	ldr	r3, [pc, #584]	; (8007c4c <_dtoa_r+0x2dc>)
 8007a04:	e022      	b.n	8007a4c <_dtoa_r+0xdc>
 8007a06:	4b92      	ldr	r3, [pc, #584]	; (8007c50 <_dtoa_r+0x2e0>)
 8007a08:	9301      	str	r3, [sp, #4]
 8007a0a:	3308      	adds	r3, #8
 8007a0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a0e:	6013      	str	r3, [r2, #0]
 8007a10:	9801      	ldr	r0, [sp, #4]
 8007a12:	b013      	add	sp, #76	; 0x4c
 8007a14:	ecbd 8b04 	vpop	{d8-d9}
 8007a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a1c:	4b8b      	ldr	r3, [pc, #556]	; (8007c4c <_dtoa_r+0x2dc>)
 8007a1e:	9301      	str	r3, [sp, #4]
 8007a20:	3303      	adds	r3, #3
 8007a22:	e7f3      	b.n	8007a0c <_dtoa_r+0x9c>
 8007a24:	2200      	movs	r2, #0
 8007a26:	2300      	movs	r3, #0
 8007a28:	4650      	mov	r0, sl
 8007a2a:	4659      	mov	r1, fp
 8007a2c:	f7f9 f86c 	bl	8000b08 <__aeabi_dcmpeq>
 8007a30:	ec4b ab19 	vmov	d9, sl, fp
 8007a34:	4680      	mov	r8, r0
 8007a36:	b158      	cbz	r0, 8007a50 <_dtoa_r+0xe0>
 8007a38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	6013      	str	r3, [r2, #0]
 8007a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 856b 	beq.w	800851c <_dtoa_r+0xbac>
 8007a46:	4883      	ldr	r0, [pc, #524]	; (8007c54 <_dtoa_r+0x2e4>)
 8007a48:	6018      	str	r0, [r3, #0]
 8007a4a:	1e43      	subs	r3, r0, #1
 8007a4c:	9301      	str	r3, [sp, #4]
 8007a4e:	e7df      	b.n	8007a10 <_dtoa_r+0xa0>
 8007a50:	ec4b ab10 	vmov	d0, sl, fp
 8007a54:	aa10      	add	r2, sp, #64	; 0x40
 8007a56:	a911      	add	r1, sp, #68	; 0x44
 8007a58:	4620      	mov	r0, r4
 8007a5a:	f001 f8b9 	bl	8008bd0 <__d2b>
 8007a5e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007a62:	ee08 0a10 	vmov	s16, r0
 8007a66:	2d00      	cmp	r5, #0
 8007a68:	f000 8084 	beq.w	8007b74 <_dtoa_r+0x204>
 8007a6c:	ee19 3a90 	vmov	r3, s19
 8007a70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a74:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007a78:	4656      	mov	r6, sl
 8007a7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007a7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a82:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007a86:	4b74      	ldr	r3, [pc, #464]	; (8007c58 <_dtoa_r+0x2e8>)
 8007a88:	2200      	movs	r2, #0
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	4639      	mov	r1, r7
 8007a8e:	f7f8 fc1b 	bl	80002c8 <__aeabi_dsub>
 8007a92:	a365      	add	r3, pc, #404	; (adr r3, 8007c28 <_dtoa_r+0x2b8>)
 8007a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a98:	f7f8 fdce 	bl	8000638 <__aeabi_dmul>
 8007a9c:	a364      	add	r3, pc, #400	; (adr r3, 8007c30 <_dtoa_r+0x2c0>)
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	f7f8 fc13 	bl	80002cc <__adddf3>
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	460f      	mov	r7, r1
 8007aac:	f7f8 fd5a 	bl	8000564 <__aeabi_i2d>
 8007ab0:	a361      	add	r3, pc, #388	; (adr r3, 8007c38 <_dtoa_r+0x2c8>)
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	f7f8 fdbf 	bl	8000638 <__aeabi_dmul>
 8007aba:	4602      	mov	r2, r0
 8007abc:	460b      	mov	r3, r1
 8007abe:	4630      	mov	r0, r6
 8007ac0:	4639      	mov	r1, r7
 8007ac2:	f7f8 fc03 	bl	80002cc <__adddf3>
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	460f      	mov	r7, r1
 8007aca:	f7f9 f865 	bl	8000b98 <__aeabi_d2iz>
 8007ace:	2200      	movs	r2, #0
 8007ad0:	9000      	str	r0, [sp, #0]
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	f7f9 f820 	bl	8000b1c <__aeabi_dcmplt>
 8007adc:	b150      	cbz	r0, 8007af4 <_dtoa_r+0x184>
 8007ade:	9800      	ldr	r0, [sp, #0]
 8007ae0:	f7f8 fd40 	bl	8000564 <__aeabi_i2d>
 8007ae4:	4632      	mov	r2, r6
 8007ae6:	463b      	mov	r3, r7
 8007ae8:	f7f9 f80e 	bl	8000b08 <__aeabi_dcmpeq>
 8007aec:	b910      	cbnz	r0, 8007af4 <_dtoa_r+0x184>
 8007aee:	9b00      	ldr	r3, [sp, #0]
 8007af0:	3b01      	subs	r3, #1
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	9b00      	ldr	r3, [sp, #0]
 8007af6:	2b16      	cmp	r3, #22
 8007af8:	d85a      	bhi.n	8007bb0 <_dtoa_r+0x240>
 8007afa:	9a00      	ldr	r2, [sp, #0]
 8007afc:	4b57      	ldr	r3, [pc, #348]	; (8007c5c <_dtoa_r+0x2ec>)
 8007afe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b06:	ec51 0b19 	vmov	r0, r1, d9
 8007b0a:	f7f9 f807 	bl	8000b1c <__aeabi_dcmplt>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	d050      	beq.n	8007bb4 <_dtoa_r+0x244>
 8007b12:	9b00      	ldr	r3, [sp, #0]
 8007b14:	3b01      	subs	r3, #1
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	2300      	movs	r3, #0
 8007b1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b1e:	1b5d      	subs	r5, r3, r5
 8007b20:	1e6b      	subs	r3, r5, #1
 8007b22:	9305      	str	r3, [sp, #20]
 8007b24:	bf45      	ittet	mi
 8007b26:	f1c5 0301 	rsbmi	r3, r5, #1
 8007b2a:	9304      	strmi	r3, [sp, #16]
 8007b2c:	2300      	movpl	r3, #0
 8007b2e:	2300      	movmi	r3, #0
 8007b30:	bf4c      	ite	mi
 8007b32:	9305      	strmi	r3, [sp, #20]
 8007b34:	9304      	strpl	r3, [sp, #16]
 8007b36:	9b00      	ldr	r3, [sp, #0]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	db3d      	blt.n	8007bb8 <_dtoa_r+0x248>
 8007b3c:	9b05      	ldr	r3, [sp, #20]
 8007b3e:	9a00      	ldr	r2, [sp, #0]
 8007b40:	920a      	str	r2, [sp, #40]	; 0x28
 8007b42:	4413      	add	r3, r2
 8007b44:	9305      	str	r3, [sp, #20]
 8007b46:	2300      	movs	r3, #0
 8007b48:	9307      	str	r3, [sp, #28]
 8007b4a:	9b06      	ldr	r3, [sp, #24]
 8007b4c:	2b09      	cmp	r3, #9
 8007b4e:	f200 8089 	bhi.w	8007c64 <_dtoa_r+0x2f4>
 8007b52:	2b05      	cmp	r3, #5
 8007b54:	bfc4      	itt	gt
 8007b56:	3b04      	subgt	r3, #4
 8007b58:	9306      	strgt	r3, [sp, #24]
 8007b5a:	9b06      	ldr	r3, [sp, #24]
 8007b5c:	f1a3 0302 	sub.w	r3, r3, #2
 8007b60:	bfcc      	ite	gt
 8007b62:	2500      	movgt	r5, #0
 8007b64:	2501      	movle	r5, #1
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	f200 8087 	bhi.w	8007c7a <_dtoa_r+0x30a>
 8007b6c:	e8df f003 	tbb	[pc, r3]
 8007b70:	59383a2d 	.word	0x59383a2d
 8007b74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007b78:	441d      	add	r5, r3
 8007b7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007b7e:	2b20      	cmp	r3, #32
 8007b80:	bfc1      	itttt	gt
 8007b82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007b86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007b8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007b8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007b92:	bfda      	itte	le
 8007b94:	f1c3 0320 	rsble	r3, r3, #32
 8007b98:	fa06 f003 	lslle.w	r0, r6, r3
 8007b9c:	4318      	orrgt	r0, r3
 8007b9e:	f7f8 fcd1 	bl	8000544 <__aeabi_ui2d>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	4606      	mov	r6, r0
 8007ba6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007baa:	3d01      	subs	r5, #1
 8007bac:	930e      	str	r3, [sp, #56]	; 0x38
 8007bae:	e76a      	b.n	8007a86 <_dtoa_r+0x116>
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e7b2      	b.n	8007b1a <_dtoa_r+0x1aa>
 8007bb4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007bb6:	e7b1      	b.n	8007b1c <_dtoa_r+0x1ac>
 8007bb8:	9b04      	ldr	r3, [sp, #16]
 8007bba:	9a00      	ldr	r2, [sp, #0]
 8007bbc:	1a9b      	subs	r3, r3, r2
 8007bbe:	9304      	str	r3, [sp, #16]
 8007bc0:	4253      	negs	r3, r2
 8007bc2:	9307      	str	r3, [sp, #28]
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	930a      	str	r3, [sp, #40]	; 0x28
 8007bc8:	e7bf      	b.n	8007b4a <_dtoa_r+0x1da>
 8007bca:	2300      	movs	r3, #0
 8007bcc:	9308      	str	r3, [sp, #32]
 8007bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	dc55      	bgt.n	8007c80 <_dtoa_r+0x310>
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007bda:	461a      	mov	r2, r3
 8007bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8007bde:	e00c      	b.n	8007bfa <_dtoa_r+0x28a>
 8007be0:	2301      	movs	r3, #1
 8007be2:	e7f3      	b.n	8007bcc <_dtoa_r+0x25c>
 8007be4:	2300      	movs	r3, #0
 8007be6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007be8:	9308      	str	r3, [sp, #32]
 8007bea:	9b00      	ldr	r3, [sp, #0]
 8007bec:	4413      	add	r3, r2
 8007bee:	9302      	str	r3, [sp, #8]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	9303      	str	r3, [sp, #12]
 8007bf6:	bfb8      	it	lt
 8007bf8:	2301      	movlt	r3, #1
 8007bfa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	6042      	str	r2, [r0, #4]
 8007c00:	2204      	movs	r2, #4
 8007c02:	f102 0614 	add.w	r6, r2, #20
 8007c06:	429e      	cmp	r6, r3
 8007c08:	6841      	ldr	r1, [r0, #4]
 8007c0a:	d93d      	bls.n	8007c88 <_dtoa_r+0x318>
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	f000 fcb7 	bl	8008580 <_Balloc>
 8007c12:	9001      	str	r0, [sp, #4]
 8007c14:	2800      	cmp	r0, #0
 8007c16:	d13b      	bne.n	8007c90 <_dtoa_r+0x320>
 8007c18:	4b11      	ldr	r3, [pc, #68]	; (8007c60 <_dtoa_r+0x2f0>)
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007c20:	e6c0      	b.n	80079a4 <_dtoa_r+0x34>
 8007c22:	2301      	movs	r3, #1
 8007c24:	e7df      	b.n	8007be6 <_dtoa_r+0x276>
 8007c26:	bf00      	nop
 8007c28:	636f4361 	.word	0x636f4361
 8007c2c:	3fd287a7 	.word	0x3fd287a7
 8007c30:	8b60c8b3 	.word	0x8b60c8b3
 8007c34:	3fc68a28 	.word	0x3fc68a28
 8007c38:	509f79fb 	.word	0x509f79fb
 8007c3c:	3fd34413 	.word	0x3fd34413
 8007c40:	08009f52 	.word	0x08009f52
 8007c44:	08009f69 	.word	0x08009f69
 8007c48:	7ff00000 	.word	0x7ff00000
 8007c4c:	08009f4e 	.word	0x08009f4e
 8007c50:	08009f45 	.word	0x08009f45
 8007c54:	08009e21 	.word	0x08009e21
 8007c58:	3ff80000 	.word	0x3ff80000
 8007c5c:	0800a060 	.word	0x0800a060
 8007c60:	08009fc4 	.word	0x08009fc4
 8007c64:	2501      	movs	r5, #1
 8007c66:	2300      	movs	r3, #0
 8007c68:	9306      	str	r3, [sp, #24]
 8007c6a:	9508      	str	r5, [sp, #32]
 8007c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007c74:	2200      	movs	r2, #0
 8007c76:	2312      	movs	r3, #18
 8007c78:	e7b0      	b.n	8007bdc <_dtoa_r+0x26c>
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	9308      	str	r3, [sp, #32]
 8007c7e:	e7f5      	b.n	8007c6c <_dtoa_r+0x2fc>
 8007c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007c86:	e7b8      	b.n	8007bfa <_dtoa_r+0x28a>
 8007c88:	3101      	adds	r1, #1
 8007c8a:	6041      	str	r1, [r0, #4]
 8007c8c:	0052      	lsls	r2, r2, #1
 8007c8e:	e7b8      	b.n	8007c02 <_dtoa_r+0x292>
 8007c90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c92:	9a01      	ldr	r2, [sp, #4]
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	2b0e      	cmp	r3, #14
 8007c9a:	f200 809d 	bhi.w	8007dd8 <_dtoa_r+0x468>
 8007c9e:	2d00      	cmp	r5, #0
 8007ca0:	f000 809a 	beq.w	8007dd8 <_dtoa_r+0x468>
 8007ca4:	9b00      	ldr	r3, [sp, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	dd32      	ble.n	8007d10 <_dtoa_r+0x3a0>
 8007caa:	4ab7      	ldr	r2, [pc, #732]	; (8007f88 <_dtoa_r+0x618>)
 8007cac:	f003 030f 	and.w	r3, r3, #15
 8007cb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007cb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cb8:	9b00      	ldr	r3, [sp, #0]
 8007cba:	05d8      	lsls	r0, r3, #23
 8007cbc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007cc0:	d516      	bpl.n	8007cf0 <_dtoa_r+0x380>
 8007cc2:	4bb2      	ldr	r3, [pc, #712]	; (8007f8c <_dtoa_r+0x61c>)
 8007cc4:	ec51 0b19 	vmov	r0, r1, d9
 8007cc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ccc:	f7f8 fdde 	bl	800088c <__aeabi_ddiv>
 8007cd0:	f007 070f 	and.w	r7, r7, #15
 8007cd4:	4682      	mov	sl, r0
 8007cd6:	468b      	mov	fp, r1
 8007cd8:	2503      	movs	r5, #3
 8007cda:	4eac      	ldr	r6, [pc, #688]	; (8007f8c <_dtoa_r+0x61c>)
 8007cdc:	b957      	cbnz	r7, 8007cf4 <_dtoa_r+0x384>
 8007cde:	4642      	mov	r2, r8
 8007ce0:	464b      	mov	r3, r9
 8007ce2:	4650      	mov	r0, sl
 8007ce4:	4659      	mov	r1, fp
 8007ce6:	f7f8 fdd1 	bl	800088c <__aeabi_ddiv>
 8007cea:	4682      	mov	sl, r0
 8007cec:	468b      	mov	fp, r1
 8007cee:	e028      	b.n	8007d42 <_dtoa_r+0x3d2>
 8007cf0:	2502      	movs	r5, #2
 8007cf2:	e7f2      	b.n	8007cda <_dtoa_r+0x36a>
 8007cf4:	07f9      	lsls	r1, r7, #31
 8007cf6:	d508      	bpl.n	8007d0a <_dtoa_r+0x39a>
 8007cf8:	4640      	mov	r0, r8
 8007cfa:	4649      	mov	r1, r9
 8007cfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d00:	f7f8 fc9a 	bl	8000638 <__aeabi_dmul>
 8007d04:	3501      	adds	r5, #1
 8007d06:	4680      	mov	r8, r0
 8007d08:	4689      	mov	r9, r1
 8007d0a:	107f      	asrs	r7, r7, #1
 8007d0c:	3608      	adds	r6, #8
 8007d0e:	e7e5      	b.n	8007cdc <_dtoa_r+0x36c>
 8007d10:	f000 809b 	beq.w	8007e4a <_dtoa_r+0x4da>
 8007d14:	9b00      	ldr	r3, [sp, #0]
 8007d16:	4f9d      	ldr	r7, [pc, #628]	; (8007f8c <_dtoa_r+0x61c>)
 8007d18:	425e      	negs	r6, r3
 8007d1a:	4b9b      	ldr	r3, [pc, #620]	; (8007f88 <_dtoa_r+0x618>)
 8007d1c:	f006 020f 	and.w	r2, r6, #15
 8007d20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d28:	ec51 0b19 	vmov	r0, r1, d9
 8007d2c:	f7f8 fc84 	bl	8000638 <__aeabi_dmul>
 8007d30:	1136      	asrs	r6, r6, #4
 8007d32:	4682      	mov	sl, r0
 8007d34:	468b      	mov	fp, r1
 8007d36:	2300      	movs	r3, #0
 8007d38:	2502      	movs	r5, #2
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	d17a      	bne.n	8007e34 <_dtoa_r+0x4c4>
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1d3      	bne.n	8007cea <_dtoa_r+0x37a>
 8007d42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f000 8082 	beq.w	8007e4e <_dtoa_r+0x4de>
 8007d4a:	4b91      	ldr	r3, [pc, #580]	; (8007f90 <_dtoa_r+0x620>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	4650      	mov	r0, sl
 8007d50:	4659      	mov	r1, fp
 8007d52:	f7f8 fee3 	bl	8000b1c <__aeabi_dcmplt>
 8007d56:	2800      	cmp	r0, #0
 8007d58:	d079      	beq.n	8007e4e <_dtoa_r+0x4de>
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d076      	beq.n	8007e4e <_dtoa_r+0x4de>
 8007d60:	9b02      	ldr	r3, [sp, #8]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	dd36      	ble.n	8007dd4 <_dtoa_r+0x464>
 8007d66:	9b00      	ldr	r3, [sp, #0]
 8007d68:	4650      	mov	r0, sl
 8007d6a:	4659      	mov	r1, fp
 8007d6c:	1e5f      	subs	r7, r3, #1
 8007d6e:	2200      	movs	r2, #0
 8007d70:	4b88      	ldr	r3, [pc, #544]	; (8007f94 <_dtoa_r+0x624>)
 8007d72:	f7f8 fc61 	bl	8000638 <__aeabi_dmul>
 8007d76:	9e02      	ldr	r6, [sp, #8]
 8007d78:	4682      	mov	sl, r0
 8007d7a:	468b      	mov	fp, r1
 8007d7c:	3501      	adds	r5, #1
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f7f8 fbf0 	bl	8000564 <__aeabi_i2d>
 8007d84:	4652      	mov	r2, sl
 8007d86:	465b      	mov	r3, fp
 8007d88:	f7f8 fc56 	bl	8000638 <__aeabi_dmul>
 8007d8c:	4b82      	ldr	r3, [pc, #520]	; (8007f98 <_dtoa_r+0x628>)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f7f8 fa9c 	bl	80002cc <__adddf3>
 8007d94:	46d0      	mov	r8, sl
 8007d96:	46d9      	mov	r9, fp
 8007d98:	4682      	mov	sl, r0
 8007d9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007d9e:	2e00      	cmp	r6, #0
 8007da0:	d158      	bne.n	8007e54 <_dtoa_r+0x4e4>
 8007da2:	4b7e      	ldr	r3, [pc, #504]	; (8007f9c <_dtoa_r+0x62c>)
 8007da4:	2200      	movs	r2, #0
 8007da6:	4640      	mov	r0, r8
 8007da8:	4649      	mov	r1, r9
 8007daa:	f7f8 fa8d 	bl	80002c8 <__aeabi_dsub>
 8007dae:	4652      	mov	r2, sl
 8007db0:	465b      	mov	r3, fp
 8007db2:	4680      	mov	r8, r0
 8007db4:	4689      	mov	r9, r1
 8007db6:	f7f8 fecf 	bl	8000b58 <__aeabi_dcmpgt>
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	f040 8295 	bne.w	80082ea <_dtoa_r+0x97a>
 8007dc0:	4652      	mov	r2, sl
 8007dc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007dc6:	4640      	mov	r0, r8
 8007dc8:	4649      	mov	r1, r9
 8007dca:	f7f8 fea7 	bl	8000b1c <__aeabi_dcmplt>
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	f040 8289 	bne.w	80082e6 <_dtoa_r+0x976>
 8007dd4:	ec5b ab19 	vmov	sl, fp, d9
 8007dd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f2c0 8148 	blt.w	8008070 <_dtoa_r+0x700>
 8007de0:	9a00      	ldr	r2, [sp, #0]
 8007de2:	2a0e      	cmp	r2, #14
 8007de4:	f300 8144 	bgt.w	8008070 <_dtoa_r+0x700>
 8007de8:	4b67      	ldr	r3, [pc, #412]	; (8007f88 <_dtoa_r+0x618>)
 8007dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dee:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f280 80d5 	bge.w	8007fa4 <_dtoa_r+0x634>
 8007dfa:	9b03      	ldr	r3, [sp, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f300 80d1 	bgt.w	8007fa4 <_dtoa_r+0x634>
 8007e02:	f040 826f 	bne.w	80082e4 <_dtoa_r+0x974>
 8007e06:	4b65      	ldr	r3, [pc, #404]	; (8007f9c <_dtoa_r+0x62c>)
 8007e08:	2200      	movs	r2, #0
 8007e0a:	4640      	mov	r0, r8
 8007e0c:	4649      	mov	r1, r9
 8007e0e:	f7f8 fc13 	bl	8000638 <__aeabi_dmul>
 8007e12:	4652      	mov	r2, sl
 8007e14:	465b      	mov	r3, fp
 8007e16:	f7f8 fe95 	bl	8000b44 <__aeabi_dcmpge>
 8007e1a:	9e03      	ldr	r6, [sp, #12]
 8007e1c:	4637      	mov	r7, r6
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	f040 8245 	bne.w	80082ae <_dtoa_r+0x93e>
 8007e24:	9d01      	ldr	r5, [sp, #4]
 8007e26:	2331      	movs	r3, #49	; 0x31
 8007e28:	f805 3b01 	strb.w	r3, [r5], #1
 8007e2c:	9b00      	ldr	r3, [sp, #0]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	e240      	b.n	80082b6 <_dtoa_r+0x946>
 8007e34:	07f2      	lsls	r2, r6, #31
 8007e36:	d505      	bpl.n	8007e44 <_dtoa_r+0x4d4>
 8007e38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e3c:	f7f8 fbfc 	bl	8000638 <__aeabi_dmul>
 8007e40:	3501      	adds	r5, #1
 8007e42:	2301      	movs	r3, #1
 8007e44:	1076      	asrs	r6, r6, #1
 8007e46:	3708      	adds	r7, #8
 8007e48:	e777      	b.n	8007d3a <_dtoa_r+0x3ca>
 8007e4a:	2502      	movs	r5, #2
 8007e4c:	e779      	b.n	8007d42 <_dtoa_r+0x3d2>
 8007e4e:	9f00      	ldr	r7, [sp, #0]
 8007e50:	9e03      	ldr	r6, [sp, #12]
 8007e52:	e794      	b.n	8007d7e <_dtoa_r+0x40e>
 8007e54:	9901      	ldr	r1, [sp, #4]
 8007e56:	4b4c      	ldr	r3, [pc, #304]	; (8007f88 <_dtoa_r+0x618>)
 8007e58:	4431      	add	r1, r6
 8007e5a:	910d      	str	r1, [sp, #52]	; 0x34
 8007e5c:	9908      	ldr	r1, [sp, #32]
 8007e5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007e62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e66:	2900      	cmp	r1, #0
 8007e68:	d043      	beq.n	8007ef2 <_dtoa_r+0x582>
 8007e6a:	494d      	ldr	r1, [pc, #308]	; (8007fa0 <_dtoa_r+0x630>)
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	f7f8 fd0d 	bl	800088c <__aeabi_ddiv>
 8007e72:	4652      	mov	r2, sl
 8007e74:	465b      	mov	r3, fp
 8007e76:	f7f8 fa27 	bl	80002c8 <__aeabi_dsub>
 8007e7a:	9d01      	ldr	r5, [sp, #4]
 8007e7c:	4682      	mov	sl, r0
 8007e7e:	468b      	mov	fp, r1
 8007e80:	4649      	mov	r1, r9
 8007e82:	4640      	mov	r0, r8
 8007e84:	f7f8 fe88 	bl	8000b98 <__aeabi_d2iz>
 8007e88:	4606      	mov	r6, r0
 8007e8a:	f7f8 fb6b 	bl	8000564 <__aeabi_i2d>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4640      	mov	r0, r8
 8007e94:	4649      	mov	r1, r9
 8007e96:	f7f8 fa17 	bl	80002c8 <__aeabi_dsub>
 8007e9a:	3630      	adds	r6, #48	; 0x30
 8007e9c:	f805 6b01 	strb.w	r6, [r5], #1
 8007ea0:	4652      	mov	r2, sl
 8007ea2:	465b      	mov	r3, fp
 8007ea4:	4680      	mov	r8, r0
 8007ea6:	4689      	mov	r9, r1
 8007ea8:	f7f8 fe38 	bl	8000b1c <__aeabi_dcmplt>
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d163      	bne.n	8007f78 <_dtoa_r+0x608>
 8007eb0:	4642      	mov	r2, r8
 8007eb2:	464b      	mov	r3, r9
 8007eb4:	4936      	ldr	r1, [pc, #216]	; (8007f90 <_dtoa_r+0x620>)
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	f7f8 fa06 	bl	80002c8 <__aeabi_dsub>
 8007ebc:	4652      	mov	r2, sl
 8007ebe:	465b      	mov	r3, fp
 8007ec0:	f7f8 fe2c 	bl	8000b1c <__aeabi_dcmplt>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	f040 80b5 	bne.w	8008034 <_dtoa_r+0x6c4>
 8007eca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ecc:	429d      	cmp	r5, r3
 8007ece:	d081      	beq.n	8007dd4 <_dtoa_r+0x464>
 8007ed0:	4b30      	ldr	r3, [pc, #192]	; (8007f94 <_dtoa_r+0x624>)
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	4650      	mov	r0, sl
 8007ed6:	4659      	mov	r1, fp
 8007ed8:	f7f8 fbae 	bl	8000638 <__aeabi_dmul>
 8007edc:	4b2d      	ldr	r3, [pc, #180]	; (8007f94 <_dtoa_r+0x624>)
 8007ede:	4682      	mov	sl, r0
 8007ee0:	468b      	mov	fp, r1
 8007ee2:	4640      	mov	r0, r8
 8007ee4:	4649      	mov	r1, r9
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f7f8 fba6 	bl	8000638 <__aeabi_dmul>
 8007eec:	4680      	mov	r8, r0
 8007eee:	4689      	mov	r9, r1
 8007ef0:	e7c6      	b.n	8007e80 <_dtoa_r+0x510>
 8007ef2:	4650      	mov	r0, sl
 8007ef4:	4659      	mov	r1, fp
 8007ef6:	f7f8 fb9f 	bl	8000638 <__aeabi_dmul>
 8007efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007efc:	9d01      	ldr	r5, [sp, #4]
 8007efe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f00:	4682      	mov	sl, r0
 8007f02:	468b      	mov	fp, r1
 8007f04:	4649      	mov	r1, r9
 8007f06:	4640      	mov	r0, r8
 8007f08:	f7f8 fe46 	bl	8000b98 <__aeabi_d2iz>
 8007f0c:	4606      	mov	r6, r0
 8007f0e:	f7f8 fb29 	bl	8000564 <__aeabi_i2d>
 8007f12:	3630      	adds	r6, #48	; 0x30
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4640      	mov	r0, r8
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	f7f8 f9d4 	bl	80002c8 <__aeabi_dsub>
 8007f20:	f805 6b01 	strb.w	r6, [r5], #1
 8007f24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f26:	429d      	cmp	r5, r3
 8007f28:	4680      	mov	r8, r0
 8007f2a:	4689      	mov	r9, r1
 8007f2c:	f04f 0200 	mov.w	r2, #0
 8007f30:	d124      	bne.n	8007f7c <_dtoa_r+0x60c>
 8007f32:	4b1b      	ldr	r3, [pc, #108]	; (8007fa0 <_dtoa_r+0x630>)
 8007f34:	4650      	mov	r0, sl
 8007f36:	4659      	mov	r1, fp
 8007f38:	f7f8 f9c8 	bl	80002cc <__adddf3>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	4640      	mov	r0, r8
 8007f42:	4649      	mov	r1, r9
 8007f44:	f7f8 fe08 	bl	8000b58 <__aeabi_dcmpgt>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	d173      	bne.n	8008034 <_dtoa_r+0x6c4>
 8007f4c:	4652      	mov	r2, sl
 8007f4e:	465b      	mov	r3, fp
 8007f50:	4913      	ldr	r1, [pc, #76]	; (8007fa0 <_dtoa_r+0x630>)
 8007f52:	2000      	movs	r0, #0
 8007f54:	f7f8 f9b8 	bl	80002c8 <__aeabi_dsub>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7f8 fddc 	bl	8000b1c <__aeabi_dcmplt>
 8007f64:	2800      	cmp	r0, #0
 8007f66:	f43f af35 	beq.w	8007dd4 <_dtoa_r+0x464>
 8007f6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007f6c:	1e6b      	subs	r3, r5, #1
 8007f6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f74:	2b30      	cmp	r3, #48	; 0x30
 8007f76:	d0f8      	beq.n	8007f6a <_dtoa_r+0x5fa>
 8007f78:	9700      	str	r7, [sp, #0]
 8007f7a:	e049      	b.n	8008010 <_dtoa_r+0x6a0>
 8007f7c:	4b05      	ldr	r3, [pc, #20]	; (8007f94 <_dtoa_r+0x624>)
 8007f7e:	f7f8 fb5b 	bl	8000638 <__aeabi_dmul>
 8007f82:	4680      	mov	r8, r0
 8007f84:	4689      	mov	r9, r1
 8007f86:	e7bd      	b.n	8007f04 <_dtoa_r+0x594>
 8007f88:	0800a060 	.word	0x0800a060
 8007f8c:	0800a038 	.word	0x0800a038
 8007f90:	3ff00000 	.word	0x3ff00000
 8007f94:	40240000 	.word	0x40240000
 8007f98:	401c0000 	.word	0x401c0000
 8007f9c:	40140000 	.word	0x40140000
 8007fa0:	3fe00000 	.word	0x3fe00000
 8007fa4:	9d01      	ldr	r5, [sp, #4]
 8007fa6:	4656      	mov	r6, sl
 8007fa8:	465f      	mov	r7, fp
 8007faa:	4642      	mov	r2, r8
 8007fac:	464b      	mov	r3, r9
 8007fae:	4630      	mov	r0, r6
 8007fb0:	4639      	mov	r1, r7
 8007fb2:	f7f8 fc6b 	bl	800088c <__aeabi_ddiv>
 8007fb6:	f7f8 fdef 	bl	8000b98 <__aeabi_d2iz>
 8007fba:	4682      	mov	sl, r0
 8007fbc:	f7f8 fad2 	bl	8000564 <__aeabi_i2d>
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	464b      	mov	r3, r9
 8007fc4:	f7f8 fb38 	bl	8000638 <__aeabi_dmul>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	4630      	mov	r0, r6
 8007fce:	4639      	mov	r1, r7
 8007fd0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007fd4:	f7f8 f978 	bl	80002c8 <__aeabi_dsub>
 8007fd8:	f805 6b01 	strb.w	r6, [r5], #1
 8007fdc:	9e01      	ldr	r6, [sp, #4]
 8007fde:	9f03      	ldr	r7, [sp, #12]
 8007fe0:	1bae      	subs	r6, r5, r6
 8007fe2:	42b7      	cmp	r7, r6
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	d135      	bne.n	8008056 <_dtoa_r+0x6e6>
 8007fea:	f7f8 f96f 	bl	80002cc <__adddf3>
 8007fee:	4642      	mov	r2, r8
 8007ff0:	464b      	mov	r3, r9
 8007ff2:	4606      	mov	r6, r0
 8007ff4:	460f      	mov	r7, r1
 8007ff6:	f7f8 fdaf 	bl	8000b58 <__aeabi_dcmpgt>
 8007ffa:	b9d0      	cbnz	r0, 8008032 <_dtoa_r+0x6c2>
 8007ffc:	4642      	mov	r2, r8
 8007ffe:	464b      	mov	r3, r9
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 fd80 	bl	8000b08 <__aeabi_dcmpeq>
 8008008:	b110      	cbz	r0, 8008010 <_dtoa_r+0x6a0>
 800800a:	f01a 0f01 	tst.w	sl, #1
 800800e:	d110      	bne.n	8008032 <_dtoa_r+0x6c2>
 8008010:	4620      	mov	r0, r4
 8008012:	ee18 1a10 	vmov	r1, s16
 8008016:	f000 faf3 	bl	8008600 <_Bfree>
 800801a:	2300      	movs	r3, #0
 800801c:	9800      	ldr	r0, [sp, #0]
 800801e:	702b      	strb	r3, [r5, #0]
 8008020:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008022:	3001      	adds	r0, #1
 8008024:	6018      	str	r0, [r3, #0]
 8008026:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008028:	2b00      	cmp	r3, #0
 800802a:	f43f acf1 	beq.w	8007a10 <_dtoa_r+0xa0>
 800802e:	601d      	str	r5, [r3, #0]
 8008030:	e4ee      	b.n	8007a10 <_dtoa_r+0xa0>
 8008032:	9f00      	ldr	r7, [sp, #0]
 8008034:	462b      	mov	r3, r5
 8008036:	461d      	mov	r5, r3
 8008038:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800803c:	2a39      	cmp	r2, #57	; 0x39
 800803e:	d106      	bne.n	800804e <_dtoa_r+0x6de>
 8008040:	9a01      	ldr	r2, [sp, #4]
 8008042:	429a      	cmp	r2, r3
 8008044:	d1f7      	bne.n	8008036 <_dtoa_r+0x6c6>
 8008046:	9901      	ldr	r1, [sp, #4]
 8008048:	2230      	movs	r2, #48	; 0x30
 800804a:	3701      	adds	r7, #1
 800804c:	700a      	strb	r2, [r1, #0]
 800804e:	781a      	ldrb	r2, [r3, #0]
 8008050:	3201      	adds	r2, #1
 8008052:	701a      	strb	r2, [r3, #0]
 8008054:	e790      	b.n	8007f78 <_dtoa_r+0x608>
 8008056:	4ba6      	ldr	r3, [pc, #664]	; (80082f0 <_dtoa_r+0x980>)
 8008058:	2200      	movs	r2, #0
 800805a:	f7f8 faed 	bl	8000638 <__aeabi_dmul>
 800805e:	2200      	movs	r2, #0
 8008060:	2300      	movs	r3, #0
 8008062:	4606      	mov	r6, r0
 8008064:	460f      	mov	r7, r1
 8008066:	f7f8 fd4f 	bl	8000b08 <__aeabi_dcmpeq>
 800806a:	2800      	cmp	r0, #0
 800806c:	d09d      	beq.n	8007faa <_dtoa_r+0x63a>
 800806e:	e7cf      	b.n	8008010 <_dtoa_r+0x6a0>
 8008070:	9a08      	ldr	r2, [sp, #32]
 8008072:	2a00      	cmp	r2, #0
 8008074:	f000 80d7 	beq.w	8008226 <_dtoa_r+0x8b6>
 8008078:	9a06      	ldr	r2, [sp, #24]
 800807a:	2a01      	cmp	r2, #1
 800807c:	f300 80ba 	bgt.w	80081f4 <_dtoa_r+0x884>
 8008080:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008082:	2a00      	cmp	r2, #0
 8008084:	f000 80b2 	beq.w	80081ec <_dtoa_r+0x87c>
 8008088:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800808c:	9e07      	ldr	r6, [sp, #28]
 800808e:	9d04      	ldr	r5, [sp, #16]
 8008090:	9a04      	ldr	r2, [sp, #16]
 8008092:	441a      	add	r2, r3
 8008094:	9204      	str	r2, [sp, #16]
 8008096:	9a05      	ldr	r2, [sp, #20]
 8008098:	2101      	movs	r1, #1
 800809a:	441a      	add	r2, r3
 800809c:	4620      	mov	r0, r4
 800809e:	9205      	str	r2, [sp, #20]
 80080a0:	f000 fb66 	bl	8008770 <__i2b>
 80080a4:	4607      	mov	r7, r0
 80080a6:	2d00      	cmp	r5, #0
 80080a8:	dd0c      	ble.n	80080c4 <_dtoa_r+0x754>
 80080aa:	9b05      	ldr	r3, [sp, #20]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	dd09      	ble.n	80080c4 <_dtoa_r+0x754>
 80080b0:	42ab      	cmp	r3, r5
 80080b2:	9a04      	ldr	r2, [sp, #16]
 80080b4:	bfa8      	it	ge
 80080b6:	462b      	movge	r3, r5
 80080b8:	1ad2      	subs	r2, r2, r3
 80080ba:	9204      	str	r2, [sp, #16]
 80080bc:	9a05      	ldr	r2, [sp, #20]
 80080be:	1aed      	subs	r5, r5, r3
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	9305      	str	r3, [sp, #20]
 80080c4:	9b07      	ldr	r3, [sp, #28]
 80080c6:	b31b      	cbz	r3, 8008110 <_dtoa_r+0x7a0>
 80080c8:	9b08      	ldr	r3, [sp, #32]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 80af 	beq.w	800822e <_dtoa_r+0x8be>
 80080d0:	2e00      	cmp	r6, #0
 80080d2:	dd13      	ble.n	80080fc <_dtoa_r+0x78c>
 80080d4:	4639      	mov	r1, r7
 80080d6:	4632      	mov	r2, r6
 80080d8:	4620      	mov	r0, r4
 80080da:	f000 fc09 	bl	80088f0 <__pow5mult>
 80080de:	ee18 2a10 	vmov	r2, s16
 80080e2:	4601      	mov	r1, r0
 80080e4:	4607      	mov	r7, r0
 80080e6:	4620      	mov	r0, r4
 80080e8:	f000 fb58 	bl	800879c <__multiply>
 80080ec:	ee18 1a10 	vmov	r1, s16
 80080f0:	4680      	mov	r8, r0
 80080f2:	4620      	mov	r0, r4
 80080f4:	f000 fa84 	bl	8008600 <_Bfree>
 80080f8:	ee08 8a10 	vmov	s16, r8
 80080fc:	9b07      	ldr	r3, [sp, #28]
 80080fe:	1b9a      	subs	r2, r3, r6
 8008100:	d006      	beq.n	8008110 <_dtoa_r+0x7a0>
 8008102:	ee18 1a10 	vmov	r1, s16
 8008106:	4620      	mov	r0, r4
 8008108:	f000 fbf2 	bl	80088f0 <__pow5mult>
 800810c:	ee08 0a10 	vmov	s16, r0
 8008110:	2101      	movs	r1, #1
 8008112:	4620      	mov	r0, r4
 8008114:	f000 fb2c 	bl	8008770 <__i2b>
 8008118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800811a:	2b00      	cmp	r3, #0
 800811c:	4606      	mov	r6, r0
 800811e:	f340 8088 	ble.w	8008232 <_dtoa_r+0x8c2>
 8008122:	461a      	mov	r2, r3
 8008124:	4601      	mov	r1, r0
 8008126:	4620      	mov	r0, r4
 8008128:	f000 fbe2 	bl	80088f0 <__pow5mult>
 800812c:	9b06      	ldr	r3, [sp, #24]
 800812e:	2b01      	cmp	r3, #1
 8008130:	4606      	mov	r6, r0
 8008132:	f340 8081 	ble.w	8008238 <_dtoa_r+0x8c8>
 8008136:	f04f 0800 	mov.w	r8, #0
 800813a:	6933      	ldr	r3, [r6, #16]
 800813c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008140:	6918      	ldr	r0, [r3, #16]
 8008142:	f000 fac5 	bl	80086d0 <__hi0bits>
 8008146:	f1c0 0020 	rsb	r0, r0, #32
 800814a:	9b05      	ldr	r3, [sp, #20]
 800814c:	4418      	add	r0, r3
 800814e:	f010 001f 	ands.w	r0, r0, #31
 8008152:	f000 8092 	beq.w	800827a <_dtoa_r+0x90a>
 8008156:	f1c0 0320 	rsb	r3, r0, #32
 800815a:	2b04      	cmp	r3, #4
 800815c:	f340 808a 	ble.w	8008274 <_dtoa_r+0x904>
 8008160:	f1c0 001c 	rsb	r0, r0, #28
 8008164:	9b04      	ldr	r3, [sp, #16]
 8008166:	4403      	add	r3, r0
 8008168:	9304      	str	r3, [sp, #16]
 800816a:	9b05      	ldr	r3, [sp, #20]
 800816c:	4403      	add	r3, r0
 800816e:	4405      	add	r5, r0
 8008170:	9305      	str	r3, [sp, #20]
 8008172:	9b04      	ldr	r3, [sp, #16]
 8008174:	2b00      	cmp	r3, #0
 8008176:	dd07      	ble.n	8008188 <_dtoa_r+0x818>
 8008178:	ee18 1a10 	vmov	r1, s16
 800817c:	461a      	mov	r2, r3
 800817e:	4620      	mov	r0, r4
 8008180:	f000 fc10 	bl	80089a4 <__lshift>
 8008184:	ee08 0a10 	vmov	s16, r0
 8008188:	9b05      	ldr	r3, [sp, #20]
 800818a:	2b00      	cmp	r3, #0
 800818c:	dd05      	ble.n	800819a <_dtoa_r+0x82a>
 800818e:	4631      	mov	r1, r6
 8008190:	461a      	mov	r2, r3
 8008192:	4620      	mov	r0, r4
 8008194:	f000 fc06 	bl	80089a4 <__lshift>
 8008198:	4606      	mov	r6, r0
 800819a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819c:	2b00      	cmp	r3, #0
 800819e:	d06e      	beq.n	800827e <_dtoa_r+0x90e>
 80081a0:	ee18 0a10 	vmov	r0, s16
 80081a4:	4631      	mov	r1, r6
 80081a6:	f000 fc6d 	bl	8008a84 <__mcmp>
 80081aa:	2800      	cmp	r0, #0
 80081ac:	da67      	bge.n	800827e <_dtoa_r+0x90e>
 80081ae:	9b00      	ldr	r3, [sp, #0]
 80081b0:	3b01      	subs	r3, #1
 80081b2:	ee18 1a10 	vmov	r1, s16
 80081b6:	9300      	str	r3, [sp, #0]
 80081b8:	220a      	movs	r2, #10
 80081ba:	2300      	movs	r3, #0
 80081bc:	4620      	mov	r0, r4
 80081be:	f000 fa41 	bl	8008644 <__multadd>
 80081c2:	9b08      	ldr	r3, [sp, #32]
 80081c4:	ee08 0a10 	vmov	s16, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 81b1 	beq.w	8008530 <_dtoa_r+0xbc0>
 80081ce:	2300      	movs	r3, #0
 80081d0:	4639      	mov	r1, r7
 80081d2:	220a      	movs	r2, #10
 80081d4:	4620      	mov	r0, r4
 80081d6:	f000 fa35 	bl	8008644 <__multadd>
 80081da:	9b02      	ldr	r3, [sp, #8]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	4607      	mov	r7, r0
 80081e0:	f300 808e 	bgt.w	8008300 <_dtoa_r+0x990>
 80081e4:	9b06      	ldr	r3, [sp, #24]
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	dc51      	bgt.n	800828e <_dtoa_r+0x91e>
 80081ea:	e089      	b.n	8008300 <_dtoa_r+0x990>
 80081ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80081ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80081f2:	e74b      	b.n	800808c <_dtoa_r+0x71c>
 80081f4:	9b03      	ldr	r3, [sp, #12]
 80081f6:	1e5e      	subs	r6, r3, #1
 80081f8:	9b07      	ldr	r3, [sp, #28]
 80081fa:	42b3      	cmp	r3, r6
 80081fc:	bfbf      	itttt	lt
 80081fe:	9b07      	ldrlt	r3, [sp, #28]
 8008200:	9607      	strlt	r6, [sp, #28]
 8008202:	1af2      	sublt	r2, r6, r3
 8008204:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008206:	bfb6      	itet	lt
 8008208:	189b      	addlt	r3, r3, r2
 800820a:	1b9e      	subge	r6, r3, r6
 800820c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800820e:	9b03      	ldr	r3, [sp, #12]
 8008210:	bfb8      	it	lt
 8008212:	2600      	movlt	r6, #0
 8008214:	2b00      	cmp	r3, #0
 8008216:	bfb7      	itett	lt
 8008218:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800821c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008220:	1a9d      	sublt	r5, r3, r2
 8008222:	2300      	movlt	r3, #0
 8008224:	e734      	b.n	8008090 <_dtoa_r+0x720>
 8008226:	9e07      	ldr	r6, [sp, #28]
 8008228:	9d04      	ldr	r5, [sp, #16]
 800822a:	9f08      	ldr	r7, [sp, #32]
 800822c:	e73b      	b.n	80080a6 <_dtoa_r+0x736>
 800822e:	9a07      	ldr	r2, [sp, #28]
 8008230:	e767      	b.n	8008102 <_dtoa_r+0x792>
 8008232:	9b06      	ldr	r3, [sp, #24]
 8008234:	2b01      	cmp	r3, #1
 8008236:	dc18      	bgt.n	800826a <_dtoa_r+0x8fa>
 8008238:	f1ba 0f00 	cmp.w	sl, #0
 800823c:	d115      	bne.n	800826a <_dtoa_r+0x8fa>
 800823e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008242:	b993      	cbnz	r3, 800826a <_dtoa_r+0x8fa>
 8008244:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008248:	0d1b      	lsrs	r3, r3, #20
 800824a:	051b      	lsls	r3, r3, #20
 800824c:	b183      	cbz	r3, 8008270 <_dtoa_r+0x900>
 800824e:	9b04      	ldr	r3, [sp, #16]
 8008250:	3301      	adds	r3, #1
 8008252:	9304      	str	r3, [sp, #16]
 8008254:	9b05      	ldr	r3, [sp, #20]
 8008256:	3301      	adds	r3, #1
 8008258:	9305      	str	r3, [sp, #20]
 800825a:	f04f 0801 	mov.w	r8, #1
 800825e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008260:	2b00      	cmp	r3, #0
 8008262:	f47f af6a 	bne.w	800813a <_dtoa_r+0x7ca>
 8008266:	2001      	movs	r0, #1
 8008268:	e76f      	b.n	800814a <_dtoa_r+0x7da>
 800826a:	f04f 0800 	mov.w	r8, #0
 800826e:	e7f6      	b.n	800825e <_dtoa_r+0x8ee>
 8008270:	4698      	mov	r8, r3
 8008272:	e7f4      	b.n	800825e <_dtoa_r+0x8ee>
 8008274:	f43f af7d 	beq.w	8008172 <_dtoa_r+0x802>
 8008278:	4618      	mov	r0, r3
 800827a:	301c      	adds	r0, #28
 800827c:	e772      	b.n	8008164 <_dtoa_r+0x7f4>
 800827e:	9b03      	ldr	r3, [sp, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	dc37      	bgt.n	80082f4 <_dtoa_r+0x984>
 8008284:	9b06      	ldr	r3, [sp, #24]
 8008286:	2b02      	cmp	r3, #2
 8008288:	dd34      	ble.n	80082f4 <_dtoa_r+0x984>
 800828a:	9b03      	ldr	r3, [sp, #12]
 800828c:	9302      	str	r3, [sp, #8]
 800828e:	9b02      	ldr	r3, [sp, #8]
 8008290:	b96b      	cbnz	r3, 80082ae <_dtoa_r+0x93e>
 8008292:	4631      	mov	r1, r6
 8008294:	2205      	movs	r2, #5
 8008296:	4620      	mov	r0, r4
 8008298:	f000 f9d4 	bl	8008644 <__multadd>
 800829c:	4601      	mov	r1, r0
 800829e:	4606      	mov	r6, r0
 80082a0:	ee18 0a10 	vmov	r0, s16
 80082a4:	f000 fbee 	bl	8008a84 <__mcmp>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	f73f adbb 	bgt.w	8007e24 <_dtoa_r+0x4b4>
 80082ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082b0:	9d01      	ldr	r5, [sp, #4]
 80082b2:	43db      	mvns	r3, r3
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	f04f 0800 	mov.w	r8, #0
 80082ba:	4631      	mov	r1, r6
 80082bc:	4620      	mov	r0, r4
 80082be:	f000 f99f 	bl	8008600 <_Bfree>
 80082c2:	2f00      	cmp	r7, #0
 80082c4:	f43f aea4 	beq.w	8008010 <_dtoa_r+0x6a0>
 80082c8:	f1b8 0f00 	cmp.w	r8, #0
 80082cc:	d005      	beq.n	80082da <_dtoa_r+0x96a>
 80082ce:	45b8      	cmp	r8, r7
 80082d0:	d003      	beq.n	80082da <_dtoa_r+0x96a>
 80082d2:	4641      	mov	r1, r8
 80082d4:	4620      	mov	r0, r4
 80082d6:	f000 f993 	bl	8008600 <_Bfree>
 80082da:	4639      	mov	r1, r7
 80082dc:	4620      	mov	r0, r4
 80082de:	f000 f98f 	bl	8008600 <_Bfree>
 80082e2:	e695      	b.n	8008010 <_dtoa_r+0x6a0>
 80082e4:	2600      	movs	r6, #0
 80082e6:	4637      	mov	r7, r6
 80082e8:	e7e1      	b.n	80082ae <_dtoa_r+0x93e>
 80082ea:	9700      	str	r7, [sp, #0]
 80082ec:	4637      	mov	r7, r6
 80082ee:	e599      	b.n	8007e24 <_dtoa_r+0x4b4>
 80082f0:	40240000 	.word	0x40240000
 80082f4:	9b08      	ldr	r3, [sp, #32]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f000 80ca 	beq.w	8008490 <_dtoa_r+0xb20>
 80082fc:	9b03      	ldr	r3, [sp, #12]
 80082fe:	9302      	str	r3, [sp, #8]
 8008300:	2d00      	cmp	r5, #0
 8008302:	dd05      	ble.n	8008310 <_dtoa_r+0x9a0>
 8008304:	4639      	mov	r1, r7
 8008306:	462a      	mov	r2, r5
 8008308:	4620      	mov	r0, r4
 800830a:	f000 fb4b 	bl	80089a4 <__lshift>
 800830e:	4607      	mov	r7, r0
 8008310:	f1b8 0f00 	cmp.w	r8, #0
 8008314:	d05b      	beq.n	80083ce <_dtoa_r+0xa5e>
 8008316:	6879      	ldr	r1, [r7, #4]
 8008318:	4620      	mov	r0, r4
 800831a:	f000 f931 	bl	8008580 <_Balloc>
 800831e:	4605      	mov	r5, r0
 8008320:	b928      	cbnz	r0, 800832e <_dtoa_r+0x9be>
 8008322:	4b87      	ldr	r3, [pc, #540]	; (8008540 <_dtoa_r+0xbd0>)
 8008324:	4602      	mov	r2, r0
 8008326:	f240 21ea 	movw	r1, #746	; 0x2ea
 800832a:	f7ff bb3b 	b.w	80079a4 <_dtoa_r+0x34>
 800832e:	693a      	ldr	r2, [r7, #16]
 8008330:	3202      	adds	r2, #2
 8008332:	0092      	lsls	r2, r2, #2
 8008334:	f107 010c 	add.w	r1, r7, #12
 8008338:	300c      	adds	r0, #12
 800833a:	f000 f913 	bl	8008564 <memcpy>
 800833e:	2201      	movs	r2, #1
 8008340:	4629      	mov	r1, r5
 8008342:	4620      	mov	r0, r4
 8008344:	f000 fb2e 	bl	80089a4 <__lshift>
 8008348:	9b01      	ldr	r3, [sp, #4]
 800834a:	f103 0901 	add.w	r9, r3, #1
 800834e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008352:	4413      	add	r3, r2
 8008354:	9305      	str	r3, [sp, #20]
 8008356:	f00a 0301 	and.w	r3, sl, #1
 800835a:	46b8      	mov	r8, r7
 800835c:	9304      	str	r3, [sp, #16]
 800835e:	4607      	mov	r7, r0
 8008360:	4631      	mov	r1, r6
 8008362:	ee18 0a10 	vmov	r0, s16
 8008366:	f7ff fa77 	bl	8007858 <quorem>
 800836a:	4641      	mov	r1, r8
 800836c:	9002      	str	r0, [sp, #8]
 800836e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008372:	ee18 0a10 	vmov	r0, s16
 8008376:	f000 fb85 	bl	8008a84 <__mcmp>
 800837a:	463a      	mov	r2, r7
 800837c:	9003      	str	r0, [sp, #12]
 800837e:	4631      	mov	r1, r6
 8008380:	4620      	mov	r0, r4
 8008382:	f000 fb9b 	bl	8008abc <__mdiff>
 8008386:	68c2      	ldr	r2, [r0, #12]
 8008388:	f109 3bff 	add.w	fp, r9, #4294967295
 800838c:	4605      	mov	r5, r0
 800838e:	bb02      	cbnz	r2, 80083d2 <_dtoa_r+0xa62>
 8008390:	4601      	mov	r1, r0
 8008392:	ee18 0a10 	vmov	r0, s16
 8008396:	f000 fb75 	bl	8008a84 <__mcmp>
 800839a:	4602      	mov	r2, r0
 800839c:	4629      	mov	r1, r5
 800839e:	4620      	mov	r0, r4
 80083a0:	9207      	str	r2, [sp, #28]
 80083a2:	f000 f92d 	bl	8008600 <_Bfree>
 80083a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80083aa:	ea43 0102 	orr.w	r1, r3, r2
 80083ae:	9b04      	ldr	r3, [sp, #16]
 80083b0:	430b      	orrs	r3, r1
 80083b2:	464d      	mov	r5, r9
 80083b4:	d10f      	bne.n	80083d6 <_dtoa_r+0xa66>
 80083b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80083ba:	d02a      	beq.n	8008412 <_dtoa_r+0xaa2>
 80083bc:	9b03      	ldr	r3, [sp, #12]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	dd02      	ble.n	80083c8 <_dtoa_r+0xa58>
 80083c2:	9b02      	ldr	r3, [sp, #8]
 80083c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80083c8:	f88b a000 	strb.w	sl, [fp]
 80083cc:	e775      	b.n	80082ba <_dtoa_r+0x94a>
 80083ce:	4638      	mov	r0, r7
 80083d0:	e7ba      	b.n	8008348 <_dtoa_r+0x9d8>
 80083d2:	2201      	movs	r2, #1
 80083d4:	e7e2      	b.n	800839c <_dtoa_r+0xa2c>
 80083d6:	9b03      	ldr	r3, [sp, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	db04      	blt.n	80083e6 <_dtoa_r+0xa76>
 80083dc:	9906      	ldr	r1, [sp, #24]
 80083de:	430b      	orrs	r3, r1
 80083e0:	9904      	ldr	r1, [sp, #16]
 80083e2:	430b      	orrs	r3, r1
 80083e4:	d122      	bne.n	800842c <_dtoa_r+0xabc>
 80083e6:	2a00      	cmp	r2, #0
 80083e8:	ddee      	ble.n	80083c8 <_dtoa_r+0xa58>
 80083ea:	ee18 1a10 	vmov	r1, s16
 80083ee:	2201      	movs	r2, #1
 80083f0:	4620      	mov	r0, r4
 80083f2:	f000 fad7 	bl	80089a4 <__lshift>
 80083f6:	4631      	mov	r1, r6
 80083f8:	ee08 0a10 	vmov	s16, r0
 80083fc:	f000 fb42 	bl	8008a84 <__mcmp>
 8008400:	2800      	cmp	r0, #0
 8008402:	dc03      	bgt.n	800840c <_dtoa_r+0xa9c>
 8008404:	d1e0      	bne.n	80083c8 <_dtoa_r+0xa58>
 8008406:	f01a 0f01 	tst.w	sl, #1
 800840a:	d0dd      	beq.n	80083c8 <_dtoa_r+0xa58>
 800840c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008410:	d1d7      	bne.n	80083c2 <_dtoa_r+0xa52>
 8008412:	2339      	movs	r3, #57	; 0x39
 8008414:	f88b 3000 	strb.w	r3, [fp]
 8008418:	462b      	mov	r3, r5
 800841a:	461d      	mov	r5, r3
 800841c:	3b01      	subs	r3, #1
 800841e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008422:	2a39      	cmp	r2, #57	; 0x39
 8008424:	d071      	beq.n	800850a <_dtoa_r+0xb9a>
 8008426:	3201      	adds	r2, #1
 8008428:	701a      	strb	r2, [r3, #0]
 800842a:	e746      	b.n	80082ba <_dtoa_r+0x94a>
 800842c:	2a00      	cmp	r2, #0
 800842e:	dd07      	ble.n	8008440 <_dtoa_r+0xad0>
 8008430:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008434:	d0ed      	beq.n	8008412 <_dtoa_r+0xaa2>
 8008436:	f10a 0301 	add.w	r3, sl, #1
 800843a:	f88b 3000 	strb.w	r3, [fp]
 800843e:	e73c      	b.n	80082ba <_dtoa_r+0x94a>
 8008440:	9b05      	ldr	r3, [sp, #20]
 8008442:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008446:	4599      	cmp	r9, r3
 8008448:	d047      	beq.n	80084da <_dtoa_r+0xb6a>
 800844a:	ee18 1a10 	vmov	r1, s16
 800844e:	2300      	movs	r3, #0
 8008450:	220a      	movs	r2, #10
 8008452:	4620      	mov	r0, r4
 8008454:	f000 f8f6 	bl	8008644 <__multadd>
 8008458:	45b8      	cmp	r8, r7
 800845a:	ee08 0a10 	vmov	s16, r0
 800845e:	f04f 0300 	mov.w	r3, #0
 8008462:	f04f 020a 	mov.w	r2, #10
 8008466:	4641      	mov	r1, r8
 8008468:	4620      	mov	r0, r4
 800846a:	d106      	bne.n	800847a <_dtoa_r+0xb0a>
 800846c:	f000 f8ea 	bl	8008644 <__multadd>
 8008470:	4680      	mov	r8, r0
 8008472:	4607      	mov	r7, r0
 8008474:	f109 0901 	add.w	r9, r9, #1
 8008478:	e772      	b.n	8008360 <_dtoa_r+0x9f0>
 800847a:	f000 f8e3 	bl	8008644 <__multadd>
 800847e:	4639      	mov	r1, r7
 8008480:	4680      	mov	r8, r0
 8008482:	2300      	movs	r3, #0
 8008484:	220a      	movs	r2, #10
 8008486:	4620      	mov	r0, r4
 8008488:	f000 f8dc 	bl	8008644 <__multadd>
 800848c:	4607      	mov	r7, r0
 800848e:	e7f1      	b.n	8008474 <_dtoa_r+0xb04>
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	9302      	str	r3, [sp, #8]
 8008494:	9d01      	ldr	r5, [sp, #4]
 8008496:	ee18 0a10 	vmov	r0, s16
 800849a:	4631      	mov	r1, r6
 800849c:	f7ff f9dc 	bl	8007858 <quorem>
 80084a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80084a4:	9b01      	ldr	r3, [sp, #4]
 80084a6:	f805 ab01 	strb.w	sl, [r5], #1
 80084aa:	1aea      	subs	r2, r5, r3
 80084ac:	9b02      	ldr	r3, [sp, #8]
 80084ae:	4293      	cmp	r3, r2
 80084b0:	dd09      	ble.n	80084c6 <_dtoa_r+0xb56>
 80084b2:	ee18 1a10 	vmov	r1, s16
 80084b6:	2300      	movs	r3, #0
 80084b8:	220a      	movs	r2, #10
 80084ba:	4620      	mov	r0, r4
 80084bc:	f000 f8c2 	bl	8008644 <__multadd>
 80084c0:	ee08 0a10 	vmov	s16, r0
 80084c4:	e7e7      	b.n	8008496 <_dtoa_r+0xb26>
 80084c6:	9b02      	ldr	r3, [sp, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	bfc8      	it	gt
 80084cc:	461d      	movgt	r5, r3
 80084ce:	9b01      	ldr	r3, [sp, #4]
 80084d0:	bfd8      	it	le
 80084d2:	2501      	movle	r5, #1
 80084d4:	441d      	add	r5, r3
 80084d6:	f04f 0800 	mov.w	r8, #0
 80084da:	ee18 1a10 	vmov	r1, s16
 80084de:	2201      	movs	r2, #1
 80084e0:	4620      	mov	r0, r4
 80084e2:	f000 fa5f 	bl	80089a4 <__lshift>
 80084e6:	4631      	mov	r1, r6
 80084e8:	ee08 0a10 	vmov	s16, r0
 80084ec:	f000 faca 	bl	8008a84 <__mcmp>
 80084f0:	2800      	cmp	r0, #0
 80084f2:	dc91      	bgt.n	8008418 <_dtoa_r+0xaa8>
 80084f4:	d102      	bne.n	80084fc <_dtoa_r+0xb8c>
 80084f6:	f01a 0f01 	tst.w	sl, #1
 80084fa:	d18d      	bne.n	8008418 <_dtoa_r+0xaa8>
 80084fc:	462b      	mov	r3, r5
 80084fe:	461d      	mov	r5, r3
 8008500:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008504:	2a30      	cmp	r2, #48	; 0x30
 8008506:	d0fa      	beq.n	80084fe <_dtoa_r+0xb8e>
 8008508:	e6d7      	b.n	80082ba <_dtoa_r+0x94a>
 800850a:	9a01      	ldr	r2, [sp, #4]
 800850c:	429a      	cmp	r2, r3
 800850e:	d184      	bne.n	800841a <_dtoa_r+0xaaa>
 8008510:	9b00      	ldr	r3, [sp, #0]
 8008512:	3301      	adds	r3, #1
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	2331      	movs	r3, #49	; 0x31
 8008518:	7013      	strb	r3, [r2, #0]
 800851a:	e6ce      	b.n	80082ba <_dtoa_r+0x94a>
 800851c:	4b09      	ldr	r3, [pc, #36]	; (8008544 <_dtoa_r+0xbd4>)
 800851e:	f7ff ba95 	b.w	8007a4c <_dtoa_r+0xdc>
 8008522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008524:	2b00      	cmp	r3, #0
 8008526:	f47f aa6e 	bne.w	8007a06 <_dtoa_r+0x96>
 800852a:	4b07      	ldr	r3, [pc, #28]	; (8008548 <_dtoa_r+0xbd8>)
 800852c:	f7ff ba8e 	b.w	8007a4c <_dtoa_r+0xdc>
 8008530:	9b02      	ldr	r3, [sp, #8]
 8008532:	2b00      	cmp	r3, #0
 8008534:	dcae      	bgt.n	8008494 <_dtoa_r+0xb24>
 8008536:	9b06      	ldr	r3, [sp, #24]
 8008538:	2b02      	cmp	r3, #2
 800853a:	f73f aea8 	bgt.w	800828e <_dtoa_r+0x91e>
 800853e:	e7a9      	b.n	8008494 <_dtoa_r+0xb24>
 8008540:	08009fc4 	.word	0x08009fc4
 8008544:	08009e20 	.word	0x08009e20
 8008548:	08009f45 	.word	0x08009f45

0800854c <_localeconv_r>:
 800854c:	4800      	ldr	r0, [pc, #0]	; (8008550 <_localeconv_r+0x4>)
 800854e:	4770      	bx	lr
 8008550:	20000170 	.word	0x20000170

08008554 <malloc>:
 8008554:	4b02      	ldr	r3, [pc, #8]	; (8008560 <malloc+0xc>)
 8008556:	4601      	mov	r1, r0
 8008558:	6818      	ldr	r0, [r3, #0]
 800855a:	f000 bc17 	b.w	8008d8c <_malloc_r>
 800855e:	bf00      	nop
 8008560:	2000001c 	.word	0x2000001c

08008564 <memcpy>:
 8008564:	440a      	add	r2, r1
 8008566:	4291      	cmp	r1, r2
 8008568:	f100 33ff 	add.w	r3, r0, #4294967295
 800856c:	d100      	bne.n	8008570 <memcpy+0xc>
 800856e:	4770      	bx	lr
 8008570:	b510      	push	{r4, lr}
 8008572:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008576:	f803 4f01 	strb.w	r4, [r3, #1]!
 800857a:	4291      	cmp	r1, r2
 800857c:	d1f9      	bne.n	8008572 <memcpy+0xe>
 800857e:	bd10      	pop	{r4, pc}

08008580 <_Balloc>:
 8008580:	b570      	push	{r4, r5, r6, lr}
 8008582:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008584:	4604      	mov	r4, r0
 8008586:	460d      	mov	r5, r1
 8008588:	b976      	cbnz	r6, 80085a8 <_Balloc+0x28>
 800858a:	2010      	movs	r0, #16
 800858c:	f7ff ffe2 	bl	8008554 <malloc>
 8008590:	4602      	mov	r2, r0
 8008592:	6260      	str	r0, [r4, #36]	; 0x24
 8008594:	b920      	cbnz	r0, 80085a0 <_Balloc+0x20>
 8008596:	4b18      	ldr	r3, [pc, #96]	; (80085f8 <_Balloc+0x78>)
 8008598:	4818      	ldr	r0, [pc, #96]	; (80085fc <_Balloc+0x7c>)
 800859a:	2166      	movs	r1, #102	; 0x66
 800859c:	f000 fdd6 	bl	800914c <__assert_func>
 80085a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085a4:	6006      	str	r6, [r0, #0]
 80085a6:	60c6      	str	r6, [r0, #12]
 80085a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80085aa:	68f3      	ldr	r3, [r6, #12]
 80085ac:	b183      	cbz	r3, 80085d0 <_Balloc+0x50>
 80085ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085b6:	b9b8      	cbnz	r0, 80085e8 <_Balloc+0x68>
 80085b8:	2101      	movs	r1, #1
 80085ba:	fa01 f605 	lsl.w	r6, r1, r5
 80085be:	1d72      	adds	r2, r6, #5
 80085c0:	0092      	lsls	r2, r2, #2
 80085c2:	4620      	mov	r0, r4
 80085c4:	f000 fb60 	bl	8008c88 <_calloc_r>
 80085c8:	b160      	cbz	r0, 80085e4 <_Balloc+0x64>
 80085ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085ce:	e00e      	b.n	80085ee <_Balloc+0x6e>
 80085d0:	2221      	movs	r2, #33	; 0x21
 80085d2:	2104      	movs	r1, #4
 80085d4:	4620      	mov	r0, r4
 80085d6:	f000 fb57 	bl	8008c88 <_calloc_r>
 80085da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085dc:	60f0      	str	r0, [r6, #12]
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d1e4      	bne.n	80085ae <_Balloc+0x2e>
 80085e4:	2000      	movs	r0, #0
 80085e6:	bd70      	pop	{r4, r5, r6, pc}
 80085e8:	6802      	ldr	r2, [r0, #0]
 80085ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80085ee:	2300      	movs	r3, #0
 80085f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80085f4:	e7f7      	b.n	80085e6 <_Balloc+0x66>
 80085f6:	bf00      	nop
 80085f8:	08009f52 	.word	0x08009f52
 80085fc:	08009fd5 	.word	0x08009fd5

08008600 <_Bfree>:
 8008600:	b570      	push	{r4, r5, r6, lr}
 8008602:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008604:	4605      	mov	r5, r0
 8008606:	460c      	mov	r4, r1
 8008608:	b976      	cbnz	r6, 8008628 <_Bfree+0x28>
 800860a:	2010      	movs	r0, #16
 800860c:	f7ff ffa2 	bl	8008554 <malloc>
 8008610:	4602      	mov	r2, r0
 8008612:	6268      	str	r0, [r5, #36]	; 0x24
 8008614:	b920      	cbnz	r0, 8008620 <_Bfree+0x20>
 8008616:	4b09      	ldr	r3, [pc, #36]	; (800863c <_Bfree+0x3c>)
 8008618:	4809      	ldr	r0, [pc, #36]	; (8008640 <_Bfree+0x40>)
 800861a:	218a      	movs	r1, #138	; 0x8a
 800861c:	f000 fd96 	bl	800914c <__assert_func>
 8008620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008624:	6006      	str	r6, [r0, #0]
 8008626:	60c6      	str	r6, [r0, #12]
 8008628:	b13c      	cbz	r4, 800863a <_Bfree+0x3a>
 800862a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800862c:	6862      	ldr	r2, [r4, #4]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008634:	6021      	str	r1, [r4, #0]
 8008636:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800863a:	bd70      	pop	{r4, r5, r6, pc}
 800863c:	08009f52 	.word	0x08009f52
 8008640:	08009fd5 	.word	0x08009fd5

08008644 <__multadd>:
 8008644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008648:	690d      	ldr	r5, [r1, #16]
 800864a:	4607      	mov	r7, r0
 800864c:	460c      	mov	r4, r1
 800864e:	461e      	mov	r6, r3
 8008650:	f101 0c14 	add.w	ip, r1, #20
 8008654:	2000      	movs	r0, #0
 8008656:	f8dc 3000 	ldr.w	r3, [ip]
 800865a:	b299      	uxth	r1, r3
 800865c:	fb02 6101 	mla	r1, r2, r1, r6
 8008660:	0c1e      	lsrs	r6, r3, #16
 8008662:	0c0b      	lsrs	r3, r1, #16
 8008664:	fb02 3306 	mla	r3, r2, r6, r3
 8008668:	b289      	uxth	r1, r1
 800866a:	3001      	adds	r0, #1
 800866c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008670:	4285      	cmp	r5, r0
 8008672:	f84c 1b04 	str.w	r1, [ip], #4
 8008676:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800867a:	dcec      	bgt.n	8008656 <__multadd+0x12>
 800867c:	b30e      	cbz	r6, 80086c2 <__multadd+0x7e>
 800867e:	68a3      	ldr	r3, [r4, #8]
 8008680:	42ab      	cmp	r3, r5
 8008682:	dc19      	bgt.n	80086b8 <__multadd+0x74>
 8008684:	6861      	ldr	r1, [r4, #4]
 8008686:	4638      	mov	r0, r7
 8008688:	3101      	adds	r1, #1
 800868a:	f7ff ff79 	bl	8008580 <_Balloc>
 800868e:	4680      	mov	r8, r0
 8008690:	b928      	cbnz	r0, 800869e <__multadd+0x5a>
 8008692:	4602      	mov	r2, r0
 8008694:	4b0c      	ldr	r3, [pc, #48]	; (80086c8 <__multadd+0x84>)
 8008696:	480d      	ldr	r0, [pc, #52]	; (80086cc <__multadd+0x88>)
 8008698:	21b5      	movs	r1, #181	; 0xb5
 800869a:	f000 fd57 	bl	800914c <__assert_func>
 800869e:	6922      	ldr	r2, [r4, #16]
 80086a0:	3202      	adds	r2, #2
 80086a2:	f104 010c 	add.w	r1, r4, #12
 80086a6:	0092      	lsls	r2, r2, #2
 80086a8:	300c      	adds	r0, #12
 80086aa:	f7ff ff5b 	bl	8008564 <memcpy>
 80086ae:	4621      	mov	r1, r4
 80086b0:	4638      	mov	r0, r7
 80086b2:	f7ff ffa5 	bl	8008600 <_Bfree>
 80086b6:	4644      	mov	r4, r8
 80086b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086bc:	3501      	adds	r5, #1
 80086be:	615e      	str	r6, [r3, #20]
 80086c0:	6125      	str	r5, [r4, #16]
 80086c2:	4620      	mov	r0, r4
 80086c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086c8:	08009fc4 	.word	0x08009fc4
 80086cc:	08009fd5 	.word	0x08009fd5

080086d0 <__hi0bits>:
 80086d0:	0c03      	lsrs	r3, r0, #16
 80086d2:	041b      	lsls	r3, r3, #16
 80086d4:	b9d3      	cbnz	r3, 800870c <__hi0bits+0x3c>
 80086d6:	0400      	lsls	r0, r0, #16
 80086d8:	2310      	movs	r3, #16
 80086da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80086de:	bf04      	itt	eq
 80086e0:	0200      	lsleq	r0, r0, #8
 80086e2:	3308      	addeq	r3, #8
 80086e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80086e8:	bf04      	itt	eq
 80086ea:	0100      	lsleq	r0, r0, #4
 80086ec:	3304      	addeq	r3, #4
 80086ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80086f2:	bf04      	itt	eq
 80086f4:	0080      	lsleq	r0, r0, #2
 80086f6:	3302      	addeq	r3, #2
 80086f8:	2800      	cmp	r0, #0
 80086fa:	db05      	blt.n	8008708 <__hi0bits+0x38>
 80086fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008700:	f103 0301 	add.w	r3, r3, #1
 8008704:	bf08      	it	eq
 8008706:	2320      	moveq	r3, #32
 8008708:	4618      	mov	r0, r3
 800870a:	4770      	bx	lr
 800870c:	2300      	movs	r3, #0
 800870e:	e7e4      	b.n	80086da <__hi0bits+0xa>

08008710 <__lo0bits>:
 8008710:	6803      	ldr	r3, [r0, #0]
 8008712:	f013 0207 	ands.w	r2, r3, #7
 8008716:	4601      	mov	r1, r0
 8008718:	d00b      	beq.n	8008732 <__lo0bits+0x22>
 800871a:	07da      	lsls	r2, r3, #31
 800871c:	d423      	bmi.n	8008766 <__lo0bits+0x56>
 800871e:	0798      	lsls	r0, r3, #30
 8008720:	bf49      	itett	mi
 8008722:	085b      	lsrmi	r3, r3, #1
 8008724:	089b      	lsrpl	r3, r3, #2
 8008726:	2001      	movmi	r0, #1
 8008728:	600b      	strmi	r3, [r1, #0]
 800872a:	bf5c      	itt	pl
 800872c:	600b      	strpl	r3, [r1, #0]
 800872e:	2002      	movpl	r0, #2
 8008730:	4770      	bx	lr
 8008732:	b298      	uxth	r0, r3
 8008734:	b9a8      	cbnz	r0, 8008762 <__lo0bits+0x52>
 8008736:	0c1b      	lsrs	r3, r3, #16
 8008738:	2010      	movs	r0, #16
 800873a:	b2da      	uxtb	r2, r3
 800873c:	b90a      	cbnz	r2, 8008742 <__lo0bits+0x32>
 800873e:	3008      	adds	r0, #8
 8008740:	0a1b      	lsrs	r3, r3, #8
 8008742:	071a      	lsls	r2, r3, #28
 8008744:	bf04      	itt	eq
 8008746:	091b      	lsreq	r3, r3, #4
 8008748:	3004      	addeq	r0, #4
 800874a:	079a      	lsls	r2, r3, #30
 800874c:	bf04      	itt	eq
 800874e:	089b      	lsreq	r3, r3, #2
 8008750:	3002      	addeq	r0, #2
 8008752:	07da      	lsls	r2, r3, #31
 8008754:	d403      	bmi.n	800875e <__lo0bits+0x4e>
 8008756:	085b      	lsrs	r3, r3, #1
 8008758:	f100 0001 	add.w	r0, r0, #1
 800875c:	d005      	beq.n	800876a <__lo0bits+0x5a>
 800875e:	600b      	str	r3, [r1, #0]
 8008760:	4770      	bx	lr
 8008762:	4610      	mov	r0, r2
 8008764:	e7e9      	b.n	800873a <__lo0bits+0x2a>
 8008766:	2000      	movs	r0, #0
 8008768:	4770      	bx	lr
 800876a:	2020      	movs	r0, #32
 800876c:	4770      	bx	lr
	...

08008770 <__i2b>:
 8008770:	b510      	push	{r4, lr}
 8008772:	460c      	mov	r4, r1
 8008774:	2101      	movs	r1, #1
 8008776:	f7ff ff03 	bl	8008580 <_Balloc>
 800877a:	4602      	mov	r2, r0
 800877c:	b928      	cbnz	r0, 800878a <__i2b+0x1a>
 800877e:	4b05      	ldr	r3, [pc, #20]	; (8008794 <__i2b+0x24>)
 8008780:	4805      	ldr	r0, [pc, #20]	; (8008798 <__i2b+0x28>)
 8008782:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008786:	f000 fce1 	bl	800914c <__assert_func>
 800878a:	2301      	movs	r3, #1
 800878c:	6144      	str	r4, [r0, #20]
 800878e:	6103      	str	r3, [r0, #16]
 8008790:	bd10      	pop	{r4, pc}
 8008792:	bf00      	nop
 8008794:	08009fc4 	.word	0x08009fc4
 8008798:	08009fd5 	.word	0x08009fd5

0800879c <__multiply>:
 800879c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087a0:	4691      	mov	r9, r2
 80087a2:	690a      	ldr	r2, [r1, #16]
 80087a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	bfb8      	it	lt
 80087ac:	460b      	movlt	r3, r1
 80087ae:	460c      	mov	r4, r1
 80087b0:	bfbc      	itt	lt
 80087b2:	464c      	movlt	r4, r9
 80087b4:	4699      	movlt	r9, r3
 80087b6:	6927      	ldr	r7, [r4, #16]
 80087b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80087bc:	68a3      	ldr	r3, [r4, #8]
 80087be:	6861      	ldr	r1, [r4, #4]
 80087c0:	eb07 060a 	add.w	r6, r7, sl
 80087c4:	42b3      	cmp	r3, r6
 80087c6:	b085      	sub	sp, #20
 80087c8:	bfb8      	it	lt
 80087ca:	3101      	addlt	r1, #1
 80087cc:	f7ff fed8 	bl	8008580 <_Balloc>
 80087d0:	b930      	cbnz	r0, 80087e0 <__multiply+0x44>
 80087d2:	4602      	mov	r2, r0
 80087d4:	4b44      	ldr	r3, [pc, #272]	; (80088e8 <__multiply+0x14c>)
 80087d6:	4845      	ldr	r0, [pc, #276]	; (80088ec <__multiply+0x150>)
 80087d8:	f240 115d 	movw	r1, #349	; 0x15d
 80087dc:	f000 fcb6 	bl	800914c <__assert_func>
 80087e0:	f100 0514 	add.w	r5, r0, #20
 80087e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80087e8:	462b      	mov	r3, r5
 80087ea:	2200      	movs	r2, #0
 80087ec:	4543      	cmp	r3, r8
 80087ee:	d321      	bcc.n	8008834 <__multiply+0x98>
 80087f0:	f104 0314 	add.w	r3, r4, #20
 80087f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80087f8:	f109 0314 	add.w	r3, r9, #20
 80087fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008800:	9202      	str	r2, [sp, #8]
 8008802:	1b3a      	subs	r2, r7, r4
 8008804:	3a15      	subs	r2, #21
 8008806:	f022 0203 	bic.w	r2, r2, #3
 800880a:	3204      	adds	r2, #4
 800880c:	f104 0115 	add.w	r1, r4, #21
 8008810:	428f      	cmp	r7, r1
 8008812:	bf38      	it	cc
 8008814:	2204      	movcc	r2, #4
 8008816:	9201      	str	r2, [sp, #4]
 8008818:	9a02      	ldr	r2, [sp, #8]
 800881a:	9303      	str	r3, [sp, #12]
 800881c:	429a      	cmp	r2, r3
 800881e:	d80c      	bhi.n	800883a <__multiply+0x9e>
 8008820:	2e00      	cmp	r6, #0
 8008822:	dd03      	ble.n	800882c <__multiply+0x90>
 8008824:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008828:	2b00      	cmp	r3, #0
 800882a:	d05a      	beq.n	80088e2 <__multiply+0x146>
 800882c:	6106      	str	r6, [r0, #16]
 800882e:	b005      	add	sp, #20
 8008830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008834:	f843 2b04 	str.w	r2, [r3], #4
 8008838:	e7d8      	b.n	80087ec <__multiply+0x50>
 800883a:	f8b3 a000 	ldrh.w	sl, [r3]
 800883e:	f1ba 0f00 	cmp.w	sl, #0
 8008842:	d024      	beq.n	800888e <__multiply+0xf2>
 8008844:	f104 0e14 	add.w	lr, r4, #20
 8008848:	46a9      	mov	r9, r5
 800884a:	f04f 0c00 	mov.w	ip, #0
 800884e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008852:	f8d9 1000 	ldr.w	r1, [r9]
 8008856:	fa1f fb82 	uxth.w	fp, r2
 800885a:	b289      	uxth	r1, r1
 800885c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008860:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008864:	f8d9 2000 	ldr.w	r2, [r9]
 8008868:	4461      	add	r1, ip
 800886a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800886e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008872:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008876:	b289      	uxth	r1, r1
 8008878:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800887c:	4577      	cmp	r7, lr
 800887e:	f849 1b04 	str.w	r1, [r9], #4
 8008882:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008886:	d8e2      	bhi.n	800884e <__multiply+0xb2>
 8008888:	9a01      	ldr	r2, [sp, #4]
 800888a:	f845 c002 	str.w	ip, [r5, r2]
 800888e:	9a03      	ldr	r2, [sp, #12]
 8008890:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008894:	3304      	adds	r3, #4
 8008896:	f1b9 0f00 	cmp.w	r9, #0
 800889a:	d020      	beq.n	80088de <__multiply+0x142>
 800889c:	6829      	ldr	r1, [r5, #0]
 800889e:	f104 0c14 	add.w	ip, r4, #20
 80088a2:	46ae      	mov	lr, r5
 80088a4:	f04f 0a00 	mov.w	sl, #0
 80088a8:	f8bc b000 	ldrh.w	fp, [ip]
 80088ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80088b0:	fb09 220b 	mla	r2, r9, fp, r2
 80088b4:	4492      	add	sl, r2
 80088b6:	b289      	uxth	r1, r1
 80088b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80088bc:	f84e 1b04 	str.w	r1, [lr], #4
 80088c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80088c4:	f8be 1000 	ldrh.w	r1, [lr]
 80088c8:	0c12      	lsrs	r2, r2, #16
 80088ca:	fb09 1102 	mla	r1, r9, r2, r1
 80088ce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80088d2:	4567      	cmp	r7, ip
 80088d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80088d8:	d8e6      	bhi.n	80088a8 <__multiply+0x10c>
 80088da:	9a01      	ldr	r2, [sp, #4]
 80088dc:	50a9      	str	r1, [r5, r2]
 80088de:	3504      	adds	r5, #4
 80088e0:	e79a      	b.n	8008818 <__multiply+0x7c>
 80088e2:	3e01      	subs	r6, #1
 80088e4:	e79c      	b.n	8008820 <__multiply+0x84>
 80088e6:	bf00      	nop
 80088e8:	08009fc4 	.word	0x08009fc4
 80088ec:	08009fd5 	.word	0x08009fd5

080088f0 <__pow5mult>:
 80088f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088f4:	4615      	mov	r5, r2
 80088f6:	f012 0203 	ands.w	r2, r2, #3
 80088fa:	4606      	mov	r6, r0
 80088fc:	460f      	mov	r7, r1
 80088fe:	d007      	beq.n	8008910 <__pow5mult+0x20>
 8008900:	4c25      	ldr	r4, [pc, #148]	; (8008998 <__pow5mult+0xa8>)
 8008902:	3a01      	subs	r2, #1
 8008904:	2300      	movs	r3, #0
 8008906:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800890a:	f7ff fe9b 	bl	8008644 <__multadd>
 800890e:	4607      	mov	r7, r0
 8008910:	10ad      	asrs	r5, r5, #2
 8008912:	d03d      	beq.n	8008990 <__pow5mult+0xa0>
 8008914:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008916:	b97c      	cbnz	r4, 8008938 <__pow5mult+0x48>
 8008918:	2010      	movs	r0, #16
 800891a:	f7ff fe1b 	bl	8008554 <malloc>
 800891e:	4602      	mov	r2, r0
 8008920:	6270      	str	r0, [r6, #36]	; 0x24
 8008922:	b928      	cbnz	r0, 8008930 <__pow5mult+0x40>
 8008924:	4b1d      	ldr	r3, [pc, #116]	; (800899c <__pow5mult+0xac>)
 8008926:	481e      	ldr	r0, [pc, #120]	; (80089a0 <__pow5mult+0xb0>)
 8008928:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800892c:	f000 fc0e 	bl	800914c <__assert_func>
 8008930:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008934:	6004      	str	r4, [r0, #0]
 8008936:	60c4      	str	r4, [r0, #12]
 8008938:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800893c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008940:	b94c      	cbnz	r4, 8008956 <__pow5mult+0x66>
 8008942:	f240 2171 	movw	r1, #625	; 0x271
 8008946:	4630      	mov	r0, r6
 8008948:	f7ff ff12 	bl	8008770 <__i2b>
 800894c:	2300      	movs	r3, #0
 800894e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008952:	4604      	mov	r4, r0
 8008954:	6003      	str	r3, [r0, #0]
 8008956:	f04f 0900 	mov.w	r9, #0
 800895a:	07eb      	lsls	r3, r5, #31
 800895c:	d50a      	bpl.n	8008974 <__pow5mult+0x84>
 800895e:	4639      	mov	r1, r7
 8008960:	4622      	mov	r2, r4
 8008962:	4630      	mov	r0, r6
 8008964:	f7ff ff1a 	bl	800879c <__multiply>
 8008968:	4639      	mov	r1, r7
 800896a:	4680      	mov	r8, r0
 800896c:	4630      	mov	r0, r6
 800896e:	f7ff fe47 	bl	8008600 <_Bfree>
 8008972:	4647      	mov	r7, r8
 8008974:	106d      	asrs	r5, r5, #1
 8008976:	d00b      	beq.n	8008990 <__pow5mult+0xa0>
 8008978:	6820      	ldr	r0, [r4, #0]
 800897a:	b938      	cbnz	r0, 800898c <__pow5mult+0x9c>
 800897c:	4622      	mov	r2, r4
 800897e:	4621      	mov	r1, r4
 8008980:	4630      	mov	r0, r6
 8008982:	f7ff ff0b 	bl	800879c <__multiply>
 8008986:	6020      	str	r0, [r4, #0]
 8008988:	f8c0 9000 	str.w	r9, [r0]
 800898c:	4604      	mov	r4, r0
 800898e:	e7e4      	b.n	800895a <__pow5mult+0x6a>
 8008990:	4638      	mov	r0, r7
 8008992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008996:	bf00      	nop
 8008998:	0800a128 	.word	0x0800a128
 800899c:	08009f52 	.word	0x08009f52
 80089a0:	08009fd5 	.word	0x08009fd5

080089a4 <__lshift>:
 80089a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a8:	460c      	mov	r4, r1
 80089aa:	6849      	ldr	r1, [r1, #4]
 80089ac:	6923      	ldr	r3, [r4, #16]
 80089ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089b2:	68a3      	ldr	r3, [r4, #8]
 80089b4:	4607      	mov	r7, r0
 80089b6:	4691      	mov	r9, r2
 80089b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089bc:	f108 0601 	add.w	r6, r8, #1
 80089c0:	42b3      	cmp	r3, r6
 80089c2:	db0b      	blt.n	80089dc <__lshift+0x38>
 80089c4:	4638      	mov	r0, r7
 80089c6:	f7ff fddb 	bl	8008580 <_Balloc>
 80089ca:	4605      	mov	r5, r0
 80089cc:	b948      	cbnz	r0, 80089e2 <__lshift+0x3e>
 80089ce:	4602      	mov	r2, r0
 80089d0:	4b2a      	ldr	r3, [pc, #168]	; (8008a7c <__lshift+0xd8>)
 80089d2:	482b      	ldr	r0, [pc, #172]	; (8008a80 <__lshift+0xdc>)
 80089d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80089d8:	f000 fbb8 	bl	800914c <__assert_func>
 80089dc:	3101      	adds	r1, #1
 80089de:	005b      	lsls	r3, r3, #1
 80089e0:	e7ee      	b.n	80089c0 <__lshift+0x1c>
 80089e2:	2300      	movs	r3, #0
 80089e4:	f100 0114 	add.w	r1, r0, #20
 80089e8:	f100 0210 	add.w	r2, r0, #16
 80089ec:	4618      	mov	r0, r3
 80089ee:	4553      	cmp	r3, sl
 80089f0:	db37      	blt.n	8008a62 <__lshift+0xbe>
 80089f2:	6920      	ldr	r0, [r4, #16]
 80089f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089f8:	f104 0314 	add.w	r3, r4, #20
 80089fc:	f019 091f 	ands.w	r9, r9, #31
 8008a00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008a08:	d02f      	beq.n	8008a6a <__lshift+0xc6>
 8008a0a:	f1c9 0e20 	rsb	lr, r9, #32
 8008a0e:	468a      	mov	sl, r1
 8008a10:	f04f 0c00 	mov.w	ip, #0
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	fa02 f209 	lsl.w	r2, r2, r9
 8008a1a:	ea42 020c 	orr.w	r2, r2, ip
 8008a1e:	f84a 2b04 	str.w	r2, [sl], #4
 8008a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a26:	4298      	cmp	r0, r3
 8008a28:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008a2c:	d8f2      	bhi.n	8008a14 <__lshift+0x70>
 8008a2e:	1b03      	subs	r3, r0, r4
 8008a30:	3b15      	subs	r3, #21
 8008a32:	f023 0303 	bic.w	r3, r3, #3
 8008a36:	3304      	adds	r3, #4
 8008a38:	f104 0215 	add.w	r2, r4, #21
 8008a3c:	4290      	cmp	r0, r2
 8008a3e:	bf38      	it	cc
 8008a40:	2304      	movcc	r3, #4
 8008a42:	f841 c003 	str.w	ip, [r1, r3]
 8008a46:	f1bc 0f00 	cmp.w	ip, #0
 8008a4a:	d001      	beq.n	8008a50 <__lshift+0xac>
 8008a4c:	f108 0602 	add.w	r6, r8, #2
 8008a50:	3e01      	subs	r6, #1
 8008a52:	4638      	mov	r0, r7
 8008a54:	612e      	str	r6, [r5, #16]
 8008a56:	4621      	mov	r1, r4
 8008a58:	f7ff fdd2 	bl	8008600 <_Bfree>
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a62:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a66:	3301      	adds	r3, #1
 8008a68:	e7c1      	b.n	80089ee <__lshift+0x4a>
 8008a6a:	3904      	subs	r1, #4
 8008a6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a70:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a74:	4298      	cmp	r0, r3
 8008a76:	d8f9      	bhi.n	8008a6c <__lshift+0xc8>
 8008a78:	e7ea      	b.n	8008a50 <__lshift+0xac>
 8008a7a:	bf00      	nop
 8008a7c:	08009fc4 	.word	0x08009fc4
 8008a80:	08009fd5 	.word	0x08009fd5

08008a84 <__mcmp>:
 8008a84:	b530      	push	{r4, r5, lr}
 8008a86:	6902      	ldr	r2, [r0, #16]
 8008a88:	690c      	ldr	r4, [r1, #16]
 8008a8a:	1b12      	subs	r2, r2, r4
 8008a8c:	d10e      	bne.n	8008aac <__mcmp+0x28>
 8008a8e:	f100 0314 	add.w	r3, r0, #20
 8008a92:	3114      	adds	r1, #20
 8008a94:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a98:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a9c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008aa0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008aa4:	42a5      	cmp	r5, r4
 8008aa6:	d003      	beq.n	8008ab0 <__mcmp+0x2c>
 8008aa8:	d305      	bcc.n	8008ab6 <__mcmp+0x32>
 8008aaa:	2201      	movs	r2, #1
 8008aac:	4610      	mov	r0, r2
 8008aae:	bd30      	pop	{r4, r5, pc}
 8008ab0:	4283      	cmp	r3, r0
 8008ab2:	d3f3      	bcc.n	8008a9c <__mcmp+0x18>
 8008ab4:	e7fa      	b.n	8008aac <__mcmp+0x28>
 8008ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8008aba:	e7f7      	b.n	8008aac <__mcmp+0x28>

08008abc <__mdiff>:
 8008abc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac0:	460c      	mov	r4, r1
 8008ac2:	4606      	mov	r6, r0
 8008ac4:	4611      	mov	r1, r2
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	4690      	mov	r8, r2
 8008aca:	f7ff ffdb 	bl	8008a84 <__mcmp>
 8008ace:	1e05      	subs	r5, r0, #0
 8008ad0:	d110      	bne.n	8008af4 <__mdiff+0x38>
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	f7ff fd53 	bl	8008580 <_Balloc>
 8008ada:	b930      	cbnz	r0, 8008aea <__mdiff+0x2e>
 8008adc:	4b3a      	ldr	r3, [pc, #232]	; (8008bc8 <__mdiff+0x10c>)
 8008ade:	4602      	mov	r2, r0
 8008ae0:	f240 2132 	movw	r1, #562	; 0x232
 8008ae4:	4839      	ldr	r0, [pc, #228]	; (8008bcc <__mdiff+0x110>)
 8008ae6:	f000 fb31 	bl	800914c <__assert_func>
 8008aea:	2301      	movs	r3, #1
 8008aec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008af0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af4:	bfa4      	itt	ge
 8008af6:	4643      	movge	r3, r8
 8008af8:	46a0      	movge	r8, r4
 8008afa:	4630      	mov	r0, r6
 8008afc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008b00:	bfa6      	itte	ge
 8008b02:	461c      	movge	r4, r3
 8008b04:	2500      	movge	r5, #0
 8008b06:	2501      	movlt	r5, #1
 8008b08:	f7ff fd3a 	bl	8008580 <_Balloc>
 8008b0c:	b920      	cbnz	r0, 8008b18 <__mdiff+0x5c>
 8008b0e:	4b2e      	ldr	r3, [pc, #184]	; (8008bc8 <__mdiff+0x10c>)
 8008b10:	4602      	mov	r2, r0
 8008b12:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008b16:	e7e5      	b.n	8008ae4 <__mdiff+0x28>
 8008b18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008b1c:	6926      	ldr	r6, [r4, #16]
 8008b1e:	60c5      	str	r5, [r0, #12]
 8008b20:	f104 0914 	add.w	r9, r4, #20
 8008b24:	f108 0514 	add.w	r5, r8, #20
 8008b28:	f100 0e14 	add.w	lr, r0, #20
 8008b2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008b30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008b34:	f108 0210 	add.w	r2, r8, #16
 8008b38:	46f2      	mov	sl, lr
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008b44:	fa1f f883 	uxth.w	r8, r3
 8008b48:	fa11 f18b 	uxtah	r1, r1, fp
 8008b4c:	0c1b      	lsrs	r3, r3, #16
 8008b4e:	eba1 0808 	sub.w	r8, r1, r8
 8008b52:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008b56:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008b5a:	fa1f f888 	uxth.w	r8, r8
 8008b5e:	1419      	asrs	r1, r3, #16
 8008b60:	454e      	cmp	r6, r9
 8008b62:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008b66:	f84a 3b04 	str.w	r3, [sl], #4
 8008b6a:	d8e7      	bhi.n	8008b3c <__mdiff+0x80>
 8008b6c:	1b33      	subs	r3, r6, r4
 8008b6e:	3b15      	subs	r3, #21
 8008b70:	f023 0303 	bic.w	r3, r3, #3
 8008b74:	3304      	adds	r3, #4
 8008b76:	3415      	adds	r4, #21
 8008b78:	42a6      	cmp	r6, r4
 8008b7a:	bf38      	it	cc
 8008b7c:	2304      	movcc	r3, #4
 8008b7e:	441d      	add	r5, r3
 8008b80:	4473      	add	r3, lr
 8008b82:	469e      	mov	lr, r3
 8008b84:	462e      	mov	r6, r5
 8008b86:	4566      	cmp	r6, ip
 8008b88:	d30e      	bcc.n	8008ba8 <__mdiff+0xec>
 8008b8a:	f10c 0203 	add.w	r2, ip, #3
 8008b8e:	1b52      	subs	r2, r2, r5
 8008b90:	f022 0203 	bic.w	r2, r2, #3
 8008b94:	3d03      	subs	r5, #3
 8008b96:	45ac      	cmp	ip, r5
 8008b98:	bf38      	it	cc
 8008b9a:	2200      	movcc	r2, #0
 8008b9c:	441a      	add	r2, r3
 8008b9e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008ba2:	b17b      	cbz	r3, 8008bc4 <__mdiff+0x108>
 8008ba4:	6107      	str	r7, [r0, #16]
 8008ba6:	e7a3      	b.n	8008af0 <__mdiff+0x34>
 8008ba8:	f856 8b04 	ldr.w	r8, [r6], #4
 8008bac:	fa11 f288 	uxtah	r2, r1, r8
 8008bb0:	1414      	asrs	r4, r2, #16
 8008bb2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008bb6:	b292      	uxth	r2, r2
 8008bb8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008bbc:	f84e 2b04 	str.w	r2, [lr], #4
 8008bc0:	1421      	asrs	r1, r4, #16
 8008bc2:	e7e0      	b.n	8008b86 <__mdiff+0xca>
 8008bc4:	3f01      	subs	r7, #1
 8008bc6:	e7ea      	b.n	8008b9e <__mdiff+0xe2>
 8008bc8:	08009fc4 	.word	0x08009fc4
 8008bcc:	08009fd5 	.word	0x08009fd5

08008bd0 <__d2b>:
 8008bd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008bd4:	4689      	mov	r9, r1
 8008bd6:	2101      	movs	r1, #1
 8008bd8:	ec57 6b10 	vmov	r6, r7, d0
 8008bdc:	4690      	mov	r8, r2
 8008bde:	f7ff fccf 	bl	8008580 <_Balloc>
 8008be2:	4604      	mov	r4, r0
 8008be4:	b930      	cbnz	r0, 8008bf4 <__d2b+0x24>
 8008be6:	4602      	mov	r2, r0
 8008be8:	4b25      	ldr	r3, [pc, #148]	; (8008c80 <__d2b+0xb0>)
 8008bea:	4826      	ldr	r0, [pc, #152]	; (8008c84 <__d2b+0xb4>)
 8008bec:	f240 310a 	movw	r1, #778	; 0x30a
 8008bf0:	f000 faac 	bl	800914c <__assert_func>
 8008bf4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008bf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008bfc:	bb35      	cbnz	r5, 8008c4c <__d2b+0x7c>
 8008bfe:	2e00      	cmp	r6, #0
 8008c00:	9301      	str	r3, [sp, #4]
 8008c02:	d028      	beq.n	8008c56 <__d2b+0x86>
 8008c04:	4668      	mov	r0, sp
 8008c06:	9600      	str	r6, [sp, #0]
 8008c08:	f7ff fd82 	bl	8008710 <__lo0bits>
 8008c0c:	9900      	ldr	r1, [sp, #0]
 8008c0e:	b300      	cbz	r0, 8008c52 <__d2b+0x82>
 8008c10:	9a01      	ldr	r2, [sp, #4]
 8008c12:	f1c0 0320 	rsb	r3, r0, #32
 8008c16:	fa02 f303 	lsl.w	r3, r2, r3
 8008c1a:	430b      	orrs	r3, r1
 8008c1c:	40c2      	lsrs	r2, r0
 8008c1e:	6163      	str	r3, [r4, #20]
 8008c20:	9201      	str	r2, [sp, #4]
 8008c22:	9b01      	ldr	r3, [sp, #4]
 8008c24:	61a3      	str	r3, [r4, #24]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	bf14      	ite	ne
 8008c2a:	2202      	movne	r2, #2
 8008c2c:	2201      	moveq	r2, #1
 8008c2e:	6122      	str	r2, [r4, #16]
 8008c30:	b1d5      	cbz	r5, 8008c68 <__d2b+0x98>
 8008c32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008c36:	4405      	add	r5, r0
 8008c38:	f8c9 5000 	str.w	r5, [r9]
 8008c3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008c40:	f8c8 0000 	str.w	r0, [r8]
 8008c44:	4620      	mov	r0, r4
 8008c46:	b003      	add	sp, #12
 8008c48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c50:	e7d5      	b.n	8008bfe <__d2b+0x2e>
 8008c52:	6161      	str	r1, [r4, #20]
 8008c54:	e7e5      	b.n	8008c22 <__d2b+0x52>
 8008c56:	a801      	add	r0, sp, #4
 8008c58:	f7ff fd5a 	bl	8008710 <__lo0bits>
 8008c5c:	9b01      	ldr	r3, [sp, #4]
 8008c5e:	6163      	str	r3, [r4, #20]
 8008c60:	2201      	movs	r2, #1
 8008c62:	6122      	str	r2, [r4, #16]
 8008c64:	3020      	adds	r0, #32
 8008c66:	e7e3      	b.n	8008c30 <__d2b+0x60>
 8008c68:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c6c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008c70:	f8c9 0000 	str.w	r0, [r9]
 8008c74:	6918      	ldr	r0, [r3, #16]
 8008c76:	f7ff fd2b 	bl	80086d0 <__hi0bits>
 8008c7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c7e:	e7df      	b.n	8008c40 <__d2b+0x70>
 8008c80:	08009fc4 	.word	0x08009fc4
 8008c84:	08009fd5 	.word	0x08009fd5

08008c88 <_calloc_r>:
 8008c88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c8a:	fba1 2402 	umull	r2, r4, r1, r2
 8008c8e:	b94c      	cbnz	r4, 8008ca4 <_calloc_r+0x1c>
 8008c90:	4611      	mov	r1, r2
 8008c92:	9201      	str	r2, [sp, #4]
 8008c94:	f000 f87a 	bl	8008d8c <_malloc_r>
 8008c98:	9a01      	ldr	r2, [sp, #4]
 8008c9a:	4605      	mov	r5, r0
 8008c9c:	b930      	cbnz	r0, 8008cac <_calloc_r+0x24>
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	b003      	add	sp, #12
 8008ca2:	bd30      	pop	{r4, r5, pc}
 8008ca4:	220c      	movs	r2, #12
 8008ca6:	6002      	str	r2, [r0, #0]
 8008ca8:	2500      	movs	r5, #0
 8008caa:	e7f8      	b.n	8008c9e <_calloc_r+0x16>
 8008cac:	4621      	mov	r1, r4
 8008cae:	f7fe f8b5 	bl	8006e1c <memset>
 8008cb2:	e7f4      	b.n	8008c9e <_calloc_r+0x16>

08008cb4 <_free_r>:
 8008cb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cb6:	2900      	cmp	r1, #0
 8008cb8:	d044      	beq.n	8008d44 <_free_r+0x90>
 8008cba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cbe:	9001      	str	r0, [sp, #4]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f1a1 0404 	sub.w	r4, r1, #4
 8008cc6:	bfb8      	it	lt
 8008cc8:	18e4      	addlt	r4, r4, r3
 8008cca:	f000 fa9b 	bl	8009204 <__malloc_lock>
 8008cce:	4a1e      	ldr	r2, [pc, #120]	; (8008d48 <_free_r+0x94>)
 8008cd0:	9801      	ldr	r0, [sp, #4]
 8008cd2:	6813      	ldr	r3, [r2, #0]
 8008cd4:	b933      	cbnz	r3, 8008ce4 <_free_r+0x30>
 8008cd6:	6063      	str	r3, [r4, #4]
 8008cd8:	6014      	str	r4, [r2, #0]
 8008cda:	b003      	add	sp, #12
 8008cdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ce0:	f000 ba96 	b.w	8009210 <__malloc_unlock>
 8008ce4:	42a3      	cmp	r3, r4
 8008ce6:	d908      	bls.n	8008cfa <_free_r+0x46>
 8008ce8:	6825      	ldr	r5, [r4, #0]
 8008cea:	1961      	adds	r1, r4, r5
 8008cec:	428b      	cmp	r3, r1
 8008cee:	bf01      	itttt	eq
 8008cf0:	6819      	ldreq	r1, [r3, #0]
 8008cf2:	685b      	ldreq	r3, [r3, #4]
 8008cf4:	1949      	addeq	r1, r1, r5
 8008cf6:	6021      	streq	r1, [r4, #0]
 8008cf8:	e7ed      	b.n	8008cd6 <_free_r+0x22>
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	b10b      	cbz	r3, 8008d04 <_free_r+0x50>
 8008d00:	42a3      	cmp	r3, r4
 8008d02:	d9fa      	bls.n	8008cfa <_free_r+0x46>
 8008d04:	6811      	ldr	r1, [r2, #0]
 8008d06:	1855      	adds	r5, r2, r1
 8008d08:	42a5      	cmp	r5, r4
 8008d0a:	d10b      	bne.n	8008d24 <_free_r+0x70>
 8008d0c:	6824      	ldr	r4, [r4, #0]
 8008d0e:	4421      	add	r1, r4
 8008d10:	1854      	adds	r4, r2, r1
 8008d12:	42a3      	cmp	r3, r4
 8008d14:	6011      	str	r1, [r2, #0]
 8008d16:	d1e0      	bne.n	8008cda <_free_r+0x26>
 8008d18:	681c      	ldr	r4, [r3, #0]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	6053      	str	r3, [r2, #4]
 8008d1e:	4421      	add	r1, r4
 8008d20:	6011      	str	r1, [r2, #0]
 8008d22:	e7da      	b.n	8008cda <_free_r+0x26>
 8008d24:	d902      	bls.n	8008d2c <_free_r+0x78>
 8008d26:	230c      	movs	r3, #12
 8008d28:	6003      	str	r3, [r0, #0]
 8008d2a:	e7d6      	b.n	8008cda <_free_r+0x26>
 8008d2c:	6825      	ldr	r5, [r4, #0]
 8008d2e:	1961      	adds	r1, r4, r5
 8008d30:	428b      	cmp	r3, r1
 8008d32:	bf04      	itt	eq
 8008d34:	6819      	ldreq	r1, [r3, #0]
 8008d36:	685b      	ldreq	r3, [r3, #4]
 8008d38:	6063      	str	r3, [r4, #4]
 8008d3a:	bf04      	itt	eq
 8008d3c:	1949      	addeq	r1, r1, r5
 8008d3e:	6021      	streq	r1, [r4, #0]
 8008d40:	6054      	str	r4, [r2, #4]
 8008d42:	e7ca      	b.n	8008cda <_free_r+0x26>
 8008d44:	b003      	add	sp, #12
 8008d46:	bd30      	pop	{r4, r5, pc}
 8008d48:	2000060c 	.word	0x2000060c

08008d4c <sbrk_aligned>:
 8008d4c:	b570      	push	{r4, r5, r6, lr}
 8008d4e:	4e0e      	ldr	r6, [pc, #56]	; (8008d88 <sbrk_aligned+0x3c>)
 8008d50:	460c      	mov	r4, r1
 8008d52:	6831      	ldr	r1, [r6, #0]
 8008d54:	4605      	mov	r5, r0
 8008d56:	b911      	cbnz	r1, 8008d5e <sbrk_aligned+0x12>
 8008d58:	f000 f9e8 	bl	800912c <_sbrk_r>
 8008d5c:	6030      	str	r0, [r6, #0]
 8008d5e:	4621      	mov	r1, r4
 8008d60:	4628      	mov	r0, r5
 8008d62:	f000 f9e3 	bl	800912c <_sbrk_r>
 8008d66:	1c43      	adds	r3, r0, #1
 8008d68:	d00a      	beq.n	8008d80 <sbrk_aligned+0x34>
 8008d6a:	1cc4      	adds	r4, r0, #3
 8008d6c:	f024 0403 	bic.w	r4, r4, #3
 8008d70:	42a0      	cmp	r0, r4
 8008d72:	d007      	beq.n	8008d84 <sbrk_aligned+0x38>
 8008d74:	1a21      	subs	r1, r4, r0
 8008d76:	4628      	mov	r0, r5
 8008d78:	f000 f9d8 	bl	800912c <_sbrk_r>
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	d101      	bne.n	8008d84 <sbrk_aligned+0x38>
 8008d80:	f04f 34ff 	mov.w	r4, #4294967295
 8008d84:	4620      	mov	r0, r4
 8008d86:	bd70      	pop	{r4, r5, r6, pc}
 8008d88:	20000610 	.word	0x20000610

08008d8c <_malloc_r>:
 8008d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d90:	1ccd      	adds	r5, r1, #3
 8008d92:	f025 0503 	bic.w	r5, r5, #3
 8008d96:	3508      	adds	r5, #8
 8008d98:	2d0c      	cmp	r5, #12
 8008d9a:	bf38      	it	cc
 8008d9c:	250c      	movcc	r5, #12
 8008d9e:	2d00      	cmp	r5, #0
 8008da0:	4607      	mov	r7, r0
 8008da2:	db01      	blt.n	8008da8 <_malloc_r+0x1c>
 8008da4:	42a9      	cmp	r1, r5
 8008da6:	d905      	bls.n	8008db4 <_malloc_r+0x28>
 8008da8:	230c      	movs	r3, #12
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	2600      	movs	r6, #0
 8008dae:	4630      	mov	r0, r6
 8008db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008db4:	4e2e      	ldr	r6, [pc, #184]	; (8008e70 <_malloc_r+0xe4>)
 8008db6:	f000 fa25 	bl	8009204 <__malloc_lock>
 8008dba:	6833      	ldr	r3, [r6, #0]
 8008dbc:	461c      	mov	r4, r3
 8008dbe:	bb34      	cbnz	r4, 8008e0e <_malloc_r+0x82>
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	4638      	mov	r0, r7
 8008dc4:	f7ff ffc2 	bl	8008d4c <sbrk_aligned>
 8008dc8:	1c43      	adds	r3, r0, #1
 8008dca:	4604      	mov	r4, r0
 8008dcc:	d14d      	bne.n	8008e6a <_malloc_r+0xde>
 8008dce:	6834      	ldr	r4, [r6, #0]
 8008dd0:	4626      	mov	r6, r4
 8008dd2:	2e00      	cmp	r6, #0
 8008dd4:	d140      	bne.n	8008e58 <_malloc_r+0xcc>
 8008dd6:	6823      	ldr	r3, [r4, #0]
 8008dd8:	4631      	mov	r1, r6
 8008dda:	4638      	mov	r0, r7
 8008ddc:	eb04 0803 	add.w	r8, r4, r3
 8008de0:	f000 f9a4 	bl	800912c <_sbrk_r>
 8008de4:	4580      	cmp	r8, r0
 8008de6:	d13a      	bne.n	8008e5e <_malloc_r+0xd2>
 8008de8:	6821      	ldr	r1, [r4, #0]
 8008dea:	3503      	adds	r5, #3
 8008dec:	1a6d      	subs	r5, r5, r1
 8008dee:	f025 0503 	bic.w	r5, r5, #3
 8008df2:	3508      	adds	r5, #8
 8008df4:	2d0c      	cmp	r5, #12
 8008df6:	bf38      	it	cc
 8008df8:	250c      	movcc	r5, #12
 8008dfa:	4629      	mov	r1, r5
 8008dfc:	4638      	mov	r0, r7
 8008dfe:	f7ff ffa5 	bl	8008d4c <sbrk_aligned>
 8008e02:	3001      	adds	r0, #1
 8008e04:	d02b      	beq.n	8008e5e <_malloc_r+0xd2>
 8008e06:	6823      	ldr	r3, [r4, #0]
 8008e08:	442b      	add	r3, r5
 8008e0a:	6023      	str	r3, [r4, #0]
 8008e0c:	e00e      	b.n	8008e2c <_malloc_r+0xa0>
 8008e0e:	6822      	ldr	r2, [r4, #0]
 8008e10:	1b52      	subs	r2, r2, r5
 8008e12:	d41e      	bmi.n	8008e52 <_malloc_r+0xc6>
 8008e14:	2a0b      	cmp	r2, #11
 8008e16:	d916      	bls.n	8008e46 <_malloc_r+0xba>
 8008e18:	1961      	adds	r1, r4, r5
 8008e1a:	42a3      	cmp	r3, r4
 8008e1c:	6025      	str	r5, [r4, #0]
 8008e1e:	bf18      	it	ne
 8008e20:	6059      	strne	r1, [r3, #4]
 8008e22:	6863      	ldr	r3, [r4, #4]
 8008e24:	bf08      	it	eq
 8008e26:	6031      	streq	r1, [r6, #0]
 8008e28:	5162      	str	r2, [r4, r5]
 8008e2a:	604b      	str	r3, [r1, #4]
 8008e2c:	4638      	mov	r0, r7
 8008e2e:	f104 060b 	add.w	r6, r4, #11
 8008e32:	f000 f9ed 	bl	8009210 <__malloc_unlock>
 8008e36:	f026 0607 	bic.w	r6, r6, #7
 8008e3a:	1d23      	adds	r3, r4, #4
 8008e3c:	1af2      	subs	r2, r6, r3
 8008e3e:	d0b6      	beq.n	8008dae <_malloc_r+0x22>
 8008e40:	1b9b      	subs	r3, r3, r6
 8008e42:	50a3      	str	r3, [r4, r2]
 8008e44:	e7b3      	b.n	8008dae <_malloc_r+0x22>
 8008e46:	6862      	ldr	r2, [r4, #4]
 8008e48:	42a3      	cmp	r3, r4
 8008e4a:	bf0c      	ite	eq
 8008e4c:	6032      	streq	r2, [r6, #0]
 8008e4e:	605a      	strne	r2, [r3, #4]
 8008e50:	e7ec      	b.n	8008e2c <_malloc_r+0xa0>
 8008e52:	4623      	mov	r3, r4
 8008e54:	6864      	ldr	r4, [r4, #4]
 8008e56:	e7b2      	b.n	8008dbe <_malloc_r+0x32>
 8008e58:	4634      	mov	r4, r6
 8008e5a:	6876      	ldr	r6, [r6, #4]
 8008e5c:	e7b9      	b.n	8008dd2 <_malloc_r+0x46>
 8008e5e:	230c      	movs	r3, #12
 8008e60:	603b      	str	r3, [r7, #0]
 8008e62:	4638      	mov	r0, r7
 8008e64:	f000 f9d4 	bl	8009210 <__malloc_unlock>
 8008e68:	e7a1      	b.n	8008dae <_malloc_r+0x22>
 8008e6a:	6025      	str	r5, [r4, #0]
 8008e6c:	e7de      	b.n	8008e2c <_malloc_r+0xa0>
 8008e6e:	bf00      	nop
 8008e70:	2000060c 	.word	0x2000060c

08008e74 <__ssputs_r>:
 8008e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e78:	688e      	ldr	r6, [r1, #8]
 8008e7a:	429e      	cmp	r6, r3
 8008e7c:	4682      	mov	sl, r0
 8008e7e:	460c      	mov	r4, r1
 8008e80:	4690      	mov	r8, r2
 8008e82:	461f      	mov	r7, r3
 8008e84:	d838      	bhi.n	8008ef8 <__ssputs_r+0x84>
 8008e86:	898a      	ldrh	r2, [r1, #12]
 8008e88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008e8c:	d032      	beq.n	8008ef4 <__ssputs_r+0x80>
 8008e8e:	6825      	ldr	r5, [r4, #0]
 8008e90:	6909      	ldr	r1, [r1, #16]
 8008e92:	eba5 0901 	sub.w	r9, r5, r1
 8008e96:	6965      	ldr	r5, [r4, #20]
 8008e98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	444b      	add	r3, r9
 8008ea4:	106d      	asrs	r5, r5, #1
 8008ea6:	429d      	cmp	r5, r3
 8008ea8:	bf38      	it	cc
 8008eaa:	461d      	movcc	r5, r3
 8008eac:	0553      	lsls	r3, r2, #21
 8008eae:	d531      	bpl.n	8008f14 <__ssputs_r+0xa0>
 8008eb0:	4629      	mov	r1, r5
 8008eb2:	f7ff ff6b 	bl	8008d8c <_malloc_r>
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	b950      	cbnz	r0, 8008ed0 <__ssputs_r+0x5c>
 8008eba:	230c      	movs	r3, #12
 8008ebc:	f8ca 3000 	str.w	r3, [sl]
 8008ec0:	89a3      	ldrh	r3, [r4, #12]
 8008ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ec6:	81a3      	strh	r3, [r4, #12]
 8008ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ed0:	6921      	ldr	r1, [r4, #16]
 8008ed2:	464a      	mov	r2, r9
 8008ed4:	f7ff fb46 	bl	8008564 <memcpy>
 8008ed8:	89a3      	ldrh	r3, [r4, #12]
 8008eda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ede:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ee2:	81a3      	strh	r3, [r4, #12]
 8008ee4:	6126      	str	r6, [r4, #16]
 8008ee6:	6165      	str	r5, [r4, #20]
 8008ee8:	444e      	add	r6, r9
 8008eea:	eba5 0509 	sub.w	r5, r5, r9
 8008eee:	6026      	str	r6, [r4, #0]
 8008ef0:	60a5      	str	r5, [r4, #8]
 8008ef2:	463e      	mov	r6, r7
 8008ef4:	42be      	cmp	r6, r7
 8008ef6:	d900      	bls.n	8008efa <__ssputs_r+0x86>
 8008ef8:	463e      	mov	r6, r7
 8008efa:	6820      	ldr	r0, [r4, #0]
 8008efc:	4632      	mov	r2, r6
 8008efe:	4641      	mov	r1, r8
 8008f00:	f000 f966 	bl	80091d0 <memmove>
 8008f04:	68a3      	ldr	r3, [r4, #8]
 8008f06:	1b9b      	subs	r3, r3, r6
 8008f08:	60a3      	str	r3, [r4, #8]
 8008f0a:	6823      	ldr	r3, [r4, #0]
 8008f0c:	4433      	add	r3, r6
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	2000      	movs	r0, #0
 8008f12:	e7db      	b.n	8008ecc <__ssputs_r+0x58>
 8008f14:	462a      	mov	r2, r5
 8008f16:	f000 f981 	bl	800921c <_realloc_r>
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	2800      	cmp	r0, #0
 8008f1e:	d1e1      	bne.n	8008ee4 <__ssputs_r+0x70>
 8008f20:	6921      	ldr	r1, [r4, #16]
 8008f22:	4650      	mov	r0, sl
 8008f24:	f7ff fec6 	bl	8008cb4 <_free_r>
 8008f28:	e7c7      	b.n	8008eba <__ssputs_r+0x46>
	...

08008f2c <_svfiprintf_r>:
 8008f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f30:	4698      	mov	r8, r3
 8008f32:	898b      	ldrh	r3, [r1, #12]
 8008f34:	061b      	lsls	r3, r3, #24
 8008f36:	b09d      	sub	sp, #116	; 0x74
 8008f38:	4607      	mov	r7, r0
 8008f3a:	460d      	mov	r5, r1
 8008f3c:	4614      	mov	r4, r2
 8008f3e:	d50e      	bpl.n	8008f5e <_svfiprintf_r+0x32>
 8008f40:	690b      	ldr	r3, [r1, #16]
 8008f42:	b963      	cbnz	r3, 8008f5e <_svfiprintf_r+0x32>
 8008f44:	2140      	movs	r1, #64	; 0x40
 8008f46:	f7ff ff21 	bl	8008d8c <_malloc_r>
 8008f4a:	6028      	str	r0, [r5, #0]
 8008f4c:	6128      	str	r0, [r5, #16]
 8008f4e:	b920      	cbnz	r0, 8008f5a <_svfiprintf_r+0x2e>
 8008f50:	230c      	movs	r3, #12
 8008f52:	603b      	str	r3, [r7, #0]
 8008f54:	f04f 30ff 	mov.w	r0, #4294967295
 8008f58:	e0d1      	b.n	80090fe <_svfiprintf_r+0x1d2>
 8008f5a:	2340      	movs	r3, #64	; 0x40
 8008f5c:	616b      	str	r3, [r5, #20]
 8008f5e:	2300      	movs	r3, #0
 8008f60:	9309      	str	r3, [sp, #36]	; 0x24
 8008f62:	2320      	movs	r3, #32
 8008f64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f68:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f6c:	2330      	movs	r3, #48	; 0x30
 8008f6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009118 <_svfiprintf_r+0x1ec>
 8008f72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f76:	f04f 0901 	mov.w	r9, #1
 8008f7a:	4623      	mov	r3, r4
 8008f7c:	469a      	mov	sl, r3
 8008f7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f82:	b10a      	cbz	r2, 8008f88 <_svfiprintf_r+0x5c>
 8008f84:	2a25      	cmp	r2, #37	; 0x25
 8008f86:	d1f9      	bne.n	8008f7c <_svfiprintf_r+0x50>
 8008f88:	ebba 0b04 	subs.w	fp, sl, r4
 8008f8c:	d00b      	beq.n	8008fa6 <_svfiprintf_r+0x7a>
 8008f8e:	465b      	mov	r3, fp
 8008f90:	4622      	mov	r2, r4
 8008f92:	4629      	mov	r1, r5
 8008f94:	4638      	mov	r0, r7
 8008f96:	f7ff ff6d 	bl	8008e74 <__ssputs_r>
 8008f9a:	3001      	adds	r0, #1
 8008f9c:	f000 80aa 	beq.w	80090f4 <_svfiprintf_r+0x1c8>
 8008fa0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fa2:	445a      	add	r2, fp
 8008fa4:	9209      	str	r2, [sp, #36]	; 0x24
 8008fa6:	f89a 3000 	ldrb.w	r3, [sl]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	f000 80a2 	beq.w	80090f4 <_svfiprintf_r+0x1c8>
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fba:	f10a 0a01 	add.w	sl, sl, #1
 8008fbe:	9304      	str	r3, [sp, #16]
 8008fc0:	9307      	str	r3, [sp, #28]
 8008fc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fc6:	931a      	str	r3, [sp, #104]	; 0x68
 8008fc8:	4654      	mov	r4, sl
 8008fca:	2205      	movs	r2, #5
 8008fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd0:	4851      	ldr	r0, [pc, #324]	; (8009118 <_svfiprintf_r+0x1ec>)
 8008fd2:	f7f7 f925 	bl	8000220 <memchr>
 8008fd6:	9a04      	ldr	r2, [sp, #16]
 8008fd8:	b9d8      	cbnz	r0, 8009012 <_svfiprintf_r+0xe6>
 8008fda:	06d0      	lsls	r0, r2, #27
 8008fdc:	bf44      	itt	mi
 8008fde:	2320      	movmi	r3, #32
 8008fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fe4:	0711      	lsls	r1, r2, #28
 8008fe6:	bf44      	itt	mi
 8008fe8:	232b      	movmi	r3, #43	; 0x2b
 8008fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fee:	f89a 3000 	ldrb.w	r3, [sl]
 8008ff2:	2b2a      	cmp	r3, #42	; 0x2a
 8008ff4:	d015      	beq.n	8009022 <_svfiprintf_r+0xf6>
 8008ff6:	9a07      	ldr	r2, [sp, #28]
 8008ff8:	4654      	mov	r4, sl
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	f04f 0c0a 	mov.w	ip, #10
 8009000:	4621      	mov	r1, r4
 8009002:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009006:	3b30      	subs	r3, #48	; 0x30
 8009008:	2b09      	cmp	r3, #9
 800900a:	d94e      	bls.n	80090aa <_svfiprintf_r+0x17e>
 800900c:	b1b0      	cbz	r0, 800903c <_svfiprintf_r+0x110>
 800900e:	9207      	str	r2, [sp, #28]
 8009010:	e014      	b.n	800903c <_svfiprintf_r+0x110>
 8009012:	eba0 0308 	sub.w	r3, r0, r8
 8009016:	fa09 f303 	lsl.w	r3, r9, r3
 800901a:	4313      	orrs	r3, r2
 800901c:	9304      	str	r3, [sp, #16]
 800901e:	46a2      	mov	sl, r4
 8009020:	e7d2      	b.n	8008fc8 <_svfiprintf_r+0x9c>
 8009022:	9b03      	ldr	r3, [sp, #12]
 8009024:	1d19      	adds	r1, r3, #4
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	9103      	str	r1, [sp, #12]
 800902a:	2b00      	cmp	r3, #0
 800902c:	bfbb      	ittet	lt
 800902e:	425b      	neglt	r3, r3
 8009030:	f042 0202 	orrlt.w	r2, r2, #2
 8009034:	9307      	strge	r3, [sp, #28]
 8009036:	9307      	strlt	r3, [sp, #28]
 8009038:	bfb8      	it	lt
 800903a:	9204      	strlt	r2, [sp, #16]
 800903c:	7823      	ldrb	r3, [r4, #0]
 800903e:	2b2e      	cmp	r3, #46	; 0x2e
 8009040:	d10c      	bne.n	800905c <_svfiprintf_r+0x130>
 8009042:	7863      	ldrb	r3, [r4, #1]
 8009044:	2b2a      	cmp	r3, #42	; 0x2a
 8009046:	d135      	bne.n	80090b4 <_svfiprintf_r+0x188>
 8009048:	9b03      	ldr	r3, [sp, #12]
 800904a:	1d1a      	adds	r2, r3, #4
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	9203      	str	r2, [sp, #12]
 8009050:	2b00      	cmp	r3, #0
 8009052:	bfb8      	it	lt
 8009054:	f04f 33ff 	movlt.w	r3, #4294967295
 8009058:	3402      	adds	r4, #2
 800905a:	9305      	str	r3, [sp, #20]
 800905c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009128 <_svfiprintf_r+0x1fc>
 8009060:	7821      	ldrb	r1, [r4, #0]
 8009062:	2203      	movs	r2, #3
 8009064:	4650      	mov	r0, sl
 8009066:	f7f7 f8db 	bl	8000220 <memchr>
 800906a:	b140      	cbz	r0, 800907e <_svfiprintf_r+0x152>
 800906c:	2340      	movs	r3, #64	; 0x40
 800906e:	eba0 000a 	sub.w	r0, r0, sl
 8009072:	fa03 f000 	lsl.w	r0, r3, r0
 8009076:	9b04      	ldr	r3, [sp, #16]
 8009078:	4303      	orrs	r3, r0
 800907a:	3401      	adds	r4, #1
 800907c:	9304      	str	r3, [sp, #16]
 800907e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009082:	4826      	ldr	r0, [pc, #152]	; (800911c <_svfiprintf_r+0x1f0>)
 8009084:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009088:	2206      	movs	r2, #6
 800908a:	f7f7 f8c9 	bl	8000220 <memchr>
 800908e:	2800      	cmp	r0, #0
 8009090:	d038      	beq.n	8009104 <_svfiprintf_r+0x1d8>
 8009092:	4b23      	ldr	r3, [pc, #140]	; (8009120 <_svfiprintf_r+0x1f4>)
 8009094:	bb1b      	cbnz	r3, 80090de <_svfiprintf_r+0x1b2>
 8009096:	9b03      	ldr	r3, [sp, #12]
 8009098:	3307      	adds	r3, #7
 800909a:	f023 0307 	bic.w	r3, r3, #7
 800909e:	3308      	adds	r3, #8
 80090a0:	9303      	str	r3, [sp, #12]
 80090a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090a4:	4433      	add	r3, r6
 80090a6:	9309      	str	r3, [sp, #36]	; 0x24
 80090a8:	e767      	b.n	8008f7a <_svfiprintf_r+0x4e>
 80090aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80090ae:	460c      	mov	r4, r1
 80090b0:	2001      	movs	r0, #1
 80090b2:	e7a5      	b.n	8009000 <_svfiprintf_r+0xd4>
 80090b4:	2300      	movs	r3, #0
 80090b6:	3401      	adds	r4, #1
 80090b8:	9305      	str	r3, [sp, #20]
 80090ba:	4619      	mov	r1, r3
 80090bc:	f04f 0c0a 	mov.w	ip, #10
 80090c0:	4620      	mov	r0, r4
 80090c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090c6:	3a30      	subs	r2, #48	; 0x30
 80090c8:	2a09      	cmp	r2, #9
 80090ca:	d903      	bls.n	80090d4 <_svfiprintf_r+0x1a8>
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d0c5      	beq.n	800905c <_svfiprintf_r+0x130>
 80090d0:	9105      	str	r1, [sp, #20]
 80090d2:	e7c3      	b.n	800905c <_svfiprintf_r+0x130>
 80090d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80090d8:	4604      	mov	r4, r0
 80090da:	2301      	movs	r3, #1
 80090dc:	e7f0      	b.n	80090c0 <_svfiprintf_r+0x194>
 80090de:	ab03      	add	r3, sp, #12
 80090e0:	9300      	str	r3, [sp, #0]
 80090e2:	462a      	mov	r2, r5
 80090e4:	4b0f      	ldr	r3, [pc, #60]	; (8009124 <_svfiprintf_r+0x1f8>)
 80090e6:	a904      	add	r1, sp, #16
 80090e8:	4638      	mov	r0, r7
 80090ea:	f7fd ff3f 	bl	8006f6c <_printf_float>
 80090ee:	1c42      	adds	r2, r0, #1
 80090f0:	4606      	mov	r6, r0
 80090f2:	d1d6      	bne.n	80090a2 <_svfiprintf_r+0x176>
 80090f4:	89ab      	ldrh	r3, [r5, #12]
 80090f6:	065b      	lsls	r3, r3, #25
 80090f8:	f53f af2c 	bmi.w	8008f54 <_svfiprintf_r+0x28>
 80090fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090fe:	b01d      	add	sp, #116	; 0x74
 8009100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009104:	ab03      	add	r3, sp, #12
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	462a      	mov	r2, r5
 800910a:	4b06      	ldr	r3, [pc, #24]	; (8009124 <_svfiprintf_r+0x1f8>)
 800910c:	a904      	add	r1, sp, #16
 800910e:	4638      	mov	r0, r7
 8009110:	f7fe f9d0 	bl	80074b4 <_printf_i>
 8009114:	e7eb      	b.n	80090ee <_svfiprintf_r+0x1c2>
 8009116:	bf00      	nop
 8009118:	0800a134 	.word	0x0800a134
 800911c:	0800a13e 	.word	0x0800a13e
 8009120:	08006f6d 	.word	0x08006f6d
 8009124:	08008e75 	.word	0x08008e75
 8009128:	0800a13a 	.word	0x0800a13a

0800912c <_sbrk_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	4d06      	ldr	r5, [pc, #24]	; (8009148 <_sbrk_r+0x1c>)
 8009130:	2300      	movs	r3, #0
 8009132:	4604      	mov	r4, r0
 8009134:	4608      	mov	r0, r1
 8009136:	602b      	str	r3, [r5, #0]
 8009138:	f7f9 fba8 	bl	800288c <_sbrk>
 800913c:	1c43      	adds	r3, r0, #1
 800913e:	d102      	bne.n	8009146 <_sbrk_r+0x1a>
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	b103      	cbz	r3, 8009146 <_sbrk_r+0x1a>
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	bd38      	pop	{r3, r4, r5, pc}
 8009148:	20000614 	.word	0x20000614

0800914c <__assert_func>:
 800914c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800914e:	4614      	mov	r4, r2
 8009150:	461a      	mov	r2, r3
 8009152:	4b09      	ldr	r3, [pc, #36]	; (8009178 <__assert_func+0x2c>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4605      	mov	r5, r0
 8009158:	68d8      	ldr	r0, [r3, #12]
 800915a:	b14c      	cbz	r4, 8009170 <__assert_func+0x24>
 800915c:	4b07      	ldr	r3, [pc, #28]	; (800917c <__assert_func+0x30>)
 800915e:	9100      	str	r1, [sp, #0]
 8009160:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009164:	4906      	ldr	r1, [pc, #24]	; (8009180 <__assert_func+0x34>)
 8009166:	462b      	mov	r3, r5
 8009168:	f000 f80e 	bl	8009188 <fiprintf>
 800916c:	f000 faac 	bl	80096c8 <abort>
 8009170:	4b04      	ldr	r3, [pc, #16]	; (8009184 <__assert_func+0x38>)
 8009172:	461c      	mov	r4, r3
 8009174:	e7f3      	b.n	800915e <__assert_func+0x12>
 8009176:	bf00      	nop
 8009178:	2000001c 	.word	0x2000001c
 800917c:	0800a145 	.word	0x0800a145
 8009180:	0800a152 	.word	0x0800a152
 8009184:	0800a180 	.word	0x0800a180

08009188 <fiprintf>:
 8009188:	b40e      	push	{r1, r2, r3}
 800918a:	b503      	push	{r0, r1, lr}
 800918c:	4601      	mov	r1, r0
 800918e:	ab03      	add	r3, sp, #12
 8009190:	4805      	ldr	r0, [pc, #20]	; (80091a8 <fiprintf+0x20>)
 8009192:	f853 2b04 	ldr.w	r2, [r3], #4
 8009196:	6800      	ldr	r0, [r0, #0]
 8009198:	9301      	str	r3, [sp, #4]
 800919a:	f000 f897 	bl	80092cc <_vfiprintf_r>
 800919e:	b002      	add	sp, #8
 80091a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80091a4:	b003      	add	sp, #12
 80091a6:	4770      	bx	lr
 80091a8:	2000001c 	.word	0x2000001c

080091ac <__ascii_mbtowc>:
 80091ac:	b082      	sub	sp, #8
 80091ae:	b901      	cbnz	r1, 80091b2 <__ascii_mbtowc+0x6>
 80091b0:	a901      	add	r1, sp, #4
 80091b2:	b142      	cbz	r2, 80091c6 <__ascii_mbtowc+0x1a>
 80091b4:	b14b      	cbz	r3, 80091ca <__ascii_mbtowc+0x1e>
 80091b6:	7813      	ldrb	r3, [r2, #0]
 80091b8:	600b      	str	r3, [r1, #0]
 80091ba:	7812      	ldrb	r2, [r2, #0]
 80091bc:	1e10      	subs	r0, r2, #0
 80091be:	bf18      	it	ne
 80091c0:	2001      	movne	r0, #1
 80091c2:	b002      	add	sp, #8
 80091c4:	4770      	bx	lr
 80091c6:	4610      	mov	r0, r2
 80091c8:	e7fb      	b.n	80091c2 <__ascii_mbtowc+0x16>
 80091ca:	f06f 0001 	mvn.w	r0, #1
 80091ce:	e7f8      	b.n	80091c2 <__ascii_mbtowc+0x16>

080091d0 <memmove>:
 80091d0:	4288      	cmp	r0, r1
 80091d2:	b510      	push	{r4, lr}
 80091d4:	eb01 0402 	add.w	r4, r1, r2
 80091d8:	d902      	bls.n	80091e0 <memmove+0x10>
 80091da:	4284      	cmp	r4, r0
 80091dc:	4623      	mov	r3, r4
 80091de:	d807      	bhi.n	80091f0 <memmove+0x20>
 80091e0:	1e43      	subs	r3, r0, #1
 80091e2:	42a1      	cmp	r1, r4
 80091e4:	d008      	beq.n	80091f8 <memmove+0x28>
 80091e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091ee:	e7f8      	b.n	80091e2 <memmove+0x12>
 80091f0:	4402      	add	r2, r0
 80091f2:	4601      	mov	r1, r0
 80091f4:	428a      	cmp	r2, r1
 80091f6:	d100      	bne.n	80091fa <memmove+0x2a>
 80091f8:	bd10      	pop	{r4, pc}
 80091fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009202:	e7f7      	b.n	80091f4 <memmove+0x24>

08009204 <__malloc_lock>:
 8009204:	4801      	ldr	r0, [pc, #4]	; (800920c <__malloc_lock+0x8>)
 8009206:	f000 bc1f 	b.w	8009a48 <__retarget_lock_acquire_recursive>
 800920a:	bf00      	nop
 800920c:	20000618 	.word	0x20000618

08009210 <__malloc_unlock>:
 8009210:	4801      	ldr	r0, [pc, #4]	; (8009218 <__malloc_unlock+0x8>)
 8009212:	f000 bc1a 	b.w	8009a4a <__retarget_lock_release_recursive>
 8009216:	bf00      	nop
 8009218:	20000618 	.word	0x20000618

0800921c <_realloc_r>:
 800921c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009220:	4680      	mov	r8, r0
 8009222:	4614      	mov	r4, r2
 8009224:	460e      	mov	r6, r1
 8009226:	b921      	cbnz	r1, 8009232 <_realloc_r+0x16>
 8009228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800922c:	4611      	mov	r1, r2
 800922e:	f7ff bdad 	b.w	8008d8c <_malloc_r>
 8009232:	b92a      	cbnz	r2, 8009240 <_realloc_r+0x24>
 8009234:	f7ff fd3e 	bl	8008cb4 <_free_r>
 8009238:	4625      	mov	r5, r4
 800923a:	4628      	mov	r0, r5
 800923c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009240:	f000 fc6a 	bl	8009b18 <_malloc_usable_size_r>
 8009244:	4284      	cmp	r4, r0
 8009246:	4607      	mov	r7, r0
 8009248:	d802      	bhi.n	8009250 <_realloc_r+0x34>
 800924a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800924e:	d812      	bhi.n	8009276 <_realloc_r+0x5a>
 8009250:	4621      	mov	r1, r4
 8009252:	4640      	mov	r0, r8
 8009254:	f7ff fd9a 	bl	8008d8c <_malloc_r>
 8009258:	4605      	mov	r5, r0
 800925a:	2800      	cmp	r0, #0
 800925c:	d0ed      	beq.n	800923a <_realloc_r+0x1e>
 800925e:	42bc      	cmp	r4, r7
 8009260:	4622      	mov	r2, r4
 8009262:	4631      	mov	r1, r6
 8009264:	bf28      	it	cs
 8009266:	463a      	movcs	r2, r7
 8009268:	f7ff f97c 	bl	8008564 <memcpy>
 800926c:	4631      	mov	r1, r6
 800926e:	4640      	mov	r0, r8
 8009270:	f7ff fd20 	bl	8008cb4 <_free_r>
 8009274:	e7e1      	b.n	800923a <_realloc_r+0x1e>
 8009276:	4635      	mov	r5, r6
 8009278:	e7df      	b.n	800923a <_realloc_r+0x1e>

0800927a <__sfputc_r>:
 800927a:	6893      	ldr	r3, [r2, #8]
 800927c:	3b01      	subs	r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	b410      	push	{r4}
 8009282:	6093      	str	r3, [r2, #8]
 8009284:	da08      	bge.n	8009298 <__sfputc_r+0x1e>
 8009286:	6994      	ldr	r4, [r2, #24]
 8009288:	42a3      	cmp	r3, r4
 800928a:	db01      	blt.n	8009290 <__sfputc_r+0x16>
 800928c:	290a      	cmp	r1, #10
 800928e:	d103      	bne.n	8009298 <__sfputc_r+0x1e>
 8009290:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009294:	f000 b94a 	b.w	800952c <__swbuf_r>
 8009298:	6813      	ldr	r3, [r2, #0]
 800929a:	1c58      	adds	r0, r3, #1
 800929c:	6010      	str	r0, [r2, #0]
 800929e:	7019      	strb	r1, [r3, #0]
 80092a0:	4608      	mov	r0, r1
 80092a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092a6:	4770      	bx	lr

080092a8 <__sfputs_r>:
 80092a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092aa:	4606      	mov	r6, r0
 80092ac:	460f      	mov	r7, r1
 80092ae:	4614      	mov	r4, r2
 80092b0:	18d5      	adds	r5, r2, r3
 80092b2:	42ac      	cmp	r4, r5
 80092b4:	d101      	bne.n	80092ba <__sfputs_r+0x12>
 80092b6:	2000      	movs	r0, #0
 80092b8:	e007      	b.n	80092ca <__sfputs_r+0x22>
 80092ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092be:	463a      	mov	r2, r7
 80092c0:	4630      	mov	r0, r6
 80092c2:	f7ff ffda 	bl	800927a <__sfputc_r>
 80092c6:	1c43      	adds	r3, r0, #1
 80092c8:	d1f3      	bne.n	80092b2 <__sfputs_r+0xa>
 80092ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092cc <_vfiprintf_r>:
 80092cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d0:	460d      	mov	r5, r1
 80092d2:	b09d      	sub	sp, #116	; 0x74
 80092d4:	4614      	mov	r4, r2
 80092d6:	4698      	mov	r8, r3
 80092d8:	4606      	mov	r6, r0
 80092da:	b118      	cbz	r0, 80092e4 <_vfiprintf_r+0x18>
 80092dc:	6983      	ldr	r3, [r0, #24]
 80092de:	b90b      	cbnz	r3, 80092e4 <_vfiprintf_r+0x18>
 80092e0:	f000 fb14 	bl	800990c <__sinit>
 80092e4:	4b89      	ldr	r3, [pc, #548]	; (800950c <_vfiprintf_r+0x240>)
 80092e6:	429d      	cmp	r5, r3
 80092e8:	d11b      	bne.n	8009322 <_vfiprintf_r+0x56>
 80092ea:	6875      	ldr	r5, [r6, #4]
 80092ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092ee:	07d9      	lsls	r1, r3, #31
 80092f0:	d405      	bmi.n	80092fe <_vfiprintf_r+0x32>
 80092f2:	89ab      	ldrh	r3, [r5, #12]
 80092f4:	059a      	lsls	r2, r3, #22
 80092f6:	d402      	bmi.n	80092fe <_vfiprintf_r+0x32>
 80092f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092fa:	f000 fba5 	bl	8009a48 <__retarget_lock_acquire_recursive>
 80092fe:	89ab      	ldrh	r3, [r5, #12]
 8009300:	071b      	lsls	r3, r3, #28
 8009302:	d501      	bpl.n	8009308 <_vfiprintf_r+0x3c>
 8009304:	692b      	ldr	r3, [r5, #16]
 8009306:	b9eb      	cbnz	r3, 8009344 <_vfiprintf_r+0x78>
 8009308:	4629      	mov	r1, r5
 800930a:	4630      	mov	r0, r6
 800930c:	f000 f96e 	bl	80095ec <__swsetup_r>
 8009310:	b1c0      	cbz	r0, 8009344 <_vfiprintf_r+0x78>
 8009312:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009314:	07dc      	lsls	r4, r3, #31
 8009316:	d50e      	bpl.n	8009336 <_vfiprintf_r+0x6a>
 8009318:	f04f 30ff 	mov.w	r0, #4294967295
 800931c:	b01d      	add	sp, #116	; 0x74
 800931e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009322:	4b7b      	ldr	r3, [pc, #492]	; (8009510 <_vfiprintf_r+0x244>)
 8009324:	429d      	cmp	r5, r3
 8009326:	d101      	bne.n	800932c <_vfiprintf_r+0x60>
 8009328:	68b5      	ldr	r5, [r6, #8]
 800932a:	e7df      	b.n	80092ec <_vfiprintf_r+0x20>
 800932c:	4b79      	ldr	r3, [pc, #484]	; (8009514 <_vfiprintf_r+0x248>)
 800932e:	429d      	cmp	r5, r3
 8009330:	bf08      	it	eq
 8009332:	68f5      	ldreq	r5, [r6, #12]
 8009334:	e7da      	b.n	80092ec <_vfiprintf_r+0x20>
 8009336:	89ab      	ldrh	r3, [r5, #12]
 8009338:	0598      	lsls	r0, r3, #22
 800933a:	d4ed      	bmi.n	8009318 <_vfiprintf_r+0x4c>
 800933c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800933e:	f000 fb84 	bl	8009a4a <__retarget_lock_release_recursive>
 8009342:	e7e9      	b.n	8009318 <_vfiprintf_r+0x4c>
 8009344:	2300      	movs	r3, #0
 8009346:	9309      	str	r3, [sp, #36]	; 0x24
 8009348:	2320      	movs	r3, #32
 800934a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800934e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009352:	2330      	movs	r3, #48	; 0x30
 8009354:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009518 <_vfiprintf_r+0x24c>
 8009358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800935c:	f04f 0901 	mov.w	r9, #1
 8009360:	4623      	mov	r3, r4
 8009362:	469a      	mov	sl, r3
 8009364:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009368:	b10a      	cbz	r2, 800936e <_vfiprintf_r+0xa2>
 800936a:	2a25      	cmp	r2, #37	; 0x25
 800936c:	d1f9      	bne.n	8009362 <_vfiprintf_r+0x96>
 800936e:	ebba 0b04 	subs.w	fp, sl, r4
 8009372:	d00b      	beq.n	800938c <_vfiprintf_r+0xc0>
 8009374:	465b      	mov	r3, fp
 8009376:	4622      	mov	r2, r4
 8009378:	4629      	mov	r1, r5
 800937a:	4630      	mov	r0, r6
 800937c:	f7ff ff94 	bl	80092a8 <__sfputs_r>
 8009380:	3001      	adds	r0, #1
 8009382:	f000 80aa 	beq.w	80094da <_vfiprintf_r+0x20e>
 8009386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009388:	445a      	add	r2, fp
 800938a:	9209      	str	r2, [sp, #36]	; 0x24
 800938c:	f89a 3000 	ldrb.w	r3, [sl]
 8009390:	2b00      	cmp	r3, #0
 8009392:	f000 80a2 	beq.w	80094da <_vfiprintf_r+0x20e>
 8009396:	2300      	movs	r3, #0
 8009398:	f04f 32ff 	mov.w	r2, #4294967295
 800939c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093a0:	f10a 0a01 	add.w	sl, sl, #1
 80093a4:	9304      	str	r3, [sp, #16]
 80093a6:	9307      	str	r3, [sp, #28]
 80093a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093ac:	931a      	str	r3, [sp, #104]	; 0x68
 80093ae:	4654      	mov	r4, sl
 80093b0:	2205      	movs	r2, #5
 80093b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093b6:	4858      	ldr	r0, [pc, #352]	; (8009518 <_vfiprintf_r+0x24c>)
 80093b8:	f7f6 ff32 	bl	8000220 <memchr>
 80093bc:	9a04      	ldr	r2, [sp, #16]
 80093be:	b9d8      	cbnz	r0, 80093f8 <_vfiprintf_r+0x12c>
 80093c0:	06d1      	lsls	r1, r2, #27
 80093c2:	bf44      	itt	mi
 80093c4:	2320      	movmi	r3, #32
 80093c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093ca:	0713      	lsls	r3, r2, #28
 80093cc:	bf44      	itt	mi
 80093ce:	232b      	movmi	r3, #43	; 0x2b
 80093d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093d4:	f89a 3000 	ldrb.w	r3, [sl]
 80093d8:	2b2a      	cmp	r3, #42	; 0x2a
 80093da:	d015      	beq.n	8009408 <_vfiprintf_r+0x13c>
 80093dc:	9a07      	ldr	r2, [sp, #28]
 80093de:	4654      	mov	r4, sl
 80093e0:	2000      	movs	r0, #0
 80093e2:	f04f 0c0a 	mov.w	ip, #10
 80093e6:	4621      	mov	r1, r4
 80093e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093ec:	3b30      	subs	r3, #48	; 0x30
 80093ee:	2b09      	cmp	r3, #9
 80093f0:	d94e      	bls.n	8009490 <_vfiprintf_r+0x1c4>
 80093f2:	b1b0      	cbz	r0, 8009422 <_vfiprintf_r+0x156>
 80093f4:	9207      	str	r2, [sp, #28]
 80093f6:	e014      	b.n	8009422 <_vfiprintf_r+0x156>
 80093f8:	eba0 0308 	sub.w	r3, r0, r8
 80093fc:	fa09 f303 	lsl.w	r3, r9, r3
 8009400:	4313      	orrs	r3, r2
 8009402:	9304      	str	r3, [sp, #16]
 8009404:	46a2      	mov	sl, r4
 8009406:	e7d2      	b.n	80093ae <_vfiprintf_r+0xe2>
 8009408:	9b03      	ldr	r3, [sp, #12]
 800940a:	1d19      	adds	r1, r3, #4
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	9103      	str	r1, [sp, #12]
 8009410:	2b00      	cmp	r3, #0
 8009412:	bfbb      	ittet	lt
 8009414:	425b      	neglt	r3, r3
 8009416:	f042 0202 	orrlt.w	r2, r2, #2
 800941a:	9307      	strge	r3, [sp, #28]
 800941c:	9307      	strlt	r3, [sp, #28]
 800941e:	bfb8      	it	lt
 8009420:	9204      	strlt	r2, [sp, #16]
 8009422:	7823      	ldrb	r3, [r4, #0]
 8009424:	2b2e      	cmp	r3, #46	; 0x2e
 8009426:	d10c      	bne.n	8009442 <_vfiprintf_r+0x176>
 8009428:	7863      	ldrb	r3, [r4, #1]
 800942a:	2b2a      	cmp	r3, #42	; 0x2a
 800942c:	d135      	bne.n	800949a <_vfiprintf_r+0x1ce>
 800942e:	9b03      	ldr	r3, [sp, #12]
 8009430:	1d1a      	adds	r2, r3, #4
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	9203      	str	r2, [sp, #12]
 8009436:	2b00      	cmp	r3, #0
 8009438:	bfb8      	it	lt
 800943a:	f04f 33ff 	movlt.w	r3, #4294967295
 800943e:	3402      	adds	r4, #2
 8009440:	9305      	str	r3, [sp, #20]
 8009442:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009528 <_vfiprintf_r+0x25c>
 8009446:	7821      	ldrb	r1, [r4, #0]
 8009448:	2203      	movs	r2, #3
 800944a:	4650      	mov	r0, sl
 800944c:	f7f6 fee8 	bl	8000220 <memchr>
 8009450:	b140      	cbz	r0, 8009464 <_vfiprintf_r+0x198>
 8009452:	2340      	movs	r3, #64	; 0x40
 8009454:	eba0 000a 	sub.w	r0, r0, sl
 8009458:	fa03 f000 	lsl.w	r0, r3, r0
 800945c:	9b04      	ldr	r3, [sp, #16]
 800945e:	4303      	orrs	r3, r0
 8009460:	3401      	adds	r4, #1
 8009462:	9304      	str	r3, [sp, #16]
 8009464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009468:	482c      	ldr	r0, [pc, #176]	; (800951c <_vfiprintf_r+0x250>)
 800946a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800946e:	2206      	movs	r2, #6
 8009470:	f7f6 fed6 	bl	8000220 <memchr>
 8009474:	2800      	cmp	r0, #0
 8009476:	d03f      	beq.n	80094f8 <_vfiprintf_r+0x22c>
 8009478:	4b29      	ldr	r3, [pc, #164]	; (8009520 <_vfiprintf_r+0x254>)
 800947a:	bb1b      	cbnz	r3, 80094c4 <_vfiprintf_r+0x1f8>
 800947c:	9b03      	ldr	r3, [sp, #12]
 800947e:	3307      	adds	r3, #7
 8009480:	f023 0307 	bic.w	r3, r3, #7
 8009484:	3308      	adds	r3, #8
 8009486:	9303      	str	r3, [sp, #12]
 8009488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800948a:	443b      	add	r3, r7
 800948c:	9309      	str	r3, [sp, #36]	; 0x24
 800948e:	e767      	b.n	8009360 <_vfiprintf_r+0x94>
 8009490:	fb0c 3202 	mla	r2, ip, r2, r3
 8009494:	460c      	mov	r4, r1
 8009496:	2001      	movs	r0, #1
 8009498:	e7a5      	b.n	80093e6 <_vfiprintf_r+0x11a>
 800949a:	2300      	movs	r3, #0
 800949c:	3401      	adds	r4, #1
 800949e:	9305      	str	r3, [sp, #20]
 80094a0:	4619      	mov	r1, r3
 80094a2:	f04f 0c0a 	mov.w	ip, #10
 80094a6:	4620      	mov	r0, r4
 80094a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ac:	3a30      	subs	r2, #48	; 0x30
 80094ae:	2a09      	cmp	r2, #9
 80094b0:	d903      	bls.n	80094ba <_vfiprintf_r+0x1ee>
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d0c5      	beq.n	8009442 <_vfiprintf_r+0x176>
 80094b6:	9105      	str	r1, [sp, #20]
 80094b8:	e7c3      	b.n	8009442 <_vfiprintf_r+0x176>
 80094ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80094be:	4604      	mov	r4, r0
 80094c0:	2301      	movs	r3, #1
 80094c2:	e7f0      	b.n	80094a6 <_vfiprintf_r+0x1da>
 80094c4:	ab03      	add	r3, sp, #12
 80094c6:	9300      	str	r3, [sp, #0]
 80094c8:	462a      	mov	r2, r5
 80094ca:	4b16      	ldr	r3, [pc, #88]	; (8009524 <_vfiprintf_r+0x258>)
 80094cc:	a904      	add	r1, sp, #16
 80094ce:	4630      	mov	r0, r6
 80094d0:	f7fd fd4c 	bl	8006f6c <_printf_float>
 80094d4:	4607      	mov	r7, r0
 80094d6:	1c78      	adds	r0, r7, #1
 80094d8:	d1d6      	bne.n	8009488 <_vfiprintf_r+0x1bc>
 80094da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094dc:	07d9      	lsls	r1, r3, #31
 80094de:	d405      	bmi.n	80094ec <_vfiprintf_r+0x220>
 80094e0:	89ab      	ldrh	r3, [r5, #12]
 80094e2:	059a      	lsls	r2, r3, #22
 80094e4:	d402      	bmi.n	80094ec <_vfiprintf_r+0x220>
 80094e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094e8:	f000 faaf 	bl	8009a4a <__retarget_lock_release_recursive>
 80094ec:	89ab      	ldrh	r3, [r5, #12]
 80094ee:	065b      	lsls	r3, r3, #25
 80094f0:	f53f af12 	bmi.w	8009318 <_vfiprintf_r+0x4c>
 80094f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094f6:	e711      	b.n	800931c <_vfiprintf_r+0x50>
 80094f8:	ab03      	add	r3, sp, #12
 80094fa:	9300      	str	r3, [sp, #0]
 80094fc:	462a      	mov	r2, r5
 80094fe:	4b09      	ldr	r3, [pc, #36]	; (8009524 <_vfiprintf_r+0x258>)
 8009500:	a904      	add	r1, sp, #16
 8009502:	4630      	mov	r0, r6
 8009504:	f7fd ffd6 	bl	80074b4 <_printf_i>
 8009508:	e7e4      	b.n	80094d4 <_vfiprintf_r+0x208>
 800950a:	bf00      	nop
 800950c:	0800a1ac 	.word	0x0800a1ac
 8009510:	0800a1cc 	.word	0x0800a1cc
 8009514:	0800a18c 	.word	0x0800a18c
 8009518:	0800a134 	.word	0x0800a134
 800951c:	0800a13e 	.word	0x0800a13e
 8009520:	08006f6d 	.word	0x08006f6d
 8009524:	080092a9 	.word	0x080092a9
 8009528:	0800a13a 	.word	0x0800a13a

0800952c <__swbuf_r>:
 800952c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952e:	460e      	mov	r6, r1
 8009530:	4614      	mov	r4, r2
 8009532:	4605      	mov	r5, r0
 8009534:	b118      	cbz	r0, 800953e <__swbuf_r+0x12>
 8009536:	6983      	ldr	r3, [r0, #24]
 8009538:	b90b      	cbnz	r3, 800953e <__swbuf_r+0x12>
 800953a:	f000 f9e7 	bl	800990c <__sinit>
 800953e:	4b21      	ldr	r3, [pc, #132]	; (80095c4 <__swbuf_r+0x98>)
 8009540:	429c      	cmp	r4, r3
 8009542:	d12b      	bne.n	800959c <__swbuf_r+0x70>
 8009544:	686c      	ldr	r4, [r5, #4]
 8009546:	69a3      	ldr	r3, [r4, #24]
 8009548:	60a3      	str	r3, [r4, #8]
 800954a:	89a3      	ldrh	r3, [r4, #12]
 800954c:	071a      	lsls	r2, r3, #28
 800954e:	d52f      	bpl.n	80095b0 <__swbuf_r+0x84>
 8009550:	6923      	ldr	r3, [r4, #16]
 8009552:	b36b      	cbz	r3, 80095b0 <__swbuf_r+0x84>
 8009554:	6923      	ldr	r3, [r4, #16]
 8009556:	6820      	ldr	r0, [r4, #0]
 8009558:	1ac0      	subs	r0, r0, r3
 800955a:	6963      	ldr	r3, [r4, #20]
 800955c:	b2f6      	uxtb	r6, r6
 800955e:	4283      	cmp	r3, r0
 8009560:	4637      	mov	r7, r6
 8009562:	dc04      	bgt.n	800956e <__swbuf_r+0x42>
 8009564:	4621      	mov	r1, r4
 8009566:	4628      	mov	r0, r5
 8009568:	f000 f93c 	bl	80097e4 <_fflush_r>
 800956c:	bb30      	cbnz	r0, 80095bc <__swbuf_r+0x90>
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	3b01      	subs	r3, #1
 8009572:	60a3      	str	r3, [r4, #8]
 8009574:	6823      	ldr	r3, [r4, #0]
 8009576:	1c5a      	adds	r2, r3, #1
 8009578:	6022      	str	r2, [r4, #0]
 800957a:	701e      	strb	r6, [r3, #0]
 800957c:	6963      	ldr	r3, [r4, #20]
 800957e:	3001      	adds	r0, #1
 8009580:	4283      	cmp	r3, r0
 8009582:	d004      	beq.n	800958e <__swbuf_r+0x62>
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	07db      	lsls	r3, r3, #31
 8009588:	d506      	bpl.n	8009598 <__swbuf_r+0x6c>
 800958a:	2e0a      	cmp	r6, #10
 800958c:	d104      	bne.n	8009598 <__swbuf_r+0x6c>
 800958e:	4621      	mov	r1, r4
 8009590:	4628      	mov	r0, r5
 8009592:	f000 f927 	bl	80097e4 <_fflush_r>
 8009596:	b988      	cbnz	r0, 80095bc <__swbuf_r+0x90>
 8009598:	4638      	mov	r0, r7
 800959a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800959c:	4b0a      	ldr	r3, [pc, #40]	; (80095c8 <__swbuf_r+0x9c>)
 800959e:	429c      	cmp	r4, r3
 80095a0:	d101      	bne.n	80095a6 <__swbuf_r+0x7a>
 80095a2:	68ac      	ldr	r4, [r5, #8]
 80095a4:	e7cf      	b.n	8009546 <__swbuf_r+0x1a>
 80095a6:	4b09      	ldr	r3, [pc, #36]	; (80095cc <__swbuf_r+0xa0>)
 80095a8:	429c      	cmp	r4, r3
 80095aa:	bf08      	it	eq
 80095ac:	68ec      	ldreq	r4, [r5, #12]
 80095ae:	e7ca      	b.n	8009546 <__swbuf_r+0x1a>
 80095b0:	4621      	mov	r1, r4
 80095b2:	4628      	mov	r0, r5
 80095b4:	f000 f81a 	bl	80095ec <__swsetup_r>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	d0cb      	beq.n	8009554 <__swbuf_r+0x28>
 80095bc:	f04f 37ff 	mov.w	r7, #4294967295
 80095c0:	e7ea      	b.n	8009598 <__swbuf_r+0x6c>
 80095c2:	bf00      	nop
 80095c4:	0800a1ac 	.word	0x0800a1ac
 80095c8:	0800a1cc 	.word	0x0800a1cc
 80095cc:	0800a18c 	.word	0x0800a18c

080095d0 <__ascii_wctomb>:
 80095d0:	b149      	cbz	r1, 80095e6 <__ascii_wctomb+0x16>
 80095d2:	2aff      	cmp	r2, #255	; 0xff
 80095d4:	bf85      	ittet	hi
 80095d6:	238a      	movhi	r3, #138	; 0x8a
 80095d8:	6003      	strhi	r3, [r0, #0]
 80095da:	700a      	strbls	r2, [r1, #0]
 80095dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80095e0:	bf98      	it	ls
 80095e2:	2001      	movls	r0, #1
 80095e4:	4770      	bx	lr
 80095e6:	4608      	mov	r0, r1
 80095e8:	4770      	bx	lr
	...

080095ec <__swsetup_r>:
 80095ec:	4b32      	ldr	r3, [pc, #200]	; (80096b8 <__swsetup_r+0xcc>)
 80095ee:	b570      	push	{r4, r5, r6, lr}
 80095f0:	681d      	ldr	r5, [r3, #0]
 80095f2:	4606      	mov	r6, r0
 80095f4:	460c      	mov	r4, r1
 80095f6:	b125      	cbz	r5, 8009602 <__swsetup_r+0x16>
 80095f8:	69ab      	ldr	r3, [r5, #24]
 80095fa:	b913      	cbnz	r3, 8009602 <__swsetup_r+0x16>
 80095fc:	4628      	mov	r0, r5
 80095fe:	f000 f985 	bl	800990c <__sinit>
 8009602:	4b2e      	ldr	r3, [pc, #184]	; (80096bc <__swsetup_r+0xd0>)
 8009604:	429c      	cmp	r4, r3
 8009606:	d10f      	bne.n	8009628 <__swsetup_r+0x3c>
 8009608:	686c      	ldr	r4, [r5, #4]
 800960a:	89a3      	ldrh	r3, [r4, #12]
 800960c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009610:	0719      	lsls	r1, r3, #28
 8009612:	d42c      	bmi.n	800966e <__swsetup_r+0x82>
 8009614:	06dd      	lsls	r5, r3, #27
 8009616:	d411      	bmi.n	800963c <__swsetup_r+0x50>
 8009618:	2309      	movs	r3, #9
 800961a:	6033      	str	r3, [r6, #0]
 800961c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	f04f 30ff 	mov.w	r0, #4294967295
 8009626:	e03e      	b.n	80096a6 <__swsetup_r+0xba>
 8009628:	4b25      	ldr	r3, [pc, #148]	; (80096c0 <__swsetup_r+0xd4>)
 800962a:	429c      	cmp	r4, r3
 800962c:	d101      	bne.n	8009632 <__swsetup_r+0x46>
 800962e:	68ac      	ldr	r4, [r5, #8]
 8009630:	e7eb      	b.n	800960a <__swsetup_r+0x1e>
 8009632:	4b24      	ldr	r3, [pc, #144]	; (80096c4 <__swsetup_r+0xd8>)
 8009634:	429c      	cmp	r4, r3
 8009636:	bf08      	it	eq
 8009638:	68ec      	ldreq	r4, [r5, #12]
 800963a:	e7e6      	b.n	800960a <__swsetup_r+0x1e>
 800963c:	0758      	lsls	r0, r3, #29
 800963e:	d512      	bpl.n	8009666 <__swsetup_r+0x7a>
 8009640:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009642:	b141      	cbz	r1, 8009656 <__swsetup_r+0x6a>
 8009644:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009648:	4299      	cmp	r1, r3
 800964a:	d002      	beq.n	8009652 <__swsetup_r+0x66>
 800964c:	4630      	mov	r0, r6
 800964e:	f7ff fb31 	bl	8008cb4 <_free_r>
 8009652:	2300      	movs	r3, #0
 8009654:	6363      	str	r3, [r4, #52]	; 0x34
 8009656:	89a3      	ldrh	r3, [r4, #12]
 8009658:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800965c:	81a3      	strh	r3, [r4, #12]
 800965e:	2300      	movs	r3, #0
 8009660:	6063      	str	r3, [r4, #4]
 8009662:	6923      	ldr	r3, [r4, #16]
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	89a3      	ldrh	r3, [r4, #12]
 8009668:	f043 0308 	orr.w	r3, r3, #8
 800966c:	81a3      	strh	r3, [r4, #12]
 800966e:	6923      	ldr	r3, [r4, #16]
 8009670:	b94b      	cbnz	r3, 8009686 <__swsetup_r+0x9a>
 8009672:	89a3      	ldrh	r3, [r4, #12]
 8009674:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800967c:	d003      	beq.n	8009686 <__swsetup_r+0x9a>
 800967e:	4621      	mov	r1, r4
 8009680:	4630      	mov	r0, r6
 8009682:	f000 fa09 	bl	8009a98 <__smakebuf_r>
 8009686:	89a0      	ldrh	r0, [r4, #12]
 8009688:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800968c:	f010 0301 	ands.w	r3, r0, #1
 8009690:	d00a      	beq.n	80096a8 <__swsetup_r+0xbc>
 8009692:	2300      	movs	r3, #0
 8009694:	60a3      	str	r3, [r4, #8]
 8009696:	6963      	ldr	r3, [r4, #20]
 8009698:	425b      	negs	r3, r3
 800969a:	61a3      	str	r3, [r4, #24]
 800969c:	6923      	ldr	r3, [r4, #16]
 800969e:	b943      	cbnz	r3, 80096b2 <__swsetup_r+0xc6>
 80096a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80096a4:	d1ba      	bne.n	800961c <__swsetup_r+0x30>
 80096a6:	bd70      	pop	{r4, r5, r6, pc}
 80096a8:	0781      	lsls	r1, r0, #30
 80096aa:	bf58      	it	pl
 80096ac:	6963      	ldrpl	r3, [r4, #20]
 80096ae:	60a3      	str	r3, [r4, #8]
 80096b0:	e7f4      	b.n	800969c <__swsetup_r+0xb0>
 80096b2:	2000      	movs	r0, #0
 80096b4:	e7f7      	b.n	80096a6 <__swsetup_r+0xba>
 80096b6:	bf00      	nop
 80096b8:	2000001c 	.word	0x2000001c
 80096bc:	0800a1ac 	.word	0x0800a1ac
 80096c0:	0800a1cc 	.word	0x0800a1cc
 80096c4:	0800a18c 	.word	0x0800a18c

080096c8 <abort>:
 80096c8:	b508      	push	{r3, lr}
 80096ca:	2006      	movs	r0, #6
 80096cc:	f000 fa54 	bl	8009b78 <raise>
 80096d0:	2001      	movs	r0, #1
 80096d2:	f7f9 f863 	bl	800279c <_exit>
	...

080096d8 <__sflush_r>:
 80096d8:	898a      	ldrh	r2, [r1, #12]
 80096da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096de:	4605      	mov	r5, r0
 80096e0:	0710      	lsls	r0, r2, #28
 80096e2:	460c      	mov	r4, r1
 80096e4:	d458      	bmi.n	8009798 <__sflush_r+0xc0>
 80096e6:	684b      	ldr	r3, [r1, #4]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	dc05      	bgt.n	80096f8 <__sflush_r+0x20>
 80096ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	dc02      	bgt.n	80096f8 <__sflush_r+0x20>
 80096f2:	2000      	movs	r0, #0
 80096f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096fa:	2e00      	cmp	r6, #0
 80096fc:	d0f9      	beq.n	80096f2 <__sflush_r+0x1a>
 80096fe:	2300      	movs	r3, #0
 8009700:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009704:	682f      	ldr	r7, [r5, #0]
 8009706:	602b      	str	r3, [r5, #0]
 8009708:	d032      	beq.n	8009770 <__sflush_r+0x98>
 800970a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800970c:	89a3      	ldrh	r3, [r4, #12]
 800970e:	075a      	lsls	r2, r3, #29
 8009710:	d505      	bpl.n	800971e <__sflush_r+0x46>
 8009712:	6863      	ldr	r3, [r4, #4]
 8009714:	1ac0      	subs	r0, r0, r3
 8009716:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009718:	b10b      	cbz	r3, 800971e <__sflush_r+0x46>
 800971a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800971c:	1ac0      	subs	r0, r0, r3
 800971e:	2300      	movs	r3, #0
 8009720:	4602      	mov	r2, r0
 8009722:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009724:	6a21      	ldr	r1, [r4, #32]
 8009726:	4628      	mov	r0, r5
 8009728:	47b0      	blx	r6
 800972a:	1c43      	adds	r3, r0, #1
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	d106      	bne.n	800973e <__sflush_r+0x66>
 8009730:	6829      	ldr	r1, [r5, #0]
 8009732:	291d      	cmp	r1, #29
 8009734:	d82c      	bhi.n	8009790 <__sflush_r+0xb8>
 8009736:	4a2a      	ldr	r2, [pc, #168]	; (80097e0 <__sflush_r+0x108>)
 8009738:	40ca      	lsrs	r2, r1
 800973a:	07d6      	lsls	r6, r2, #31
 800973c:	d528      	bpl.n	8009790 <__sflush_r+0xb8>
 800973e:	2200      	movs	r2, #0
 8009740:	6062      	str	r2, [r4, #4]
 8009742:	04d9      	lsls	r1, r3, #19
 8009744:	6922      	ldr	r2, [r4, #16]
 8009746:	6022      	str	r2, [r4, #0]
 8009748:	d504      	bpl.n	8009754 <__sflush_r+0x7c>
 800974a:	1c42      	adds	r2, r0, #1
 800974c:	d101      	bne.n	8009752 <__sflush_r+0x7a>
 800974e:	682b      	ldr	r3, [r5, #0]
 8009750:	b903      	cbnz	r3, 8009754 <__sflush_r+0x7c>
 8009752:	6560      	str	r0, [r4, #84]	; 0x54
 8009754:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009756:	602f      	str	r7, [r5, #0]
 8009758:	2900      	cmp	r1, #0
 800975a:	d0ca      	beq.n	80096f2 <__sflush_r+0x1a>
 800975c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009760:	4299      	cmp	r1, r3
 8009762:	d002      	beq.n	800976a <__sflush_r+0x92>
 8009764:	4628      	mov	r0, r5
 8009766:	f7ff faa5 	bl	8008cb4 <_free_r>
 800976a:	2000      	movs	r0, #0
 800976c:	6360      	str	r0, [r4, #52]	; 0x34
 800976e:	e7c1      	b.n	80096f4 <__sflush_r+0x1c>
 8009770:	6a21      	ldr	r1, [r4, #32]
 8009772:	2301      	movs	r3, #1
 8009774:	4628      	mov	r0, r5
 8009776:	47b0      	blx	r6
 8009778:	1c41      	adds	r1, r0, #1
 800977a:	d1c7      	bne.n	800970c <__sflush_r+0x34>
 800977c:	682b      	ldr	r3, [r5, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d0c4      	beq.n	800970c <__sflush_r+0x34>
 8009782:	2b1d      	cmp	r3, #29
 8009784:	d001      	beq.n	800978a <__sflush_r+0xb2>
 8009786:	2b16      	cmp	r3, #22
 8009788:	d101      	bne.n	800978e <__sflush_r+0xb6>
 800978a:	602f      	str	r7, [r5, #0]
 800978c:	e7b1      	b.n	80096f2 <__sflush_r+0x1a>
 800978e:	89a3      	ldrh	r3, [r4, #12]
 8009790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009794:	81a3      	strh	r3, [r4, #12]
 8009796:	e7ad      	b.n	80096f4 <__sflush_r+0x1c>
 8009798:	690f      	ldr	r7, [r1, #16]
 800979a:	2f00      	cmp	r7, #0
 800979c:	d0a9      	beq.n	80096f2 <__sflush_r+0x1a>
 800979e:	0793      	lsls	r3, r2, #30
 80097a0:	680e      	ldr	r6, [r1, #0]
 80097a2:	bf08      	it	eq
 80097a4:	694b      	ldreq	r3, [r1, #20]
 80097a6:	600f      	str	r7, [r1, #0]
 80097a8:	bf18      	it	ne
 80097aa:	2300      	movne	r3, #0
 80097ac:	eba6 0807 	sub.w	r8, r6, r7
 80097b0:	608b      	str	r3, [r1, #8]
 80097b2:	f1b8 0f00 	cmp.w	r8, #0
 80097b6:	dd9c      	ble.n	80096f2 <__sflush_r+0x1a>
 80097b8:	6a21      	ldr	r1, [r4, #32]
 80097ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80097bc:	4643      	mov	r3, r8
 80097be:	463a      	mov	r2, r7
 80097c0:	4628      	mov	r0, r5
 80097c2:	47b0      	blx	r6
 80097c4:	2800      	cmp	r0, #0
 80097c6:	dc06      	bgt.n	80097d6 <__sflush_r+0xfe>
 80097c8:	89a3      	ldrh	r3, [r4, #12]
 80097ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ce:	81a3      	strh	r3, [r4, #12]
 80097d0:	f04f 30ff 	mov.w	r0, #4294967295
 80097d4:	e78e      	b.n	80096f4 <__sflush_r+0x1c>
 80097d6:	4407      	add	r7, r0
 80097d8:	eba8 0800 	sub.w	r8, r8, r0
 80097dc:	e7e9      	b.n	80097b2 <__sflush_r+0xda>
 80097de:	bf00      	nop
 80097e0:	20400001 	.word	0x20400001

080097e4 <_fflush_r>:
 80097e4:	b538      	push	{r3, r4, r5, lr}
 80097e6:	690b      	ldr	r3, [r1, #16]
 80097e8:	4605      	mov	r5, r0
 80097ea:	460c      	mov	r4, r1
 80097ec:	b913      	cbnz	r3, 80097f4 <_fflush_r+0x10>
 80097ee:	2500      	movs	r5, #0
 80097f0:	4628      	mov	r0, r5
 80097f2:	bd38      	pop	{r3, r4, r5, pc}
 80097f4:	b118      	cbz	r0, 80097fe <_fflush_r+0x1a>
 80097f6:	6983      	ldr	r3, [r0, #24]
 80097f8:	b90b      	cbnz	r3, 80097fe <_fflush_r+0x1a>
 80097fa:	f000 f887 	bl	800990c <__sinit>
 80097fe:	4b14      	ldr	r3, [pc, #80]	; (8009850 <_fflush_r+0x6c>)
 8009800:	429c      	cmp	r4, r3
 8009802:	d11b      	bne.n	800983c <_fflush_r+0x58>
 8009804:	686c      	ldr	r4, [r5, #4]
 8009806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d0ef      	beq.n	80097ee <_fflush_r+0xa>
 800980e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009810:	07d0      	lsls	r0, r2, #31
 8009812:	d404      	bmi.n	800981e <_fflush_r+0x3a>
 8009814:	0599      	lsls	r1, r3, #22
 8009816:	d402      	bmi.n	800981e <_fflush_r+0x3a>
 8009818:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800981a:	f000 f915 	bl	8009a48 <__retarget_lock_acquire_recursive>
 800981e:	4628      	mov	r0, r5
 8009820:	4621      	mov	r1, r4
 8009822:	f7ff ff59 	bl	80096d8 <__sflush_r>
 8009826:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009828:	07da      	lsls	r2, r3, #31
 800982a:	4605      	mov	r5, r0
 800982c:	d4e0      	bmi.n	80097f0 <_fflush_r+0xc>
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	059b      	lsls	r3, r3, #22
 8009832:	d4dd      	bmi.n	80097f0 <_fflush_r+0xc>
 8009834:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009836:	f000 f908 	bl	8009a4a <__retarget_lock_release_recursive>
 800983a:	e7d9      	b.n	80097f0 <_fflush_r+0xc>
 800983c:	4b05      	ldr	r3, [pc, #20]	; (8009854 <_fflush_r+0x70>)
 800983e:	429c      	cmp	r4, r3
 8009840:	d101      	bne.n	8009846 <_fflush_r+0x62>
 8009842:	68ac      	ldr	r4, [r5, #8]
 8009844:	e7df      	b.n	8009806 <_fflush_r+0x22>
 8009846:	4b04      	ldr	r3, [pc, #16]	; (8009858 <_fflush_r+0x74>)
 8009848:	429c      	cmp	r4, r3
 800984a:	bf08      	it	eq
 800984c:	68ec      	ldreq	r4, [r5, #12]
 800984e:	e7da      	b.n	8009806 <_fflush_r+0x22>
 8009850:	0800a1ac 	.word	0x0800a1ac
 8009854:	0800a1cc 	.word	0x0800a1cc
 8009858:	0800a18c 	.word	0x0800a18c

0800985c <std>:
 800985c:	2300      	movs	r3, #0
 800985e:	b510      	push	{r4, lr}
 8009860:	4604      	mov	r4, r0
 8009862:	e9c0 3300 	strd	r3, r3, [r0]
 8009866:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800986a:	6083      	str	r3, [r0, #8]
 800986c:	8181      	strh	r1, [r0, #12]
 800986e:	6643      	str	r3, [r0, #100]	; 0x64
 8009870:	81c2      	strh	r2, [r0, #14]
 8009872:	6183      	str	r3, [r0, #24]
 8009874:	4619      	mov	r1, r3
 8009876:	2208      	movs	r2, #8
 8009878:	305c      	adds	r0, #92	; 0x5c
 800987a:	f7fd facf 	bl	8006e1c <memset>
 800987e:	4b05      	ldr	r3, [pc, #20]	; (8009894 <std+0x38>)
 8009880:	6263      	str	r3, [r4, #36]	; 0x24
 8009882:	4b05      	ldr	r3, [pc, #20]	; (8009898 <std+0x3c>)
 8009884:	62a3      	str	r3, [r4, #40]	; 0x28
 8009886:	4b05      	ldr	r3, [pc, #20]	; (800989c <std+0x40>)
 8009888:	62e3      	str	r3, [r4, #44]	; 0x2c
 800988a:	4b05      	ldr	r3, [pc, #20]	; (80098a0 <std+0x44>)
 800988c:	6224      	str	r4, [r4, #32]
 800988e:	6323      	str	r3, [r4, #48]	; 0x30
 8009890:	bd10      	pop	{r4, pc}
 8009892:	bf00      	nop
 8009894:	08009bb1 	.word	0x08009bb1
 8009898:	08009bd3 	.word	0x08009bd3
 800989c:	08009c0b 	.word	0x08009c0b
 80098a0:	08009c2f 	.word	0x08009c2f

080098a4 <_cleanup_r>:
 80098a4:	4901      	ldr	r1, [pc, #4]	; (80098ac <_cleanup_r+0x8>)
 80098a6:	f000 b8af 	b.w	8009a08 <_fwalk_reent>
 80098aa:	bf00      	nop
 80098ac:	080097e5 	.word	0x080097e5

080098b0 <__sfmoreglue>:
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	2268      	movs	r2, #104	; 0x68
 80098b4:	1e4d      	subs	r5, r1, #1
 80098b6:	4355      	muls	r5, r2
 80098b8:	460e      	mov	r6, r1
 80098ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80098be:	f7ff fa65 	bl	8008d8c <_malloc_r>
 80098c2:	4604      	mov	r4, r0
 80098c4:	b140      	cbz	r0, 80098d8 <__sfmoreglue+0x28>
 80098c6:	2100      	movs	r1, #0
 80098c8:	e9c0 1600 	strd	r1, r6, [r0]
 80098cc:	300c      	adds	r0, #12
 80098ce:	60a0      	str	r0, [r4, #8]
 80098d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80098d4:	f7fd faa2 	bl	8006e1c <memset>
 80098d8:	4620      	mov	r0, r4
 80098da:	bd70      	pop	{r4, r5, r6, pc}

080098dc <__sfp_lock_acquire>:
 80098dc:	4801      	ldr	r0, [pc, #4]	; (80098e4 <__sfp_lock_acquire+0x8>)
 80098de:	f000 b8b3 	b.w	8009a48 <__retarget_lock_acquire_recursive>
 80098e2:	bf00      	nop
 80098e4:	20000619 	.word	0x20000619

080098e8 <__sfp_lock_release>:
 80098e8:	4801      	ldr	r0, [pc, #4]	; (80098f0 <__sfp_lock_release+0x8>)
 80098ea:	f000 b8ae 	b.w	8009a4a <__retarget_lock_release_recursive>
 80098ee:	bf00      	nop
 80098f0:	20000619 	.word	0x20000619

080098f4 <__sinit_lock_acquire>:
 80098f4:	4801      	ldr	r0, [pc, #4]	; (80098fc <__sinit_lock_acquire+0x8>)
 80098f6:	f000 b8a7 	b.w	8009a48 <__retarget_lock_acquire_recursive>
 80098fa:	bf00      	nop
 80098fc:	2000061a 	.word	0x2000061a

08009900 <__sinit_lock_release>:
 8009900:	4801      	ldr	r0, [pc, #4]	; (8009908 <__sinit_lock_release+0x8>)
 8009902:	f000 b8a2 	b.w	8009a4a <__retarget_lock_release_recursive>
 8009906:	bf00      	nop
 8009908:	2000061a 	.word	0x2000061a

0800990c <__sinit>:
 800990c:	b510      	push	{r4, lr}
 800990e:	4604      	mov	r4, r0
 8009910:	f7ff fff0 	bl	80098f4 <__sinit_lock_acquire>
 8009914:	69a3      	ldr	r3, [r4, #24]
 8009916:	b11b      	cbz	r3, 8009920 <__sinit+0x14>
 8009918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800991c:	f7ff bff0 	b.w	8009900 <__sinit_lock_release>
 8009920:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009924:	6523      	str	r3, [r4, #80]	; 0x50
 8009926:	4b13      	ldr	r3, [pc, #76]	; (8009974 <__sinit+0x68>)
 8009928:	4a13      	ldr	r2, [pc, #76]	; (8009978 <__sinit+0x6c>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	62a2      	str	r2, [r4, #40]	; 0x28
 800992e:	42a3      	cmp	r3, r4
 8009930:	bf04      	itt	eq
 8009932:	2301      	moveq	r3, #1
 8009934:	61a3      	streq	r3, [r4, #24]
 8009936:	4620      	mov	r0, r4
 8009938:	f000 f820 	bl	800997c <__sfp>
 800993c:	6060      	str	r0, [r4, #4]
 800993e:	4620      	mov	r0, r4
 8009940:	f000 f81c 	bl	800997c <__sfp>
 8009944:	60a0      	str	r0, [r4, #8]
 8009946:	4620      	mov	r0, r4
 8009948:	f000 f818 	bl	800997c <__sfp>
 800994c:	2200      	movs	r2, #0
 800994e:	60e0      	str	r0, [r4, #12]
 8009950:	2104      	movs	r1, #4
 8009952:	6860      	ldr	r0, [r4, #4]
 8009954:	f7ff ff82 	bl	800985c <std>
 8009958:	68a0      	ldr	r0, [r4, #8]
 800995a:	2201      	movs	r2, #1
 800995c:	2109      	movs	r1, #9
 800995e:	f7ff ff7d 	bl	800985c <std>
 8009962:	68e0      	ldr	r0, [r4, #12]
 8009964:	2202      	movs	r2, #2
 8009966:	2112      	movs	r1, #18
 8009968:	f7ff ff78 	bl	800985c <std>
 800996c:	2301      	movs	r3, #1
 800996e:	61a3      	str	r3, [r4, #24]
 8009970:	e7d2      	b.n	8009918 <__sinit+0xc>
 8009972:	bf00      	nop
 8009974:	08009e0c 	.word	0x08009e0c
 8009978:	080098a5 	.word	0x080098a5

0800997c <__sfp>:
 800997c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997e:	4607      	mov	r7, r0
 8009980:	f7ff ffac 	bl	80098dc <__sfp_lock_acquire>
 8009984:	4b1e      	ldr	r3, [pc, #120]	; (8009a00 <__sfp+0x84>)
 8009986:	681e      	ldr	r6, [r3, #0]
 8009988:	69b3      	ldr	r3, [r6, #24]
 800998a:	b913      	cbnz	r3, 8009992 <__sfp+0x16>
 800998c:	4630      	mov	r0, r6
 800998e:	f7ff ffbd 	bl	800990c <__sinit>
 8009992:	3648      	adds	r6, #72	; 0x48
 8009994:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009998:	3b01      	subs	r3, #1
 800999a:	d503      	bpl.n	80099a4 <__sfp+0x28>
 800999c:	6833      	ldr	r3, [r6, #0]
 800999e:	b30b      	cbz	r3, 80099e4 <__sfp+0x68>
 80099a0:	6836      	ldr	r6, [r6, #0]
 80099a2:	e7f7      	b.n	8009994 <__sfp+0x18>
 80099a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80099a8:	b9d5      	cbnz	r5, 80099e0 <__sfp+0x64>
 80099aa:	4b16      	ldr	r3, [pc, #88]	; (8009a04 <__sfp+0x88>)
 80099ac:	60e3      	str	r3, [r4, #12]
 80099ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80099b2:	6665      	str	r5, [r4, #100]	; 0x64
 80099b4:	f000 f847 	bl	8009a46 <__retarget_lock_init_recursive>
 80099b8:	f7ff ff96 	bl	80098e8 <__sfp_lock_release>
 80099bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80099c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80099c4:	6025      	str	r5, [r4, #0]
 80099c6:	61a5      	str	r5, [r4, #24]
 80099c8:	2208      	movs	r2, #8
 80099ca:	4629      	mov	r1, r5
 80099cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80099d0:	f7fd fa24 	bl	8006e1c <memset>
 80099d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80099d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80099dc:	4620      	mov	r0, r4
 80099de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099e0:	3468      	adds	r4, #104	; 0x68
 80099e2:	e7d9      	b.n	8009998 <__sfp+0x1c>
 80099e4:	2104      	movs	r1, #4
 80099e6:	4638      	mov	r0, r7
 80099e8:	f7ff ff62 	bl	80098b0 <__sfmoreglue>
 80099ec:	4604      	mov	r4, r0
 80099ee:	6030      	str	r0, [r6, #0]
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d1d5      	bne.n	80099a0 <__sfp+0x24>
 80099f4:	f7ff ff78 	bl	80098e8 <__sfp_lock_release>
 80099f8:	230c      	movs	r3, #12
 80099fa:	603b      	str	r3, [r7, #0]
 80099fc:	e7ee      	b.n	80099dc <__sfp+0x60>
 80099fe:	bf00      	nop
 8009a00:	08009e0c 	.word	0x08009e0c
 8009a04:	ffff0001 	.word	0xffff0001

08009a08 <_fwalk_reent>:
 8009a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	4688      	mov	r8, r1
 8009a10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a14:	2700      	movs	r7, #0
 8009a16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a1a:	f1b9 0901 	subs.w	r9, r9, #1
 8009a1e:	d505      	bpl.n	8009a2c <_fwalk_reent+0x24>
 8009a20:	6824      	ldr	r4, [r4, #0]
 8009a22:	2c00      	cmp	r4, #0
 8009a24:	d1f7      	bne.n	8009a16 <_fwalk_reent+0xe>
 8009a26:	4638      	mov	r0, r7
 8009a28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a2c:	89ab      	ldrh	r3, [r5, #12]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d907      	bls.n	8009a42 <_fwalk_reent+0x3a>
 8009a32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a36:	3301      	adds	r3, #1
 8009a38:	d003      	beq.n	8009a42 <_fwalk_reent+0x3a>
 8009a3a:	4629      	mov	r1, r5
 8009a3c:	4630      	mov	r0, r6
 8009a3e:	47c0      	blx	r8
 8009a40:	4307      	orrs	r7, r0
 8009a42:	3568      	adds	r5, #104	; 0x68
 8009a44:	e7e9      	b.n	8009a1a <_fwalk_reent+0x12>

08009a46 <__retarget_lock_init_recursive>:
 8009a46:	4770      	bx	lr

08009a48 <__retarget_lock_acquire_recursive>:
 8009a48:	4770      	bx	lr

08009a4a <__retarget_lock_release_recursive>:
 8009a4a:	4770      	bx	lr

08009a4c <__swhatbuf_r>:
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	460e      	mov	r6, r1
 8009a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a54:	2900      	cmp	r1, #0
 8009a56:	b096      	sub	sp, #88	; 0x58
 8009a58:	4614      	mov	r4, r2
 8009a5a:	461d      	mov	r5, r3
 8009a5c:	da08      	bge.n	8009a70 <__swhatbuf_r+0x24>
 8009a5e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009a62:	2200      	movs	r2, #0
 8009a64:	602a      	str	r2, [r5, #0]
 8009a66:	061a      	lsls	r2, r3, #24
 8009a68:	d410      	bmi.n	8009a8c <__swhatbuf_r+0x40>
 8009a6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a6e:	e00e      	b.n	8009a8e <__swhatbuf_r+0x42>
 8009a70:	466a      	mov	r2, sp
 8009a72:	f000 f903 	bl	8009c7c <_fstat_r>
 8009a76:	2800      	cmp	r0, #0
 8009a78:	dbf1      	blt.n	8009a5e <__swhatbuf_r+0x12>
 8009a7a:	9a01      	ldr	r2, [sp, #4]
 8009a7c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a80:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a84:	425a      	negs	r2, r3
 8009a86:	415a      	adcs	r2, r3
 8009a88:	602a      	str	r2, [r5, #0]
 8009a8a:	e7ee      	b.n	8009a6a <__swhatbuf_r+0x1e>
 8009a8c:	2340      	movs	r3, #64	; 0x40
 8009a8e:	2000      	movs	r0, #0
 8009a90:	6023      	str	r3, [r4, #0]
 8009a92:	b016      	add	sp, #88	; 0x58
 8009a94:	bd70      	pop	{r4, r5, r6, pc}
	...

08009a98 <__smakebuf_r>:
 8009a98:	898b      	ldrh	r3, [r1, #12]
 8009a9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a9c:	079d      	lsls	r5, r3, #30
 8009a9e:	4606      	mov	r6, r0
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	d507      	bpl.n	8009ab4 <__smakebuf_r+0x1c>
 8009aa4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009aa8:	6023      	str	r3, [r4, #0]
 8009aaa:	6123      	str	r3, [r4, #16]
 8009aac:	2301      	movs	r3, #1
 8009aae:	6163      	str	r3, [r4, #20]
 8009ab0:	b002      	add	sp, #8
 8009ab2:	bd70      	pop	{r4, r5, r6, pc}
 8009ab4:	ab01      	add	r3, sp, #4
 8009ab6:	466a      	mov	r2, sp
 8009ab8:	f7ff ffc8 	bl	8009a4c <__swhatbuf_r>
 8009abc:	9900      	ldr	r1, [sp, #0]
 8009abe:	4605      	mov	r5, r0
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7ff f963 	bl	8008d8c <_malloc_r>
 8009ac6:	b948      	cbnz	r0, 8009adc <__smakebuf_r+0x44>
 8009ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009acc:	059a      	lsls	r2, r3, #22
 8009ace:	d4ef      	bmi.n	8009ab0 <__smakebuf_r+0x18>
 8009ad0:	f023 0303 	bic.w	r3, r3, #3
 8009ad4:	f043 0302 	orr.w	r3, r3, #2
 8009ad8:	81a3      	strh	r3, [r4, #12]
 8009ada:	e7e3      	b.n	8009aa4 <__smakebuf_r+0xc>
 8009adc:	4b0d      	ldr	r3, [pc, #52]	; (8009b14 <__smakebuf_r+0x7c>)
 8009ade:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ae0:	89a3      	ldrh	r3, [r4, #12]
 8009ae2:	6020      	str	r0, [r4, #0]
 8009ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ae8:	81a3      	strh	r3, [r4, #12]
 8009aea:	9b00      	ldr	r3, [sp, #0]
 8009aec:	6163      	str	r3, [r4, #20]
 8009aee:	9b01      	ldr	r3, [sp, #4]
 8009af0:	6120      	str	r0, [r4, #16]
 8009af2:	b15b      	cbz	r3, 8009b0c <__smakebuf_r+0x74>
 8009af4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009af8:	4630      	mov	r0, r6
 8009afa:	f000 f8d1 	bl	8009ca0 <_isatty_r>
 8009afe:	b128      	cbz	r0, 8009b0c <__smakebuf_r+0x74>
 8009b00:	89a3      	ldrh	r3, [r4, #12]
 8009b02:	f023 0303 	bic.w	r3, r3, #3
 8009b06:	f043 0301 	orr.w	r3, r3, #1
 8009b0a:	81a3      	strh	r3, [r4, #12]
 8009b0c:	89a0      	ldrh	r0, [r4, #12]
 8009b0e:	4305      	orrs	r5, r0
 8009b10:	81a5      	strh	r5, [r4, #12]
 8009b12:	e7cd      	b.n	8009ab0 <__smakebuf_r+0x18>
 8009b14:	080098a5 	.word	0x080098a5

08009b18 <_malloc_usable_size_r>:
 8009b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b1c:	1f18      	subs	r0, r3, #4
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	bfbc      	itt	lt
 8009b22:	580b      	ldrlt	r3, [r1, r0]
 8009b24:	18c0      	addlt	r0, r0, r3
 8009b26:	4770      	bx	lr

08009b28 <_raise_r>:
 8009b28:	291f      	cmp	r1, #31
 8009b2a:	b538      	push	{r3, r4, r5, lr}
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	460d      	mov	r5, r1
 8009b30:	d904      	bls.n	8009b3c <_raise_r+0x14>
 8009b32:	2316      	movs	r3, #22
 8009b34:	6003      	str	r3, [r0, #0]
 8009b36:	f04f 30ff 	mov.w	r0, #4294967295
 8009b3a:	bd38      	pop	{r3, r4, r5, pc}
 8009b3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009b3e:	b112      	cbz	r2, 8009b46 <_raise_r+0x1e>
 8009b40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b44:	b94b      	cbnz	r3, 8009b5a <_raise_r+0x32>
 8009b46:	4620      	mov	r0, r4
 8009b48:	f000 f830 	bl	8009bac <_getpid_r>
 8009b4c:	462a      	mov	r2, r5
 8009b4e:	4601      	mov	r1, r0
 8009b50:	4620      	mov	r0, r4
 8009b52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b56:	f000 b817 	b.w	8009b88 <_kill_r>
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d00a      	beq.n	8009b74 <_raise_r+0x4c>
 8009b5e:	1c59      	adds	r1, r3, #1
 8009b60:	d103      	bne.n	8009b6a <_raise_r+0x42>
 8009b62:	2316      	movs	r3, #22
 8009b64:	6003      	str	r3, [r0, #0]
 8009b66:	2001      	movs	r0, #1
 8009b68:	e7e7      	b.n	8009b3a <_raise_r+0x12>
 8009b6a:	2400      	movs	r4, #0
 8009b6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b70:	4628      	mov	r0, r5
 8009b72:	4798      	blx	r3
 8009b74:	2000      	movs	r0, #0
 8009b76:	e7e0      	b.n	8009b3a <_raise_r+0x12>

08009b78 <raise>:
 8009b78:	4b02      	ldr	r3, [pc, #8]	; (8009b84 <raise+0xc>)
 8009b7a:	4601      	mov	r1, r0
 8009b7c:	6818      	ldr	r0, [r3, #0]
 8009b7e:	f7ff bfd3 	b.w	8009b28 <_raise_r>
 8009b82:	bf00      	nop
 8009b84:	2000001c 	.word	0x2000001c

08009b88 <_kill_r>:
 8009b88:	b538      	push	{r3, r4, r5, lr}
 8009b8a:	4d07      	ldr	r5, [pc, #28]	; (8009ba8 <_kill_r+0x20>)
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	4604      	mov	r4, r0
 8009b90:	4608      	mov	r0, r1
 8009b92:	4611      	mov	r1, r2
 8009b94:	602b      	str	r3, [r5, #0]
 8009b96:	f7f8 fdf1 	bl	800277c <_kill>
 8009b9a:	1c43      	adds	r3, r0, #1
 8009b9c:	d102      	bne.n	8009ba4 <_kill_r+0x1c>
 8009b9e:	682b      	ldr	r3, [r5, #0]
 8009ba0:	b103      	cbz	r3, 8009ba4 <_kill_r+0x1c>
 8009ba2:	6023      	str	r3, [r4, #0]
 8009ba4:	bd38      	pop	{r3, r4, r5, pc}
 8009ba6:	bf00      	nop
 8009ba8:	20000614 	.word	0x20000614

08009bac <_getpid_r>:
 8009bac:	f7f8 bdde 	b.w	800276c <_getpid>

08009bb0 <__sread>:
 8009bb0:	b510      	push	{r4, lr}
 8009bb2:	460c      	mov	r4, r1
 8009bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb8:	f000 f894 	bl	8009ce4 <_read_r>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	bfab      	itete	ge
 8009bc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009bc2:	89a3      	ldrhlt	r3, [r4, #12]
 8009bc4:	181b      	addge	r3, r3, r0
 8009bc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009bca:	bfac      	ite	ge
 8009bcc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009bce:	81a3      	strhlt	r3, [r4, #12]
 8009bd0:	bd10      	pop	{r4, pc}

08009bd2 <__swrite>:
 8009bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd6:	461f      	mov	r7, r3
 8009bd8:	898b      	ldrh	r3, [r1, #12]
 8009bda:	05db      	lsls	r3, r3, #23
 8009bdc:	4605      	mov	r5, r0
 8009bde:	460c      	mov	r4, r1
 8009be0:	4616      	mov	r6, r2
 8009be2:	d505      	bpl.n	8009bf0 <__swrite+0x1e>
 8009be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be8:	2302      	movs	r3, #2
 8009bea:	2200      	movs	r2, #0
 8009bec:	f000 f868 	bl	8009cc0 <_lseek_r>
 8009bf0:	89a3      	ldrh	r3, [r4, #12]
 8009bf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bfa:	81a3      	strh	r3, [r4, #12]
 8009bfc:	4632      	mov	r2, r6
 8009bfe:	463b      	mov	r3, r7
 8009c00:	4628      	mov	r0, r5
 8009c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c06:	f000 b817 	b.w	8009c38 <_write_r>

08009c0a <__sseek>:
 8009c0a:	b510      	push	{r4, lr}
 8009c0c:	460c      	mov	r4, r1
 8009c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c12:	f000 f855 	bl	8009cc0 <_lseek_r>
 8009c16:	1c43      	adds	r3, r0, #1
 8009c18:	89a3      	ldrh	r3, [r4, #12]
 8009c1a:	bf15      	itete	ne
 8009c1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c26:	81a3      	strheq	r3, [r4, #12]
 8009c28:	bf18      	it	ne
 8009c2a:	81a3      	strhne	r3, [r4, #12]
 8009c2c:	bd10      	pop	{r4, pc}

08009c2e <__sclose>:
 8009c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c32:	f000 b813 	b.w	8009c5c <_close_r>
	...

08009c38 <_write_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d07      	ldr	r5, [pc, #28]	; (8009c58 <_write_r+0x20>)
 8009c3c:	4604      	mov	r4, r0
 8009c3e:	4608      	mov	r0, r1
 8009c40:	4611      	mov	r1, r2
 8009c42:	2200      	movs	r2, #0
 8009c44:	602a      	str	r2, [r5, #0]
 8009c46:	461a      	mov	r2, r3
 8009c48:	f7f8 fdcf 	bl	80027ea <_write>
 8009c4c:	1c43      	adds	r3, r0, #1
 8009c4e:	d102      	bne.n	8009c56 <_write_r+0x1e>
 8009c50:	682b      	ldr	r3, [r5, #0]
 8009c52:	b103      	cbz	r3, 8009c56 <_write_r+0x1e>
 8009c54:	6023      	str	r3, [r4, #0]
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	20000614 	.word	0x20000614

08009c5c <_close_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	4d06      	ldr	r5, [pc, #24]	; (8009c78 <_close_r+0x1c>)
 8009c60:	2300      	movs	r3, #0
 8009c62:	4604      	mov	r4, r0
 8009c64:	4608      	mov	r0, r1
 8009c66:	602b      	str	r3, [r5, #0]
 8009c68:	f7f8 fddb 	bl	8002822 <_close>
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	d102      	bne.n	8009c76 <_close_r+0x1a>
 8009c70:	682b      	ldr	r3, [r5, #0]
 8009c72:	b103      	cbz	r3, 8009c76 <_close_r+0x1a>
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	bd38      	pop	{r3, r4, r5, pc}
 8009c78:	20000614 	.word	0x20000614

08009c7c <_fstat_r>:
 8009c7c:	b538      	push	{r3, r4, r5, lr}
 8009c7e:	4d07      	ldr	r5, [pc, #28]	; (8009c9c <_fstat_r+0x20>)
 8009c80:	2300      	movs	r3, #0
 8009c82:	4604      	mov	r4, r0
 8009c84:	4608      	mov	r0, r1
 8009c86:	4611      	mov	r1, r2
 8009c88:	602b      	str	r3, [r5, #0]
 8009c8a:	f7f8 fdd6 	bl	800283a <_fstat>
 8009c8e:	1c43      	adds	r3, r0, #1
 8009c90:	d102      	bne.n	8009c98 <_fstat_r+0x1c>
 8009c92:	682b      	ldr	r3, [r5, #0]
 8009c94:	b103      	cbz	r3, 8009c98 <_fstat_r+0x1c>
 8009c96:	6023      	str	r3, [r4, #0]
 8009c98:	bd38      	pop	{r3, r4, r5, pc}
 8009c9a:	bf00      	nop
 8009c9c:	20000614 	.word	0x20000614

08009ca0 <_isatty_r>:
 8009ca0:	b538      	push	{r3, r4, r5, lr}
 8009ca2:	4d06      	ldr	r5, [pc, #24]	; (8009cbc <_isatty_r+0x1c>)
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	4604      	mov	r4, r0
 8009ca8:	4608      	mov	r0, r1
 8009caa:	602b      	str	r3, [r5, #0]
 8009cac:	f7f8 fdd5 	bl	800285a <_isatty>
 8009cb0:	1c43      	adds	r3, r0, #1
 8009cb2:	d102      	bne.n	8009cba <_isatty_r+0x1a>
 8009cb4:	682b      	ldr	r3, [r5, #0]
 8009cb6:	b103      	cbz	r3, 8009cba <_isatty_r+0x1a>
 8009cb8:	6023      	str	r3, [r4, #0]
 8009cba:	bd38      	pop	{r3, r4, r5, pc}
 8009cbc:	20000614 	.word	0x20000614

08009cc0 <_lseek_r>:
 8009cc0:	b538      	push	{r3, r4, r5, lr}
 8009cc2:	4d07      	ldr	r5, [pc, #28]	; (8009ce0 <_lseek_r+0x20>)
 8009cc4:	4604      	mov	r4, r0
 8009cc6:	4608      	mov	r0, r1
 8009cc8:	4611      	mov	r1, r2
 8009cca:	2200      	movs	r2, #0
 8009ccc:	602a      	str	r2, [r5, #0]
 8009cce:	461a      	mov	r2, r3
 8009cd0:	f7f8 fdce 	bl	8002870 <_lseek>
 8009cd4:	1c43      	adds	r3, r0, #1
 8009cd6:	d102      	bne.n	8009cde <_lseek_r+0x1e>
 8009cd8:	682b      	ldr	r3, [r5, #0]
 8009cda:	b103      	cbz	r3, 8009cde <_lseek_r+0x1e>
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	bd38      	pop	{r3, r4, r5, pc}
 8009ce0:	20000614 	.word	0x20000614

08009ce4 <_read_r>:
 8009ce4:	b538      	push	{r3, r4, r5, lr}
 8009ce6:	4d07      	ldr	r5, [pc, #28]	; (8009d04 <_read_r+0x20>)
 8009ce8:	4604      	mov	r4, r0
 8009cea:	4608      	mov	r0, r1
 8009cec:	4611      	mov	r1, r2
 8009cee:	2200      	movs	r2, #0
 8009cf0:	602a      	str	r2, [r5, #0]
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	f7f8 fd5c 	bl	80027b0 <_read>
 8009cf8:	1c43      	adds	r3, r0, #1
 8009cfa:	d102      	bne.n	8009d02 <_read_r+0x1e>
 8009cfc:	682b      	ldr	r3, [r5, #0]
 8009cfe:	b103      	cbz	r3, 8009d02 <_read_r+0x1e>
 8009d00:	6023      	str	r3, [r4, #0]
 8009d02:	bd38      	pop	{r3, r4, r5, pc}
 8009d04:	20000614 	.word	0x20000614

08009d08 <_init>:
 8009d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0a:	bf00      	nop
 8009d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d0e:	bc08      	pop	{r3}
 8009d10:	469e      	mov	lr, r3
 8009d12:	4770      	bx	lr

08009d14 <_fini>:
 8009d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d16:	bf00      	nop
 8009d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d1a:	bc08      	pop	{r3}
 8009d1c:	469e      	mov	lr, r3
 8009d1e:	4770      	bx	lr
