// Seed: 1141232174
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  supply1 id_3;
  logic   id_4;
  type_7(
      id_3, id_1
  );
  assign id_3[1'h0] = id_3;
endmodule
