Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/server_012.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3197425 heartbeat IPC: 3.12752 cumulative IPC: 3.12752 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6397462 heartbeat IPC: 3.12496 cumulative IPC: 3.12624 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9598857 heartbeat IPC: 3.12364 cumulative IPC: 3.12537 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12805686 heartbeat IPC: 3.11835 cumulative IPC: 3.12361 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16005048 heartbeat IPC: 3.12562 cumulative IPC: 3.12401 (Simulation time: 0 hr 1 min 23 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16005048 (Simulation time: 0 hr 1 min 23 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 25897406 heartbeat IPC: 1.01088 cumulative IPC: 1.01088 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 35762127 heartbeat IPC: 1.01371 cumulative IPC: 1.0123 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 45900609 heartbeat IPC: 0.986341 cumulative IPC: 1.00349 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 56108868 heartbeat IPC: 0.979599 cumulative IPC: 0.997411 (Simulation time: 0 hr 2 min 21 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 66123050 heartbeat IPC: 0.998584 cumulative IPC: 0.997645 (Simulation time: 0 hr 2 min 36 sec) 
Finished CPU 0 instructions: 50000001 cycles: 50118003 cumulative IPC: 0.997645 (Simulation time: 0 hr 2 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.997645 instructions: 50000001 cycles: 50118003
L1D TOTAL     ACCESS:   18195554  HIT:   17152397  MISS:    1043157
L1D LOAD      ACCESS:    6712466  HIT:    6235701  MISS:     476765
L1D RFO       ACCESS:    5001430  HIT:    4919563  MISS:      81867
L1D PREFETCH  ACCESS:    6481658  HIT:    5997133  MISS:     484525
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6747140  ISSUED:    6639967  USEFUL:     143637  USELESS:     340909
L1D AVERAGE MISS LATENCY: 38.3662 cycles
L1I TOTAL     ACCESS:    9436188  HIT:    7851476  MISS:    1584712
L1I LOAD      ACCESS:    8548938  HIT:    7657179  MISS:     891759
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     887250  HIT:     194297  MISS:     692953
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1063968  ISSUED:    1063968  USEFUL:     491357  USELESS:     201593
L1I AVERAGE MISS LATENCY: 27.5709 cycles
L2C TOTAL     ACCESS:    3691663  HIT:    2502081  MISS:    1189582
L2C LOAD      ACCESS:    1291596  HIT:     531992  MISS:     759604
L2C RFO       ACCESS:      80698  HIT:      33653  MISS:      47045
L2C PREFETCH  ACCESS:    2043917  HIT:    1661730  MISS:     382187
L2C WRITEBACK ACCESS:     275452  HIT:     274706  MISS:        746
L2C PREFETCH  REQUESTED:    3447042  ISSUED:    3443651  USEFUL:      60818  USELESS:     321391
L2C AVERAGE MISS LATENCY: 39.8999 cycles
LLC TOTAL     ACCESS:    2973369  HIT:    2819645  MISS:     153724
LLC LOAD      ACCESS:     734640  HIT:     701793  MISS:      32847
LLC RFO       ACCESS:      47044  HIT:      37297  MISS:       9747
LLC PREFETCH  ACCESS:    2032082  HIT:    1921379  MISS:     110703
LLC WRITEBACK ACCESS:     159603  HIT:     159176  MISS:        427
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      19073  USELESS:      91629
LLC AVERAGE MISS LATENCY: 162.217 cycles
Major fault: 0 Minor fault: 5596
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24437  ROW_BUFFER_MISS:     128856
 DBUS_CONGESTED:      63365
 WQ ROW_BUFFER_HIT:      10195  ROW_BUFFER_MISS:      50633  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 88.9741

Branch types
NOT_BRANCH: 40700937 81.4019%
BRANCH_DIRECT_JUMP: 469808 0.939616%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944055 13.8881%
BRANCH_DIRECT_CALL: 679876 1.35975%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882491 1.76498%
BRANCH_OTHER: 0 0%

