INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:55:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 buffer10/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 2.449ns (23.662%)  route 7.901ns (76.338%))
  Logic Levels:           25  (CARRY4=7 LUT2=6 LUT3=1 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2871, unset)         0.508     0.508    buffer10/clk
                         FDRE                                         r  buffer10/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer10/outs_reg[4]/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer10/control/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 r  buffer10/control/result0_i_1/O
                         net (fo=1, unplaced)         0.459     1.845    cmpi0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.272     2.117 f  cmpi0/result0/CO[2]
                         net (fo=17, unplaced)        0.300     2.417    buffer10/control/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.122     2.539 r  buffer10/control/minusOp_carry_i_6__2/O
                         net (fo=11, unplaced)        0.290     2.829    control_merge2/tehb/control/count_stores.counter_reg[3]
                         LUT4 (Prop_lut4_I1_O)        0.043     2.872 f  control_merge2/tehb/control/minusOp_carry_i_7__2/O
                         net (fo=5, unplaced)         0.272     3.144    buffer27/control/transmitValue_reg_42
                         LUT6 (Prop_lut6_I0_O)        0.043     3.187 f  buffer27/control/minusOp_carry_i_6__1/O
                         net (fo=7, unplaced)         0.279     3.466    buffer27/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.509 f  buffer27/control/fullReg_i_2__24/O
                         net (fo=5, unplaced)         0.272     3.781    buffer27/control/fullReg_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.047     3.828 f  buffer27/control/transmitValue_i_2__38/O
                         net (fo=9, unplaced)         0.285     4.113    control_merge1/tehb/control/transmitValue_reg_12
                         LUT4 (Prop_lut4_I2_O)        0.043     4.156 f  control_merge1/tehb/control/fullReg_i_4__11/O
                         net (fo=4, unplaced)         0.268     4.424    control_merge1/tehb/control/fullReg_reg_3
                         LUT2 (Prop_lut2_I0_O)        0.047     4.471 f  control_merge1/tehb/control/transmitValue_i_2__59/O
                         net (fo=15, unplaced)        0.297     4.768    fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2
                         LUT2 (Prop_lut2_I1_O)        0.043     4.811 r  fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, unplaced)         0.244     5.055    control_merge1/tehb/control/fork14_outs_2_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     5.098 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=71, unplaced)        0.335     5.433    control_merge1/tehb/control/outputValid_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     5.476 f  control_merge1/tehb/control/ltOp_carry__2_i_15/O
                         net (fo=11, unplaced)        0.751     6.227    control_merge1/tehb/control/dataReg_reg[28]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.270 r  control_merge1/tehb/control/level4_c1[18]_i_4/O
                         net (fo=60, unplaced)        0.331     6.601    control_merge1/tehb/control/addf0/ieee2nfloat_0/sfracX1__0
                         LUT2 (Prop_lut2_I1_O)        0.043     6.644 f  control_merge1/tehb/control/level4_c1[2]_i_4/O
                         net (fo=5, unplaced)         0.405     7.049    control_merge1/tehb/control/addf0/X[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     7.092 r  control_merge1/tehb/control/ltOp_carry_i_4/O
                         net (fo=1, unplaced)         0.173     7.265    addf0/operator/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     7.541 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     7.548    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.598 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.598    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.648 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     7.648    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.698 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.698    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     7.833 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, unplaced)        0.269     8.102    control_merge1/tehb/control/level4_c1_reg[3][0]
                         LUT2 (Prop_lut2_I0_O)        0.127     8.229 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     8.688    addf0/operator/p_1_in[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.980 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     9.495    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     9.615 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, unplaced)         0.272     9.887    mulf0/operator/RoundingAdder/ps_c1_reg[4]
                         LUT3 (Prop_lut3_I0_O)        0.043     9.930 r  mulf0/operator/RoundingAdder/ps_c1[4]_i_1/O
                         net (fo=21, unplaced)        0.305    10.235    mulf0/operator/_inferred__1/i__carry__0[0]
                         LUT2 (Prop_lut2_I0_O)        0.043    10.278 r  mulf0/operator/RightShifterComponent/level4_c1[18]_i_1/O
                         net (fo=7, unplaced)         0.580    10.858    addf0/operator/RightShifterComponent/level4_c1_reg[18]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=2871, unset)         0.483    13.183    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_R)       -0.294    12.853    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.995    




