4
3 0 din_0  1 din_1  2 sel  
1 3 mux_out  
0 IN din_0 0 1 3 O 
1 IN din_1 0 1 3 O 
2 IN sel 0 1 3 O 
3 LUT3 Mmux_mux_out11 3 0 I1 1 I2 2 I0 0 e4
