

================================================================
== Vitis HLS Report for 'flood_fill_Pipeline_VITIS_LOOP_59_1'
================================================================
* Date:           Mon May  5 05:08:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.076 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     7502|     7502|  75.020 us|  75.020 us|  7501|  7501|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1  |     7500|     7500|         1|          1|          1|  7500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/hls_detector.cpp:59]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_12, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_13, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_14, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_15, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_16, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_17, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_18, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_19, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_20, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_21, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_22, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_23, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_24, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_25, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_26, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_27, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_28, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_29, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_30, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_31, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_32, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_33, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_34, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_35, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_36, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_37, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_38, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_39, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_40, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_41, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_42, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_43, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_44, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_45, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_46, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_47, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_48, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_49, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_50, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_51, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_52, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_53, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_54, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_55, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_56, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_57, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_58, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_59, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_60, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_61, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_62, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %visited_63, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln59 = store i19 0, i19 %i" [src/hls_detector.cpp:59]   --->   Operation 69 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_61_2"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = load i19 %i" [src/hls_detector.cpp:59]   --->   Operation 71 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.16ns)   --->   "%icmp_ln59 = icmp_ult  i19 %i_1, i19 480000" [src/hls_detector.cpp:59]   --->   Operation 72 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.end7.exitStub, void %VITIS_LOOP_61_2.split" [src/hls_detector.cpp:59]   --->   Operation 73 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/hls_detector.cpp:60]   --->   Operation 74 'specpipeline' 'specpipeline_ln60' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7500, i64 7500, i64 7500" [src/hls_detector.cpp:59]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/hls_detector.cpp:59]   --->   Operation 76 'specloopname' 'specloopname_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %i_1, i32 6, i32 18" [src/hls_detector.cpp:59]   --->   Operation 77 'partselect' 'lshr_ln' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i13 %lshr_ln" [src/hls_detector.cpp:59]   --->   Operation 78 'zext' 'zext_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr i1 %visited, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 79 'getelementptr' 'visited_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%visited_1_addr = getelementptr i1 %visited_1, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 80 'getelementptr' 'visited_1_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%visited_2_addr = getelementptr i1 %visited_2, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 81 'getelementptr' 'visited_2_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%visited_3_addr = getelementptr i1 %visited_3, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 82 'getelementptr' 'visited_3_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%visited_4_addr = getelementptr i1 %visited_4, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 83 'getelementptr' 'visited_4_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%visited_5_addr = getelementptr i1 %visited_5, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 84 'getelementptr' 'visited_5_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%visited_6_addr = getelementptr i1 %visited_6, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 85 'getelementptr' 'visited_6_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%visited_7_addr = getelementptr i1 %visited_7, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 86 'getelementptr' 'visited_7_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%visited_8_addr = getelementptr i1 %visited_8, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 87 'getelementptr' 'visited_8_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%visited_9_addr = getelementptr i1 %visited_9, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 88 'getelementptr' 'visited_9_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%visited_10_addr = getelementptr i1 %visited_10, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 89 'getelementptr' 'visited_10_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%visited_11_addr = getelementptr i1 %visited_11, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 90 'getelementptr' 'visited_11_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%visited_12_addr = getelementptr i1 %visited_12, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 91 'getelementptr' 'visited_12_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%visited_13_addr = getelementptr i1 %visited_13, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 92 'getelementptr' 'visited_13_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%visited_14_addr = getelementptr i1 %visited_14, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 93 'getelementptr' 'visited_14_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%visited_15_addr = getelementptr i1 %visited_15, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 94 'getelementptr' 'visited_15_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%visited_16_addr = getelementptr i1 %visited_16, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 95 'getelementptr' 'visited_16_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%visited_17_addr = getelementptr i1 %visited_17, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 96 'getelementptr' 'visited_17_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%visited_18_addr = getelementptr i1 %visited_18, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 97 'getelementptr' 'visited_18_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%visited_19_addr = getelementptr i1 %visited_19, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 98 'getelementptr' 'visited_19_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%visited_20_addr = getelementptr i1 %visited_20, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 99 'getelementptr' 'visited_20_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%visited_21_addr = getelementptr i1 %visited_21, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 100 'getelementptr' 'visited_21_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%visited_22_addr = getelementptr i1 %visited_22, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 101 'getelementptr' 'visited_22_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%visited_23_addr = getelementptr i1 %visited_23, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 102 'getelementptr' 'visited_23_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%visited_24_addr = getelementptr i1 %visited_24, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 103 'getelementptr' 'visited_24_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%visited_25_addr = getelementptr i1 %visited_25, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 104 'getelementptr' 'visited_25_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%visited_26_addr = getelementptr i1 %visited_26, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 105 'getelementptr' 'visited_26_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%visited_27_addr = getelementptr i1 %visited_27, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 106 'getelementptr' 'visited_27_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%visited_28_addr = getelementptr i1 %visited_28, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 107 'getelementptr' 'visited_28_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%visited_29_addr = getelementptr i1 %visited_29, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 108 'getelementptr' 'visited_29_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%visited_30_addr = getelementptr i1 %visited_30, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 109 'getelementptr' 'visited_30_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%visited_31_addr = getelementptr i1 %visited_31, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 110 'getelementptr' 'visited_31_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%visited_32_addr = getelementptr i1 %visited_32, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 111 'getelementptr' 'visited_32_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%visited_33_addr = getelementptr i1 %visited_33, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 112 'getelementptr' 'visited_33_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%visited_34_addr = getelementptr i1 %visited_34, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 113 'getelementptr' 'visited_34_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%visited_35_addr = getelementptr i1 %visited_35, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 114 'getelementptr' 'visited_35_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%visited_36_addr = getelementptr i1 %visited_36, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 115 'getelementptr' 'visited_36_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%visited_37_addr = getelementptr i1 %visited_37, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 116 'getelementptr' 'visited_37_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%visited_38_addr = getelementptr i1 %visited_38, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 117 'getelementptr' 'visited_38_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%visited_39_addr = getelementptr i1 %visited_39, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 118 'getelementptr' 'visited_39_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%visited_40_addr = getelementptr i1 %visited_40, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 119 'getelementptr' 'visited_40_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%visited_41_addr = getelementptr i1 %visited_41, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 120 'getelementptr' 'visited_41_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%visited_42_addr = getelementptr i1 %visited_42, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 121 'getelementptr' 'visited_42_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%visited_43_addr = getelementptr i1 %visited_43, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 122 'getelementptr' 'visited_43_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%visited_44_addr = getelementptr i1 %visited_44, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 123 'getelementptr' 'visited_44_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%visited_45_addr = getelementptr i1 %visited_45, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 124 'getelementptr' 'visited_45_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%visited_46_addr = getelementptr i1 %visited_46, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 125 'getelementptr' 'visited_46_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%visited_47_addr = getelementptr i1 %visited_47, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 126 'getelementptr' 'visited_47_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%visited_48_addr = getelementptr i1 %visited_48, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 127 'getelementptr' 'visited_48_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%visited_49_addr = getelementptr i1 %visited_49, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 128 'getelementptr' 'visited_49_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%visited_50_addr = getelementptr i1 %visited_50, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 129 'getelementptr' 'visited_50_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%visited_51_addr = getelementptr i1 %visited_51, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 130 'getelementptr' 'visited_51_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%visited_52_addr = getelementptr i1 %visited_52, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 131 'getelementptr' 'visited_52_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%visited_53_addr = getelementptr i1 %visited_53, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 132 'getelementptr' 'visited_53_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%visited_54_addr = getelementptr i1 %visited_54, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 133 'getelementptr' 'visited_54_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%visited_55_addr = getelementptr i1 %visited_55, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 134 'getelementptr' 'visited_55_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%visited_56_addr = getelementptr i1 %visited_56, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 135 'getelementptr' 'visited_56_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%visited_57_addr = getelementptr i1 %visited_57, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 136 'getelementptr' 'visited_57_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%visited_58_addr = getelementptr i1 %visited_58, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 137 'getelementptr' 'visited_58_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%visited_59_addr = getelementptr i1 %visited_59, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 138 'getelementptr' 'visited_59_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%visited_60_addr = getelementptr i1 %visited_60, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 139 'getelementptr' 'visited_60_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%visited_61_addr = getelementptr i1 %visited_61, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 140 'getelementptr' 'visited_61_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%visited_62_addr = getelementptr i1 %visited_62, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 141 'getelementptr' 'visited_62_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%visited_63_addr = getelementptr i1 %visited_63, i64 0, i64 %zext_ln59" [src/hls_detector.cpp:63]   --->   Operation 142 'getelementptr' 'visited_63_addr' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_addr" [src/hls_detector.cpp:63]   --->   Operation 143 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 144 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_1_addr" [src/hls_detector.cpp:63]   --->   Operation 144 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 145 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_2_addr" [src/hls_detector.cpp:63]   --->   Operation 145 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 146 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_3_addr" [src/hls_detector.cpp:63]   --->   Operation 146 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 147 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_4_addr" [src/hls_detector.cpp:63]   --->   Operation 147 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 148 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_5_addr" [src/hls_detector.cpp:63]   --->   Operation 148 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 149 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_6_addr" [src/hls_detector.cpp:63]   --->   Operation 149 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 150 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_7_addr" [src/hls_detector.cpp:63]   --->   Operation 150 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 151 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_8_addr" [src/hls_detector.cpp:63]   --->   Operation 151 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 152 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_9_addr" [src/hls_detector.cpp:63]   --->   Operation 152 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 153 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_10_addr" [src/hls_detector.cpp:63]   --->   Operation 153 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 154 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_11_addr" [src/hls_detector.cpp:63]   --->   Operation 154 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 155 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_12_addr" [src/hls_detector.cpp:63]   --->   Operation 155 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 156 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_13_addr" [src/hls_detector.cpp:63]   --->   Operation 156 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 157 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_14_addr" [src/hls_detector.cpp:63]   --->   Operation 157 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 158 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_15_addr" [src/hls_detector.cpp:63]   --->   Operation 158 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 159 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_16_addr" [src/hls_detector.cpp:63]   --->   Operation 159 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 160 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_17_addr" [src/hls_detector.cpp:63]   --->   Operation 160 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 161 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_18_addr" [src/hls_detector.cpp:63]   --->   Operation 161 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 162 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_19_addr" [src/hls_detector.cpp:63]   --->   Operation 162 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 163 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_20_addr" [src/hls_detector.cpp:63]   --->   Operation 163 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 164 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_21_addr" [src/hls_detector.cpp:63]   --->   Operation 164 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 165 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_22_addr" [src/hls_detector.cpp:63]   --->   Operation 165 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 166 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_23_addr" [src/hls_detector.cpp:63]   --->   Operation 166 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 167 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_24_addr" [src/hls_detector.cpp:63]   --->   Operation 167 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 168 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_25_addr" [src/hls_detector.cpp:63]   --->   Operation 168 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 169 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_26_addr" [src/hls_detector.cpp:63]   --->   Operation 169 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 170 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_27_addr" [src/hls_detector.cpp:63]   --->   Operation 170 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 171 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_28_addr" [src/hls_detector.cpp:63]   --->   Operation 171 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 172 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_29_addr" [src/hls_detector.cpp:63]   --->   Operation 172 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 173 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_30_addr" [src/hls_detector.cpp:63]   --->   Operation 173 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 174 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_31_addr" [src/hls_detector.cpp:63]   --->   Operation 174 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 175 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_32_addr" [src/hls_detector.cpp:63]   --->   Operation 175 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 176 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_33_addr" [src/hls_detector.cpp:63]   --->   Operation 176 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 177 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_34_addr" [src/hls_detector.cpp:63]   --->   Operation 177 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 178 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_35_addr" [src/hls_detector.cpp:63]   --->   Operation 178 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 179 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_36_addr" [src/hls_detector.cpp:63]   --->   Operation 179 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 180 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_37_addr" [src/hls_detector.cpp:63]   --->   Operation 180 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 181 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_38_addr" [src/hls_detector.cpp:63]   --->   Operation 181 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 182 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_39_addr" [src/hls_detector.cpp:63]   --->   Operation 182 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 183 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_40_addr" [src/hls_detector.cpp:63]   --->   Operation 183 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 184 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_41_addr" [src/hls_detector.cpp:63]   --->   Operation 184 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 185 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_42_addr" [src/hls_detector.cpp:63]   --->   Operation 185 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 186 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_43_addr" [src/hls_detector.cpp:63]   --->   Operation 186 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 187 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_44_addr" [src/hls_detector.cpp:63]   --->   Operation 187 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 188 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_45_addr" [src/hls_detector.cpp:63]   --->   Operation 188 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 189 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_46_addr" [src/hls_detector.cpp:63]   --->   Operation 189 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 190 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_47_addr" [src/hls_detector.cpp:63]   --->   Operation 190 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 191 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_48_addr" [src/hls_detector.cpp:63]   --->   Operation 191 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 192 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_49_addr" [src/hls_detector.cpp:63]   --->   Operation 192 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 193 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_50_addr" [src/hls_detector.cpp:63]   --->   Operation 193 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 194 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_51_addr" [src/hls_detector.cpp:63]   --->   Operation 194 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 195 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_52_addr" [src/hls_detector.cpp:63]   --->   Operation 195 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 196 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_53_addr" [src/hls_detector.cpp:63]   --->   Operation 196 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 197 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_54_addr" [src/hls_detector.cpp:63]   --->   Operation 197 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 198 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_55_addr" [src/hls_detector.cpp:63]   --->   Operation 198 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 199 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_56_addr" [src/hls_detector.cpp:63]   --->   Operation 199 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 200 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_57_addr" [src/hls_detector.cpp:63]   --->   Operation 200 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 201 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_58_addr" [src/hls_detector.cpp:63]   --->   Operation 201 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 202 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_59_addr" [src/hls_detector.cpp:63]   --->   Operation 202 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 203 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_60_addr" [src/hls_detector.cpp:63]   --->   Operation 203 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 204 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_61_addr" [src/hls_detector.cpp:63]   --->   Operation 204 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 205 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_62_addr" [src/hls_detector.cpp:63]   --->   Operation 205 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 206 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln63 = store i1 0, i13 %visited_63_addr" [src/hls_detector.cpp:63]   --->   Operation 206 'store' 'store_ln63' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 7500> <RAM>
ST_1 : Operation 207 [1/1] (2.16ns)   --->   "%add_ln59 = add i19 %i_1, i19 64" [src/hls_detector.cpp:59]   --->   Operation 207 'add' 'add_ln59' <Predicate = (icmp_ln59)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln59 = store i19 %add_ln59, i19 %i" [src/hls_detector.cpp:59]   --->   Operation 208 'store' 'store_ln59' <Predicate = (icmp_ln59)> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln59 = br void %VITIS_LOOP_61_2" [src/hls_detector.cpp:59]   --->   Operation 209 'br' 'br_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 210 'ret' 'ret_ln0' <Predicate = (!icmp_ln59)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.076ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', src/hls_detector.cpp:59) of constant 0 on local variable 'i', src/hls_detector.cpp:59 [130]  (1.588 ns)
	'load' operation 19 bit ('i', src/hls_detector.cpp:59) on local variable 'i', src/hls_detector.cpp:59 [133]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', src/hls_detector.cpp:59) [134]  (2.166 ns)
	'store' operation 0 bit ('store_ln63', src/hls_detector.cpp:63) of constant 0 on array 'visited' [206]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
