Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan  2 21:21:47 2026
| Host         : PC-Arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   29          inf        0.000                      0                   29           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.156ns (69.537%)  route 1.821ns (30.463%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  led_0_reg/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_0_reg/Q
                         net (fo=2, routed)           1.821     2.339    led_0_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.976 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.976    led_0
    W14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 4.112ns (70.450%)  route 1.725ns (29.550%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE                         0.000     0.000 r  led_1_reg/C
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_1_reg/Q
                         net (fo=2, routed)           1.725     2.243    led_1_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.837 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.837    led_1
    W13                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.854ns  (logic 0.704ns (24.664%)  route 2.150ns (75.336%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[22]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[22]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  led_0_i_4/O
                         net (fo=2, routed)           1.288     2.730    led_0_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.854 r  led_0_i_1/O
                         net (fo=1, routed)           0.000     2.854    led_0_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  led_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.844ns  (logic 0.704ns (24.751%)  route 2.140ns (75.249%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[22]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[22]
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124     1.442 r  led_0_i_4/O
                         net (fo=2, routed)           1.278     2.720    led_0_i_4_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.844 r  led_1_i_1/O
                         net (fo=1, routed)           0.000     2.844    led_1_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  led_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    counter_reg[1]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[0]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[4]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    counter_reg[12]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    counter_reg[16]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    counter_reg[20]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.413 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.413    counter_reg[24]_i_1_n_7
    SLICE_X43Y41         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    counter_reg[1]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[0]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[4]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    counter_reg[12]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    counter_reg[16]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.410    counter_reg[20]_i_1_n_6
    SLICE_X43Y40         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    counter_reg[1]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[0]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[4]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    counter_reg[12]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    counter_reg[16]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.389 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.389    counter_reg[20]_i_1_n_4
    SLICE_X43Y40         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 1.825ns (78.850%)  route 0.490ns (21.150%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    counter_reg[1]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[0]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[4]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    counter_reg[12]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    counter_reg[16]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.315 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.315    counter_reg[20]_i_1_n_5
    SLICE_X43Y40         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 1.809ns (78.703%)  route 0.490ns (21.297%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    counter_reg[1]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[0]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[4]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    counter_reg[12]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    counter_reg[16]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.299 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.299    counter_reg[20]_i_1_n_7
    SLICE_X43Y40         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 1.806ns (78.675%)  route 0.490ns (21.325%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    counter_reg[1]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[0]_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[4]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    counter_reg[8]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    counter_reg[12]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.296 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.296    counter_reg[16]_i_1_n_6
    SLICE_X43Y39         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.163     0.304    counter_reg[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.349 r  led_0_i_1/O
                         net (fo=1, routed)           0.000     0.349    led_0_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  led_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.644%)  route 0.167ns (47.356%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    counter_reg[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  led_1_i_1/O
                         net (fo=1, routed)           0.000     0.353    led_1_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  led_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    counter_reg[15]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    counter_reg[12]_i_1_n_4
    SLICE_X43Y38         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    counter_reg[11]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    counter_reg[8]_i_1_n_4
    SLICE_X43Y37         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    counter_reg[23]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    counter_reg[20]_i_1_n_4
    SLICE_X43Y40         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[19]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[16]_i_1_n_4
    SLICE_X43Y39         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[3]
    SLICE_X43Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[0]_i_1_n_4
    SLICE_X43Y35         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[7]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[4]_i_1_n_4
    SLICE_X43Y36         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.114     0.255    counter_reg[4]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    counter_reg[4]_i_1_n_7
    SLICE_X43Y36         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  counter_reg[20]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.116     0.257    counter_reg[20]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    counter_reg[20]_i_1_n_7
    SLICE_X43Y40         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------





