timestamp 1749122205
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use rseg_3_2 rseg_3_2_0 1 0 6697 0 1 -236
use rseg_3_1 rseg_3_1_0 1 0 8107 0 1 -107
port "v16" 16 16886 -1522 16886 -1522 m1
port "v15" 15 15042 -1522 15042 -1522 m1
port "v14" 14 16974 -1522 16974 -1522 m1
port "v13" 13 14954 -1522 14954 -1522 m1
port "v12" 12 17062 -1522 17062 -1522 m1
port "v11" 11 14866 -1522 14866 -1522 m1
port "v10" 10 17150 -1522 17150 -1522 m1
port "v9" 9 14778 -1522 14778 -1522 m1
port "v8" 8 14690 -1522 14690 -1522 m1
port "v7" 7 12670 -1522 12670 -1522 m1
port "v6" 6 14602 -1522 14602 -1522 m1
port "v5" 5 12758 -1522 12758 -1522 m1
port "v4" 4 14514 -1522 14514 -1522 m1
port "v3" 3 12846 -1522 12846 -1522 m1
port "v2" 2 14426 -1522 14426 -1522 m1
port "v1" 1 12934 -1522 12934 -1522 m1
port "v0" 0 12478 -2584 12478 -2584 m2
port "gnd" 17 12514 -5342 12514 -5342 li
node "v16" 0 0 16886 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v15" 0 0 15042 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v14" 0 0 16974 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v13" 0 0 14954 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v12" 0 0 17062 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v11" 0 0 14866 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v10" 0 0 17150 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v9" 0 0 14778 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v8" 0 0 14690 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v7" 0 0 12670 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v6" 0 0 14602 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v5" 0 0 12758 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v4" 0 0 14514 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v3" 0 0 12846 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v2" 0 0 14426 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v1" 0 0 12934 -1522 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_14684_n4852#" 0 0 14684 -4852 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_16880_n2584#" 0 0 16880 -2584 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "v0" 0 0 12478 -2584 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 12514 -5342 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/rseg_1_pin_4_3/m1_1804_n22764#" "v1" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_n958#" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_n733#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_n733#" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_526#"
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_5X5ZCF_0/a_n141_526#" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_301#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_SEMVNL_0/a_n141_301#" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_n810#"
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_n810#" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_n799#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_n799#" "rseg_3_2_0/VSUBS"
merge "rseg_3_2_0/VSUBS" "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_378#"
merge "rseg_3_2_0/sky130_fd_pr__res_xhigh_po_1p41_YY58WS_0/a_n141_378#" "rseg_3_1_0/VSUBS"
merge "rseg_3_1_0/VSUBS" "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_367#"
merge "rseg_3_1_0/sky130_fd_pr__res_xhigh_po_1p41_DZKNT5_0/a_n141_367#" "gnd"
merge "rseg_3_1_0/XR1/a_n141_n733#" "v0" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10032_n16388#" "v14" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_9944_n15740#" "v2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_10133_n16383#" "v3" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_9957_n17679#" "v7" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10032_n16388#" "v4" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/rseg_1_pin_4_3/m1_1804_n22764#" "v15" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_left_v2_0/m1_10045_n17031#" "v5" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10058_n17036#" "v6" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/XR16/a_n141_n958#" "v16" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "v16" "m1_16880_n2584#"
merge "rseg_3_2_0/XR9/a_n141_n810#" "v8" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "v8" "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10099_n17360#"
merge "rseg_3_1_0/rseg_4_pin_right_odd_0/m1_10099_n17360#" "m1_14684_n4852#"
merge "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10099_n17684#" "v10" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_9957_n17679#" "v9" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_right_even_v2_0/m1_10058_n17036#" "v12" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_10045_n17031#" "v11" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "rseg_3_2_0/rseg_4_pin_left_v2_1/m1_10133_n16383#" "v13" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
