Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 12:50:22 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_watch_control_sets_placed.rpt
| Design       : top_watch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           13 |
| No           | No                    | Yes                    |              82 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              68 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_ctrl/U_Clk_Divider/CLK |                                             | db_reset/AR[0]   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                | U_clock_dp/U_min/E[0]                       | db_reset/AR[0]   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                | U_stopwatch_cu/FSM_onehot_state_reg[2]_1[0] | db_reset/AR[0]   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                | U_clk_cu/E[0]                               | db_reset/AR[0]   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                | U_clk_cu/o_min_inc_reg_0[0]                 | db_reset/AR[0]   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                | U_stopwatch_cu/FSM_onehot_state_reg[2]_0[0] | db_reset/AR[0]   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                | U_stopwatch_cu/E[0]                         | db_reset/AR[0]   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                | U_clock_dp/U_CLK_Div/E[0]                   | db_reset/AR[0]   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                | U_stopwatch_dp/U_CLK_Div/E[0]               | db_reset/AR[0]   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                | U_stopwatch_cu/FSM_onehot_state_reg[2]_2[0] | db_reset/AR[0]   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                |                                             |                  |               13 |             45 |         3.46 |
|  clk_IBUF_BUFG                |                                             | db_reset/AR[0]   |               27 |             79 |         2.93 |
+-------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+


