// Seed: 2902371156
module module_0 (
    input reg id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4
);
  reg id_5, id_6;
  assign id_3 = id_6;
  type_9(
      id_3, 1, 1'd0, 1, id_2, id_1, id_0
  );
  always @(posedge 1 ^ !1) begin
    id_6 <= 1;
  end
  assign id_5 = 1;
  logic id_7;
endmodule
