

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Sat Dec 22 04:14:15 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     797|    538|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    146|
|Register         |        -|      -|     271|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1218|    729|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_pcA_x_U568  |ShuffleNetV2_mux_pcA  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_826_p2              |     *    |      0|   0|  62|           8|           8|
    |co_1_fu_491_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_638_p2                   |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_671_p2                   |     +    |      0|  11|   8|           1|           2|
    |n_1_fu_745_p2                   |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_414_p2              |     +    |      0|  50|  20|          15|           8|
    |next_urem_fu_590_p2             |     +    |      0|  26|  12|           7|           1|
    |p_Val2_2_fu_1056_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_6_fu_852_p2              |     +    |      0|  53|  21|          16|          16|
    |p_Val2_8_fu_886_p2              |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_1070_p2             |     +    |      0|  29|  13|           8|           8|
    |tmp_21_fu_535_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_22_fu_545_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_26_fu_614_p2                |     +    |      0|  44|  18|          13|          13|
    |tmp_27_fu_648_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_30_fu_696_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_31_fu_713_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_32_fu_729_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_34_fu_770_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_6_fu_761_p2                 |     +    |      0|  17|   9|           4|           4|
    |tmp_s_fu_687_p2                 |     +    |      0|  17|   9|           4|           4|
    |w_1_fu_719_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_14_fu_441_p2                |     -    |      0|  35|  15|          10|          10|
    |tmp_17_fu_475_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_24_fu_570_p2                |     -    |      0|  44|  18|          13|          13|
    |tmp_29_fu_659_p2                |     -    |      0|  38|  16|          11|          11|
    |brmerge40_demorgan_i_fu_991_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_906_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_985_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_964_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_952_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_1_fu_1089_p2          |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_1008_p2            |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_929_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_934_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_485_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond2_fu_576_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_624_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_665_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_739_p2              |   icmp   |      0|   0|   1|           2|           2|
    |tmp_25_fu_596_p2                |   icmp   |      0|   0|   4|           7|           4|
    |brmerge9_fu_1103_p2             |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i1_fu_975_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_1013_p2        |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_996_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_1019_p2                 |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_1023_p2        |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_957_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_939_p3         |  select  |      0|   0|   2|           1|           1|
    |idx_urem_fu_602_p3              |  select  |      0|   0|   7|           1|           7|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_8_39_fu_1034_p3          |  select  |      0|   0|   9|           1|           9|
    |p_Val2_8_mux_fu_1028_p3         |  select  |      0|   0|   8|           1|           7|
    |p_result_V_fu_1115_p3           |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_1108_p3         |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_1040_p3                |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_1094_p2          |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_1098_p2            |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_969_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_677_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_751_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_1002_p2                 |    xor   |      0|   0|   2|           1|           2|
    |tmp_10_fu_900_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_11_fu_946_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_13_fu_980_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_5_fu_1084_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 797| 538|         293|         323|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |co_reg_310        |   9|          2|    7|         14|
    |h_reg_344         |   9|          2|    3|          6|
    |m_reg_380         |   9|          2|    2|          4|
    |n_reg_403         |   9|          2|    2|          4|
    |p_Val2_4_reg_391  |   9|          2|    8|         16|
    |p_Val2_s_reg_368  |   9|          2|    8|         16|
    |phi_mul_reg_321   |   9|          2|   15|         30|
    |phi_urem_reg_332  |   9|          2|    7|         14|
    |w_reg_356         |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 146|         32|   56|        124|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |arrayNo_cast_reg_1154          |   7|   0|   32|         25|
    |bias_V_addr_reg_1164           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1368  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1378         |   1|   0|    1|          0|
    |carry_reg_1345                 |   1|   0|    1|          0|
    |co_1_reg_1149                  |   7|   0|    7|          0|
    |co_reg_310                     |   7|   0|    7|          0|
    |h_reg_344                      |   3|   0|    3|          0|
    |isneg_reg_1388                 |   1|   0|    1|          0|
    |m_1_reg_1213                   |   2|   0|    2|          0|
    |m_reg_380                      |   2|   0|    2|          0|
    |n_1_reg_1236                   |   2|   0|    2|          0|
    |n_reg_403                      |   2|   0|    2|          0|
    |newsignbit_1_reg_1401          |   1|   0|    1|          0|
    |newsignbit_reg_1339            |   1|   0|    1|          0|
    |next_mul_reg_1131              |  15|   0|   15|          0|
    |output_V_addr_reg_1187         |  12|   0|   12|          0|
    |p_38_i_i_reg_1358              |   1|   0|    1|          0|
    |p_Val2_4_reg_391               |   8|   0|    8|          0|
    |p_Val2_5_reg_1311              |  16|   0|   16|          0|
    |p_Val2_6_reg_1321              |  16|   0|   16|          0|
    |p_Val2_8_reg_1333              |   8|   0|    8|          0|
    |p_Val2_s_reg_368               |   8|   0|    8|          0|
    |phi_mul_reg_321                |  15|   0|   15|          0|
    |phi_urem_reg_332               |   7|   0|    7|          0|
    |result_V_reg_1395              |   8|   0|    8|          0|
    |signbit_reg_1326               |   1|   0|    1|          0|
    |tmp_12_reg_1352                |   2|   0|    2|          0|
    |tmp_13_reg_1363                |   1|   0|    1|          0|
    |tmp_14_cast_reg_1136           |  11|   0|   11|          0|
    |tmp_17_cast_reg_1141           |  11|   0|   12|          1|
    |tmp_1_reg_1306                 |   8|   0|    8|          0|
    |tmp_21_reg_1159                |  10|   0|   11|          1|
    |tmp_24_reg_1169                |  12|   0|   13|          1|
    |tmp_29_reg_1205                |  11|   0|   11|          0|
    |tmp_2_reg_1195                 |   3|   0|    4|          1|
    |tmp_31_reg_1218                |  10|   0|   11|          1|
    |tmp_39_reg_1316                |   1|   0|    1|          0|
    |tmp_reg_1177                   |   3|   0|    4|          1|
    |underflow_reg_1373             |   1|   0|    1|          0|
    |w_1_reg_1223                   |   3|   0|    3|          0|
    |w_reg_356                      |   3|   0|    3|          0|
    |weight_V_load_reg_1301         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 271|   0|  302|         31|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|weight_V_address0                 | out |   10|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    7|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   12|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|ShuffleConvs_2_Downs_11_address0  | out |   10|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_11_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_11_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_10_address0  | out |   10|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_10_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_10_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_7_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_6_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_5_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_4_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_3_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_2_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_1_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_address0     | out |   10|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_ce0          | out |    1|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_q0           |  in |    8|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_9_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_9_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_9_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_8_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_8_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_8_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	12  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (16)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (18)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_1, %3 ]

ST_2: phi_mul (19)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem (20)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: next_mul (21)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:4  %co_cast = zext i7 %co to i32

ST_2: co_cast_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:5  %co_cast_cast = zext i7 %co to i10

ST_2: tmp_8 (24)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:6  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
:7  %p_shl2_cast = zext i9 %tmp_8 to i10

ST_2: tmp_14 (26)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
:8  %tmp_14 = sub i10 %p_shl2_cast, %co_cast_cast

ST_2: tmp_14_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
:9  %tmp_14_cast = sext i10 %tmp_14 to i11

ST_2: tmp_15 (28)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:10  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:11  %p_shl_cast = zext i10 %tmp_15 to i11

ST_2: tmp_16 (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:12  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
:13  %p_shl1_cast = zext i8 %tmp_16 to i11

ST_2: tmp_17 (32)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1181
:14  %tmp_17 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_17_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
:15  %tmp_17_cast = sext i11 %tmp_17 to i12

ST_2: exitcond1 (34)  [1/1] 2.91ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:16  %exitcond1 = icmp eq i7 %co, -32

ST_2: empty (35)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_1 (36)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:18  %co_1 = add i7 %co, 1

ST_2: StgValue_34 (37)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:19  br i1 %exitcond1, label %4, label %.preheader47.preheader

ST_2: arrayNo_cast (39)  [1/1] 0.00ns
.preheader47.preheader:0  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_18 (40)  [1/1] 0.00ns
.preheader47.preheader:1  %tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %phi_mul, i32 11, i32 14)

ST_2: tmp_19 (41)  [1/1] 0.00ns
.preheader47.preheader:2  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_18, i3 0)

ST_2: p_shl3_cast (42)  [1/1] 0.00ns
.preheader47.preheader:3  %p_shl3_cast = zext i7 %tmp_19 to i11

ST_2: tmp_20 (43)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_18, i1 false)

ST_2: p_shl4_cast (44)  [1/1] 0.00ns
.preheader47.preheader:5  %p_shl4_cast = zext i5 %tmp_20 to i11

ST_2: tmp_21 (45)  [1/1] 2.32ns
.preheader47.preheader:6  %tmp_21 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: bias_V_addr (46)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
.preheader47.preheader:7  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_43 (47)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1172
.preheader47.preheader:8  br label %.preheader47

ST_2: StgValue_44 (208)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1211
:0  ret void


 <State 3>: 7.30ns
ST_3: h (49)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_1, %2 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:1  %h_cast9_cast = zext i3 %h to i12

ST_3: tmp_22 (51)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:2  %tmp_22 = add i12 %h_cast9_cast, %tmp_17_cast

ST_3: tmp_23 (52)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:3  %tmp_23 = trunc i12 %tmp_22 to i10

ST_3: p_shl5_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_23, i3 0)

ST_3: p_shl6_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_22, i1 false)

ST_3: tmp_24 (55)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader47:6  %tmp_24 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond2 (56)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1172
.preheader47:7  %exitcond2 = icmp eq i3 %h, -3

ST_3: empty_35 (57)  [1/1] 0.00ns
.preheader47:8  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_54 (58)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1172
.preheader47:9  br i1 %exitcond2, label %3, label %.preheader46.preheader

ST_3: tmp (60)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader46.preheader:0  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: StgValue_56 (61)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1173
.preheader46.preheader:1  br label %.preheader46

ST_3: next_urem (203)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_25 (204)  [1/1] 2.91ns
:1  %tmp_25 = icmp ult i7 %next_urem, 12

ST_3: idx_urem (205)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_25, i7 %next_urem, i7 0

ST_3: StgValue_60 (206)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1171
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (63)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_1, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:1  %w_cast8_cast = zext i3 %w to i13

ST_4: tmp_26 (65)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:2  %tmp_26 = add i13 %tmp_24, %w_cast8_cast

ST_4: tmp_27_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:3  %tmp_27_cast = zext i13 %tmp_26 to i32

ST_4: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1181
.preheader46:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_27_cast

ST_4: exitcond3 (68)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1173
.preheader46:5  %exitcond3 = icmp eq i3 %w, -3

ST_4: empty_36 (69)  [1/1] 0.00ns
.preheader46:6  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_68 (70)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1173
.preheader46:7  br i1 %exitcond3, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_2 (72)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: StgValue_70 (73)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1175
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_1 (200)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1172
:0  %h_1 = add i3 %h, 1

ST_4: StgValue_72 (201)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1172
:1  br label %.preheader47


 <State 5>: 6.99ns
ST_5: p_Val2_s (75)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_4, %.loopexit.loopexit ]

ST_5: m (76)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_1, %.loopexit.loopexit ]

ST_5: m_cast7_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.loopexit:2  %m_cast7_cast = zext i2 %m to i11

ST_5: tmp_27 (78)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.loopexit:3  %tmp_27 = add i11 %m_cast7_cast, %tmp_14_cast

ST_5: tmp_28 (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_29)
.loopexit:4  %tmp_28 = shl i11 %tmp_27, 2

ST_5: tmp_29 (80)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
.loopexit:5  %tmp_29 = sub i11 %tmp_28, %tmp_27

ST_5: exitcond4 (81)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1175
.loopexit:6  %exitcond4 = icmp eq i2 %m, -1

ST_5: empty_37 (82)  [1/1] 0.00ns
.loopexit:7  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_1 (83)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1175
.loopexit:8  %m_1 = add i2 1, %m

ST_5: StgValue_82 (84)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1175
.loopexit:9  br i1 %exitcond4, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (86)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_s)
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_s)
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_s (88)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
.preheader.preheader:2  %tmp_s = add i4 %tmp2_cast, %tmp

ST_5: tmp_cast_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader.preheader:3  %tmp_cast_cast = zext i4 %tmp_s to i11

ST_5: tmp_30 (90)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader.preheader:4  %tmp_30 = add i11 %tmp_cast_cast, %tmp_21

ST_5: tmp_33 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_31)
.preheader.preheader:5  %tmp_33 = shl i11 %tmp_30, 3

ST_5: tmp_37 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_31)
.preheader.preheader:6  %tmp_37 = shl i11 %tmp_30, 1

ST_5: tmp_31 (93)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
.preheader.preheader:7  %tmp_31 = add i11 %tmp_33, %tmp_37

ST_5: StgValue_91 (94)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader.preheader:8  br label %.preheader

ST_5: p_Val2_1 (182)  [2/2] 2.30ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_5: w_1 (197)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1173
_ifconv1:16  %w_1 = add i3 %w, 1


 <State 6>: 7.93ns
ST_6: p_Val2_4 (96)  [1/1] 0.00ns
.preheader:0  %p_Val2_4 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (97)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_1, %_ifconv ]

ST_6: n_cast6_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:2  %n_cast6_cast = zext i2 %n to i11

ST_6: tmp_32 (99)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:3  %tmp_32 = add i11 %tmp_29, %n_cast6_cast

ST_6: tmp_35_cast (100)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:4  %tmp_35_cast = zext i11 %tmp_32 to i32

ST_6: weight_V_addr (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_35_cast

ST_6: exitcond (102)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_38 (103)  [1/1] 0.00ns
.preheader:7  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_1 (104)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader:8  %n_1 = add i2 %n, 1

ST_6: StgValue_103 (105)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1176
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp3 (107)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_6)
_ifconv:0  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (108)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node tmp_6)
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i4

ST_6: tmp_6 (109)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:2  %tmp_6 = add i4 %tmp3_cast, %tmp_2

ST_6: tmp_6_cast_cast (110)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:3  %tmp_6_cast_cast = zext i4 %tmp_6 to i11

ST_6: tmp_34 (111)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:4  %tmp_34 = add i11 %tmp_6_cast_cast, %tmp_31

ST_6: tmp_36_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:5  %tmp_36_cast = zext i11 %tmp_34 to i32

ST_6: ShuffleConvs_2_Downs (113)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:6  %ShuffleConvs_2_Downs = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_13 (114)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:7  %ShuffleConvs_2_Downs_13 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_14 (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:8  %ShuffleConvs_2_Downs_14 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_15 (116)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:9  %ShuffleConvs_2_Downs_15 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_16 (117)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:10  %ShuffleConvs_2_Downs_16 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_17 (118)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:11  %ShuffleConvs_2_Downs_17 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_18 (119)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:12  %ShuffleConvs_2_Downs_18 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_19 (120)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:13  %ShuffleConvs_2_Downs_19 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_20 (121)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:14  %ShuffleConvs_2_Downs_20 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_21 (122)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:15  %ShuffleConvs_2_Downs_21 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_22 (123)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:16  %ShuffleConvs_2_Downs_22 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_36_cast

ST_6: ShuffleConvs_2_Downs_23 (124)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:17  %ShuffleConvs_2_Downs_23 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_36_cast

ST_6: weight_V_load (125)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: ShuffleConvs_2_Downs_24 (127)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:20  %ShuffleConvs_2_Downs_24 = load i8* %ShuffleConvs_2_Downs_19, align 1

ST_6: ShuffleConvs_2_Downs_25 (128)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:21  %ShuffleConvs_2_Downs_25 = load i8* %ShuffleConvs_2_Downs_23, align 1

ST_6: ShuffleConvs_2_Downs_26 (129)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:22  %ShuffleConvs_2_Downs_26 = load i8* %ShuffleConvs_2_Downs_16, align 1

ST_6: ShuffleConvs_2_Downs_27 (130)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:23  %ShuffleConvs_2_Downs_27 = load i8* %ShuffleConvs_2_Downs_18, align 1

ST_6: ShuffleConvs_2_Downs_28 (131)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:24  %ShuffleConvs_2_Downs_28 = load i8* %ShuffleConvs_2_Downs_22, align 1

ST_6: ShuffleConvs_2_Downs_29 (132)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:25  %ShuffleConvs_2_Downs_29 = load i8* %ShuffleConvs_2_Downs, align 1

ST_6: ShuffleConvs_2_Downs_30 (133)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:26  %ShuffleConvs_2_Downs_30 = load i8* %ShuffleConvs_2_Downs_14, align 1

ST_6: ShuffleConvs_2_Downs_31 (134)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:27  %ShuffleConvs_2_Downs_31 = load i8* %ShuffleConvs_2_Downs_13, align 1

ST_6: ShuffleConvs_2_Downs_32 (135)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:28  %ShuffleConvs_2_Downs_32 = load i8* %ShuffleConvs_2_Downs_17, align 1

ST_6: ShuffleConvs_2_Downs_33 (136)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:29  %ShuffleConvs_2_Downs_33 = load i8* %ShuffleConvs_2_Downs_20, align 1

ST_6: ShuffleConvs_2_Downs_34 (137)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:30  %ShuffleConvs_2_Downs_34 = load i8* %ShuffleConvs_2_Downs_15, align 1

ST_6: ShuffleConvs_2_Downs_35 (138)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:31  %ShuffleConvs_2_Downs_35 = load i8* %ShuffleConvs_2_Downs_21, align 1

ST_6: StgValue_135 (179)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 6.04ns
ST_7: weight_V_load (125)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: ShuffleConvs_2_Downs_24 (127)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:20  %ShuffleConvs_2_Downs_24 = load i8* %ShuffleConvs_2_Downs_19, align 1

ST_7: ShuffleConvs_2_Downs_25 (128)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:21  %ShuffleConvs_2_Downs_25 = load i8* %ShuffleConvs_2_Downs_23, align 1

ST_7: ShuffleConvs_2_Downs_26 (129)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:22  %ShuffleConvs_2_Downs_26 = load i8* %ShuffleConvs_2_Downs_16, align 1

ST_7: ShuffleConvs_2_Downs_27 (130)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:23  %ShuffleConvs_2_Downs_27 = load i8* %ShuffleConvs_2_Downs_18, align 1

ST_7: ShuffleConvs_2_Downs_28 (131)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:24  %ShuffleConvs_2_Downs_28 = load i8* %ShuffleConvs_2_Downs_22, align 1

ST_7: ShuffleConvs_2_Downs_29 (132)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:25  %ShuffleConvs_2_Downs_29 = load i8* %ShuffleConvs_2_Downs, align 1

ST_7: ShuffleConvs_2_Downs_30 (133)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:26  %ShuffleConvs_2_Downs_30 = load i8* %ShuffleConvs_2_Downs_14, align 1

ST_7: ShuffleConvs_2_Downs_31 (134)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:27  %ShuffleConvs_2_Downs_31 = load i8* %ShuffleConvs_2_Downs_13, align 1

ST_7: ShuffleConvs_2_Downs_32 (135)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:28  %ShuffleConvs_2_Downs_32 = load i8* %ShuffleConvs_2_Downs_17, align 1

ST_7: ShuffleConvs_2_Downs_33 (136)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:29  %ShuffleConvs_2_Downs_33 = load i8* %ShuffleConvs_2_Downs_20, align 1

ST_7: ShuffleConvs_2_Downs_34 (137)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:30  %ShuffleConvs_2_Downs_34 = load i8* %ShuffleConvs_2_Downs_15, align 1

ST_7: ShuffleConvs_2_Downs_35 (138)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:31  %ShuffleConvs_2_Downs_35 = load i8* %ShuffleConvs_2_Downs_21, align 1

ST_7: tmp_1 (139)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:32  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.12i8.i32(i8 %ShuffleConvs_2_Downs_24, i8 %ShuffleConvs_2_Downs_25, i8 %ShuffleConvs_2_Downs_26, i8 %ShuffleConvs_2_Downs_27, i8 %ShuffleConvs_2_Downs_28, i8 %ShuffleConvs_2_Downs_29, i8 %ShuffleConvs_2_Downs_30, i8 %ShuffleConvs_2_Downs_31, i8 %ShuffleConvs_2_Downs_32, i8 %ShuffleConvs_2_Downs_33, i8 %ShuffleConvs_2_Downs_34, i8 %ShuffleConvs_2_Downs_35, i32 %arrayNo_cast)


 <State 8>: 6.43ns
ST_8: OP1_V (126)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (140)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:33  %OP2_V = sext i8 %tmp_1 to i16

ST_8: p_Val2_5 (141)  [1/1] 6.43ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:34  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_39 (147)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:40  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_7 (142)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:35  %tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_4, i6 0)

ST_9: tmp_11_cast (143)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:36  %tmp_11_cast = sext i14 %tmp_7 to i16

ST_9: p_Val2_6 (144)  [1/1] 2.39ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:37  %p_Val2_6 = add i16 %tmp_11_cast, %p_Val2_5

ST_9: signbit (145)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:38  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

ST_9: p_Val2_7 (146)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:39  %p_Val2_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 6, i32 13)

ST_9: tmp_9 (148)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:41  %tmp_9 = zext i1 %tmp_39 to i8

ST_9: tmp_40 (149)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node carry)
_ifconv:42  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 13)

ST_9: p_Val2_8 (150)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:43  %p_Val2_8 = add i8 %p_Val2_7, %tmp_9

ST_9: newsignbit (151)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:44  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_8, i32 7)

ST_9: tmp_10 (152)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node carry)
_ifconv:45  %tmp_10 = xor i1 %newsignbit, true

ST_9: carry (153)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:46  %carry = and i1 %tmp_40, %tmp_10

ST_9: tmp_12 (155)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:48  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_6, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_42 (154)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:47  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 14)

ST_10: Range1_all_ones (156)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:49  %Range1_all_ones = icmp eq i2 %tmp_12, -1

ST_10: Range1_all_zeros (157)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:50  %Range1_all_zeros = icmp eq i2 %tmp_12, 0

ST_10: deleted_zeros (158)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:51  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_11 (159)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:52  %tmp_11 = xor i1 %tmp_42, true

ST_10: p_41_i_i (160)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:53  %p_41_i_i = and i1 %signbit, %tmp_11

ST_10: deleted_ones (161)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:54  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (162)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:55  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (163)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:56  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i1 (164)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:57  %brmerge_i_i1 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_13 (165)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177
_ifconv:58  %tmp_13 = xor i1 %signbit, true

ST_10: overflow (166)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:59  %overflow = and i1 %brmerge_i_i1, %tmp_13

ST_10: brmerge40_demorgan_i (167)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:60  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (168)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node underflow)
_ifconv:61  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (169)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node underflow)
_ifconv:62  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (170)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:63  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (171)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:64  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (172)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node sum_V)
_ifconv:65  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_13

ST_11: underflow_not (173)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node sum_V)
_ifconv:66  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_8_mux (174)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:67  %p_Val2_8_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_8

ST_11: p_Val2_8_39 (175)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (grouped into LUT with out node sum_V)
_ifconv:68  %p_Val2_8_39 = select i1 %underflow, i8 -128, i8 %p_Val2_8

ST_11: sum_V (176)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1177 (out node of the LUT)
_ifconv:69  %sum_V = select i1 %underflow_not, i8 %p_Val2_8_mux, i8 %p_Val2_8_39

ST_11: StgValue_188 (177)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1176
_ifconv:70  br label %.preheader


 <State 12>: 4.62ns
ST_12: tmp_3 (181)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:0  %tmp_3 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_1 (182)  [1/2] 2.30ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:1  %p_Val2_1 = load i8* %bias_V_addr, align 1

ST_12: tmp_4 (183)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:2  %tmp_4 = sext i8 %p_Val2_1 to i9

ST_12: p_Val2_2 (184)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:3  %p_Val2_2 = add i9 %tmp_4, %tmp_3

ST_12: isneg (185)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_2, i32 8)

ST_12: result_V (186)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:5  %result_V = add i8 %p_Val2_1, %p_Val2_s

ST_12: newsignbit_1 (187)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180
_ifconv1:6  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_5 (188)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_5 = xor i1 %newsignbit_1, true

ST_13: underflow_1 (189)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_1 = and i1 %isneg, %tmp_5

ST_13: brmerge_i_i (190)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_1

ST_13: isneg_not (191)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (192)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_1, %isneg_not

ST_13: result_V_mux (193)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (194)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_1, i8 -128, i8 %result_V

ST_13: result_1 (195)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1180 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: StgValue_204 (196)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1181
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_205 (198)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1173
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_2_Downs_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14             (br               ) [ 01111111111111]
co                      (phi              ) [ 00100000000000]
phi_mul                 (phi              ) [ 00100000000000]
phi_urem                (phi              ) [ 00111111111111]
next_mul                (add              ) [ 01111111111111]
co_cast                 (zext             ) [ 00000000000000]
co_cast_cast            (zext             ) [ 00000000000000]
tmp_8                   (bitconcatenate   ) [ 00000000000000]
p_shl2_cast             (zext             ) [ 00000000000000]
tmp_14                  (sub              ) [ 00000000000000]
tmp_14_cast             (sext             ) [ 00011111111111]
tmp_15                  (bitconcatenate   ) [ 00000000000000]
p_shl_cast              (zext             ) [ 00000000000000]
tmp_16                  (bitconcatenate   ) [ 00000000000000]
p_shl1_cast             (zext             ) [ 00000000000000]
tmp_17                  (sub              ) [ 00000000000000]
tmp_17_cast             (sext             ) [ 00011111111111]
exitcond1               (icmp             ) [ 00111111111111]
empty                   (speclooptripcount) [ 00000000000000]
co_1                    (add              ) [ 01111111111111]
StgValue_34             (br               ) [ 00000000000000]
arrayNo_cast            (zext             ) [ 00011111111111]
tmp_18                  (partselect       ) [ 00000000000000]
tmp_19                  (bitconcatenate   ) [ 00000000000000]
p_shl3_cast             (zext             ) [ 00000000000000]
tmp_20                  (bitconcatenate   ) [ 00000000000000]
p_shl4_cast             (zext             ) [ 00000000000000]
tmp_21                  (add              ) [ 00011111111111]
bias_V_addr             (getelementptr    ) [ 00011111111111]
StgValue_43             (br               ) [ 00111111111111]
StgValue_44             (ret              ) [ 00000000000000]
h                       (phi              ) [ 00011111111111]
h_cast9_cast            (zext             ) [ 00000000000000]
tmp_22                  (add              ) [ 00000000000000]
tmp_23                  (trunc            ) [ 00000000000000]
p_shl5_cast             (bitconcatenate   ) [ 00000000000000]
p_shl6_cast             (bitconcatenate   ) [ 00000000000000]
tmp_24                  (sub              ) [ 00001111111111]
exitcond2               (icmp             ) [ 00111111111111]
empty_35                (speclooptripcount) [ 00000000000000]
StgValue_54             (br               ) [ 00000000000000]
tmp                     (bitconcatenate   ) [ 00001111111111]
StgValue_56             (br               ) [ 00111111111111]
next_urem               (add              ) [ 00000000000000]
tmp_25                  (icmp             ) [ 00000000000000]
idx_urem                (select           ) [ 01111111111111]
StgValue_60             (br               ) [ 01111111111111]
w                       (phi              ) [ 00001111111100]
w_cast8_cast            (zext             ) [ 00000000000000]
tmp_26                  (add              ) [ 00000000000000]
tmp_27_cast             (zext             ) [ 00000000000000]
output_V_addr           (getelementptr    ) [ 00000111111111]
exitcond3               (icmp             ) [ 00111111111111]
empty_36                (speclooptripcount) [ 00000000000000]
StgValue_68             (br               ) [ 00000000000000]
tmp_2                   (bitconcatenate   ) [ 00000111111100]
StgValue_70             (br               ) [ 00111111111111]
h_1                     (add              ) [ 00111111111111]
StgValue_72             (br               ) [ 00111111111111]
p_Val2_s                (phi              ) [ 00000111111110]
m                       (phi              ) [ 00000100000000]
m_cast7_cast            (zext             ) [ 00000000000000]
tmp_27                  (add              ) [ 00000000000000]
tmp_28                  (shl              ) [ 00000000000000]
tmp_29                  (sub              ) [ 00000011111100]
exitcond4               (icmp             ) [ 00111111111111]
empty_37                (speclooptripcount) [ 00000000000000]
m_1                     (add              ) [ 00111111111111]
StgValue_82             (br               ) [ 00000000000000]
tmp2                    (xor              ) [ 00000000000000]
tmp2_cast               (sext             ) [ 00000000000000]
tmp_s                   (add              ) [ 00000000000000]
tmp_cast_cast           (zext             ) [ 00000000000000]
tmp_30                  (add              ) [ 00000000000000]
tmp_33                  (shl              ) [ 00000000000000]
tmp_37                  (shl              ) [ 00000000000000]
tmp_31                  (add              ) [ 00000011111100]
StgValue_91             (br               ) [ 00111111111111]
w_1                     (add              ) [ 00111000000011]
p_Val2_4                (phi              ) [ 00111111110011]
n                       (phi              ) [ 00000010000000]
n_cast6_cast            (zext             ) [ 00000000000000]
tmp_32                  (add              ) [ 00000000000000]
tmp_35_cast             (zext             ) [ 00000000000000]
weight_V_addr           (getelementptr    ) [ 00000001000000]
exitcond                (icmp             ) [ 00111111111111]
empty_38                (speclooptripcount) [ 00000000000000]
n_1                     (add              ) [ 00111111111111]
StgValue_103            (br               ) [ 00000000000000]
tmp3                    (xor              ) [ 00000000000000]
tmp3_cast               (sext             ) [ 00000000000000]
tmp_6                   (add              ) [ 00000000000000]
tmp_6_cast_cast         (zext             ) [ 00000000000000]
tmp_34                  (add              ) [ 00000000000000]
tmp_36_cast             (zext             ) [ 00000000000000]
ShuffleConvs_2_Downs    (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_13 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_14 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_15 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_16 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_17 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_18 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_19 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_20 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_21 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_22 (getelementptr    ) [ 00000001000000]
ShuffleConvs_2_Downs_23 (getelementptr    ) [ 00000001000000]
StgValue_135            (br               ) [ 00111111111111]
weight_V_load           (load             ) [ 00000000100000]
ShuffleConvs_2_Downs_24 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_25 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_26 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_27 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_28 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_29 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_30 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_31 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_32 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_33 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_34 (load             ) [ 00000000000000]
ShuffleConvs_2_Downs_35 (load             ) [ 00000000000000]
tmp_1                   (mux              ) [ 00000000100000]
OP1_V                   (sext             ) [ 00000000000000]
OP2_V                   (sext             ) [ 00000000000000]
p_Val2_5                (mul              ) [ 00000000010000]
tmp_39                  (bitselect        ) [ 00000000010000]
tmp_7                   (bitconcatenate   ) [ 00000000000000]
tmp_11_cast             (sext             ) [ 00000000000000]
p_Val2_6                (add              ) [ 00000000001000]
signbit                 (bitselect        ) [ 00000000001000]
p_Val2_7                (partselect       ) [ 00000000000000]
tmp_9                   (zext             ) [ 00000000000000]
tmp_40                  (bitselect        ) [ 00000000000000]
p_Val2_8                (add              ) [ 00000000001100]
newsignbit              (bitselect        ) [ 00000000001000]
tmp_10                  (xor              ) [ 00000000000000]
carry                   (and              ) [ 00000000001000]
tmp_12                  (partselect       ) [ 00000000001000]
tmp_42                  (bitselect        ) [ 00000000000000]
Range1_all_ones         (icmp             ) [ 00000000000000]
Range1_all_zeros        (icmp             ) [ 00000000000000]
deleted_zeros           (select           ) [ 00000000000000]
tmp_11                  (xor              ) [ 00000000000000]
p_41_i_i                (and              ) [ 00000000000000]
deleted_ones            (select           ) [ 00000000000000]
p_38_i_i                (and              ) [ 00000000000100]
p_not_i_i               (xor              ) [ 00000000000000]
brmerge_i_i1            (or               ) [ 00000000000000]
tmp_13                  (xor              ) [ 00000000000100]
overflow                (and              ) [ 00000000000000]
brmerge40_demorgan_i    (and              ) [ 00000000000100]
tmp4_demorgan           (or               ) [ 00000000000000]
tmp4                    (xor              ) [ 00000000000000]
underflow               (and              ) [ 00000000000100]
brmerge_i_i_i           (or               ) [ 00000000000100]
tmp5                    (or               ) [ 00000000000000]
underflow_not           (or               ) [ 00000000000000]
p_Val2_8_mux            (select           ) [ 00000000000000]
p_Val2_8_39             (select           ) [ 00000000000000]
sum_V                   (select           ) [ 00111111111111]
StgValue_188            (br               ) [ 00111111111111]
tmp_3                   (sext             ) [ 00000000000000]
p_Val2_1                (load             ) [ 00000000000000]
tmp_4                   (sext             ) [ 00000000000000]
p_Val2_2                (add              ) [ 00000000000000]
isneg                   (bitselect        ) [ 00000000000001]
result_V                (add              ) [ 00000000000001]
newsignbit_1            (bitselect        ) [ 00000000000001]
tmp_5                   (xor              ) [ 00000000000000]
underflow_1             (and              ) [ 00000000000000]
brmerge_i_i             (xor              ) [ 00000000000000]
isneg_not               (xor              ) [ 00000000000000]
brmerge9                (or               ) [ 00000000000000]
result_V_mux            (select           ) [ 00000000000000]
p_result_V              (select           ) [ 00000000000000]
result_1                (select           ) [ 00000000000000]
StgValue_204            (store            ) [ 00000000000000]
StgValue_205            (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_2_Downs_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ShuffleConvs_2_Downs_10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ShuffleConvs_2_Downs_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ShuffleConvs_2_Downs_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ShuffleConvs_2_Downs_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ShuffleConvs_2_Downs_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ShuffleConvs_2_Downs_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ShuffleConvs_2_Downs_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ShuffleConvs_2_Downs_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ShuffleConvs_2_Downs">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ShuffleConvs_2_Downs_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ShuffleConvs_2_Downs_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_2_Downs_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i8.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="bias_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="13" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="3"/>
<pin id="148" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="weight_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="ShuffleConvs_2_Downs_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ShuffleConvs_2_Downs_13_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_13/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ShuffleConvs_2_Downs_14_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_14/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ShuffleConvs_2_Downs_15_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_15/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="ShuffleConvs_2_Downs_16_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_16/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ShuffleConvs_2_Downs_17_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_17/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ShuffleConvs_2_Downs_18_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_18/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ShuffleConvs_2_Downs_19_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_19/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ShuffleConvs_2_Downs_20_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="11" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_20/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ShuffleConvs_2_Downs_21_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_21/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ShuffleConvs_2_Downs_22_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="11" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_22/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ShuffleConvs_2_Downs_23_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="11" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_2_Downs_23/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="244" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_24/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_25/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_26/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_27/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_28/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_29/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_30/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_31/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_32/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_33/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_34/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_2_Downs_35/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_204_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="3"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/13 "/>
</bind>
</comp>

<comp id="310" class="1005" name="co_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="1"/>
<pin id="312" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="co_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_mul_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="15" slack="1"/>
<pin id="323" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_mul_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="15" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="phi_urem_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="1"/>
<pin id="334" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="phi_urem_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="7" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="h_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="h_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="w_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="w_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_Val2_s_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Val2_s_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="8" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="m_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="m_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="2" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_Val2_4_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_Val2_4_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="8" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="403" class="1005" name="n_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="1"/>
<pin id="405" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="n_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="2" slack="0"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="next_mul_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="co_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="co_cast_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_shl2_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_14_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="0" index="1" bw="7" slack="0"/>
<pin id="444" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_14_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_15_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_shl_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_16_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="7" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_shl1_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_17_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_17_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="exitcond1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="co_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="arrayNo_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_18_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="15" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="0" index="3" bw="5" slack="0"/>
<pin id="506" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_19_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_shl3_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_20_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="4" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_shl4_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_21_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="h_cast9_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_22_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="1"/>
<pin id="548" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_23_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_shl5_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_shl6_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_24_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="0"/>
<pin id="572" dir="0" index="1" bw="13" slack="0"/>
<pin id="573" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="exitcond2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="0" index="1" bw="3" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="next_urem_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_25_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="7" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="idx_urem_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="7" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="0"/>
<pin id="606" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="w_cast8_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_26_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="1"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_27_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="13" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="exitcond3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="h_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="1"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="m_cast7_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_27_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="3"/>
<pin id="651" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_28_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_29_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="0" index="1" bw="11" slack="0"/>
<pin id="662" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="exitcond4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="m_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="2" slack="0"/>
<pin id="680" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp2_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="0" index="1" bw="4" slack="2"/>
<pin id="690" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_cast_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_30_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="3"/>
<pin id="699" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_33_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="0"/>
<pin id="703" dir="0" index="1" bw="3" slack="0"/>
<pin id="704" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_37_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_31_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="11" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="0"/>
<pin id="716" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="w_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="1"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="n_cast6_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/6 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_32_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="1"/>
<pin id="731" dir="0" index="1" bw="2" slack="0"/>
<pin id="732" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_35_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="exitcond_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="0" index="1" bw="2" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="n_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="0"/>
<pin id="753" dir="0" index="1" bw="2" slack="0"/>
<pin id="754" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp3_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_6_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="2"/>
<pin id="764" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_6_cast_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_cast/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_34_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="0" index="1" bw="11" slack="1"/>
<pin id="773" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_36_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="0" index="3" bw="8" slack="0"/>
<pin id="796" dir="0" index="4" bw="8" slack="0"/>
<pin id="797" dir="0" index="5" bw="8" slack="0"/>
<pin id="798" dir="0" index="6" bw="8" slack="0"/>
<pin id="799" dir="0" index="7" bw="8" slack="0"/>
<pin id="800" dir="0" index="8" bw="8" slack="0"/>
<pin id="801" dir="0" index="9" bw="8" slack="0"/>
<pin id="802" dir="0" index="10" bw="8" slack="0"/>
<pin id="803" dir="0" index="11" bw="8" slack="0"/>
<pin id="804" dir="0" index="12" bw="8" slack="0"/>
<pin id="805" dir="0" index="13" bw="7" slack="5"/>
<pin id="806" dir="1" index="14" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="OP1_V_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="OP2_V_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="1"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_Val2_5_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_39_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="0" index="2" bw="4" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_7_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="3"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_11_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Val2_6_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="0"/>
<pin id="854" dir="0" index="1" bw="16" slack="1"/>
<pin id="855" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="signbit_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="16" slack="0"/>
<pin id="860" dir="0" index="2" bw="5" slack="0"/>
<pin id="861" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_Val2_7_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="16" slack="0"/>
<pin id="868" dir="0" index="2" bw="4" slack="0"/>
<pin id="869" dir="0" index="3" bw="5" slack="0"/>
<pin id="870" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_9_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_40_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="16" slack="0"/>
<pin id="881" dir="0" index="2" bw="5" slack="0"/>
<pin id="882" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_Val2_8_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="newsignbit_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="0"/>
<pin id="895" dir="0" index="2" bw="4" slack="0"/>
<pin id="896" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_10_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="carry_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_12_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="0"/>
<pin id="914" dir="0" index="1" bw="16" slack="0"/>
<pin id="915" dir="0" index="2" bw="5" slack="0"/>
<pin id="916" dir="0" index="3" bw="5" slack="0"/>
<pin id="917" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_42_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="16" slack="1"/>
<pin id="925" dir="0" index="2" bw="5" slack="0"/>
<pin id="926" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="Range1_all_ones_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="1"/>
<pin id="931" dir="0" index="1" bw="2" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="Range1_all_zeros_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="1"/>
<pin id="936" dir="0" index="1" bw="2" slack="0"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="deleted_zeros_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_11_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_41_i_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="deleted_ones_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_38_i_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_not_i_i_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="brmerge_i_i1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i1/10 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_13_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="985" class="1004" name="overflow_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="brmerge40_demorgan_i_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp4_demorgan_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp4_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="underflow_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="brmerge_i_i_i_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp5_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="0" index="1" bw="1" slack="1"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="underflow_not_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="1"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_Val2_8_mux_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="0" index="2" bw="8" slack="2"/>
<pin id="1032" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_mux/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="p_Val2_8_39_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="0" index="1" bw="8" slack="0"/>
<pin id="1037" dir="0" index="2" bw="8" slack="2"/>
<pin id="1038" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8_39/11 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sum_V_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="8" slack="0"/>
<pin id="1043" dir="0" index="2" bw="8" slack="0"/>
<pin id="1044" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_3_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_4_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="p_Val2_2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="0" index="1" bw="8" slack="0"/>
<pin id="1059" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="isneg_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="0"/>
<pin id="1064" dir="0" index="1" bw="9" slack="0"/>
<pin id="1065" dir="0" index="2" bw="5" slack="0"/>
<pin id="1066" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="result_V_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="8" slack="0"/>
<pin id="1072" dir="0" index="1" bw="8" slack="1"/>
<pin id="1073" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="newsignbit_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="8" slack="0"/>
<pin id="1079" dir="0" index="2" bw="4" slack="0"/>
<pin id="1080" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_1/12 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_5_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="underflow_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/13 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="brmerge_i_i_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="0" index="1" bw="1" slack="1"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="isneg_not_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="brmerge9_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="result_V_mux_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="0"/>
<pin id="1111" dir="0" index="2" bw="8" slack="1"/>
<pin id="1112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_result_V_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="0" index="2" bw="8" slack="1"/>
<pin id="1119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="result_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="next_mul_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="15" slack="0"/>
<pin id="1133" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_14_cast_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="11" slack="3"/>
<pin id="1138" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14_cast "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_17_cast_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="12" slack="1"/>
<pin id="1143" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="1149" class="1005" name="co_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="7" slack="0"/>
<pin id="1151" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="arrayNo_cast_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="5"/>
<pin id="1156" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_21_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="11" slack="3"/>
<pin id="1161" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="bias_V_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="7" slack="3"/>
<pin id="1166" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_24_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="13" slack="1"/>
<pin id="1171" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="4" slack="2"/>
<pin id="1179" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1182" class="1005" name="idx_urem_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="7" slack="1"/>
<pin id="1184" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1187" class="1005" name="output_V_addr_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="12" slack="3"/>
<pin id="1189" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1195" class="1005" name="tmp_2_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="2"/>
<pin id="1197" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="h_1_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="3" slack="1"/>
<pin id="1202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_29_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="11" slack="1"/>
<pin id="1207" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="m_1_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="2" slack="0"/>
<pin id="1215" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_31_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="11" slack="1"/>
<pin id="1220" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="w_1_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="3" slack="1"/>
<pin id="1225" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="weight_V_addr_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="10" slack="1"/>
<pin id="1230" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1236" class="1005" name="n_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="2" slack="0"/>
<pin id="1238" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="ShuffleConvs_2_Downs_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="1"/>
<pin id="1243" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs "/>
</bind>
</comp>

<comp id="1246" class="1005" name="ShuffleConvs_2_Downs_13_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="10" slack="1"/>
<pin id="1248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_13 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="ShuffleConvs_2_Downs_14_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="10" slack="1"/>
<pin id="1253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_14 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="ShuffleConvs_2_Downs_15_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="1"/>
<pin id="1258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_15 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="ShuffleConvs_2_Downs_16_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="10" slack="1"/>
<pin id="1263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_16 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="ShuffleConvs_2_Downs_17_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="10" slack="1"/>
<pin id="1268" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_17 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="ShuffleConvs_2_Downs_18_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="1"/>
<pin id="1273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_18 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="ShuffleConvs_2_Downs_19_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="10" slack="1"/>
<pin id="1278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_19 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="ShuffleConvs_2_Downs_20_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="10" slack="1"/>
<pin id="1283" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_20 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="ShuffleConvs_2_Downs_21_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="10" slack="1"/>
<pin id="1288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_21 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="ShuffleConvs_2_Downs_22_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="10" slack="1"/>
<pin id="1293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_22 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="ShuffleConvs_2_Downs_23_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="10" slack="1"/>
<pin id="1298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_2_Downs_23 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="weight_V_load_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="1"/>
<pin id="1303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="8" slack="1"/>
<pin id="1308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="p_Val2_5_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="1"/>
<pin id="1313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_39_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="p_Val2_6_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="16" slack="1"/>
<pin id="1323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="signbit_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1333" class="1005" name="p_Val2_8_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="2"/>
<pin id="1335" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="newsignbit_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1345" class="1005" name="carry_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_12_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="2" slack="1"/>
<pin id="1354" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="p_38_i_i_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_13_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="brmerge40_demorgan_i_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1373" class="1005" name="underflow_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1378" class="1005" name="brmerge_i_i_i_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="1"/>
<pin id="1380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1383" class="1005" name="sum_V_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="1"/>
<pin id="1385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1388" class="1005" name="isneg_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="1"/>
<pin id="1390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1395" class="1005" name="result_V_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="1"/>
<pin id="1397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1401" class="1005" name="newsignbit_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="66" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="150" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="206" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="234" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="185" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="199" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="227" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="157" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="171" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="164" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="192" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="213" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="178" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="220" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="401"><net_src comp="368" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="325" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="314" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="428"><net_src comp="314" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="36" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="314" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="425" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="314" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="314" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="459" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="314" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="48" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="314" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="54" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="336" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="325" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="62" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="501" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="42" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="501" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="519" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="348" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="42" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="72" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="545" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="554" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="562" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="348" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="348" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="594"><net_src comp="332" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="54" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="80" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="590" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="30" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="360" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="628"><net_src comp="360" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="78" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="360" pin="4"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="46" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="344" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="68" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="384" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="84" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="648" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="384" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="86" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="90" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="384" pin="4"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="384" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="94" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="696" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="701" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="356" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="407" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="743"><net_src comp="407" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="86" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="407" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="90" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="407" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="92" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="785"><net_src comp="775" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="786"><net_src comp="775" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="787"><net_src comp="775" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="788"><net_src comp="775" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="789"><net_src comp="775" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="790"><net_src comp="775" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="807"><net_src comp="98" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="808"><net_src comp="246" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="809"><net_src comp="251" pin="2"/><net_sink comp="791" pin=2"/></net>

<net id="810"><net_src comp="256" pin="2"/><net_sink comp="791" pin=3"/></net>

<net id="811"><net_src comp="261" pin="2"/><net_sink comp="791" pin=4"/></net>

<net id="812"><net_src comp="266" pin="2"/><net_sink comp="791" pin=5"/></net>

<net id="813"><net_src comp="271" pin="2"/><net_sink comp="791" pin=6"/></net>

<net id="814"><net_src comp="276" pin="2"/><net_sink comp="791" pin=7"/></net>

<net id="815"><net_src comp="281" pin="2"/><net_sink comp="791" pin=8"/></net>

<net id="816"><net_src comp="286" pin="2"/><net_sink comp="791" pin=9"/></net>

<net id="817"><net_src comp="291" pin="2"/><net_sink comp="791" pin=10"/></net>

<net id="818"><net_src comp="296" pin="2"/><net_sink comp="791" pin=11"/></net>

<net id="819"><net_src comp="301" pin="2"/><net_sink comp="791" pin=12"/></net>

<net id="830"><net_src comp="820" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="100" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="102" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="104" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="391" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="106" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="862"><net_src comp="100" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="852" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="108" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="871"><net_src comp="110" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="852" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="873"><net_src comp="112" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="874"><net_src comp="114" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="883"><net_src comp="100" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="852" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="114" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="890"><net_src comp="865" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="875" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="897"><net_src comp="116" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="886" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="118" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="904"><net_src comp="892" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="120" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="878" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="918"><net_src comp="122" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="852" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="60" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="108" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="927"><net_src comp="100" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="60" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="933"><net_src comp="86" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="38" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="929" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="945"><net_src comp="934" pin="2"/><net_sink comp="939" pin=2"/></net>

<net id="950"><net_src comp="922" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="120" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="929" pin="2"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="929" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="939" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="120" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="120" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="989"><net_src comp="975" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="980" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="957" pin="3"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="964" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="120" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="985" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1027"><net_src comp="1019" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1033"><net_src comp="124" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1039"><net_src comp="126" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1045"><net_src comp="1023" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="1028" pin="3"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="1034" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1051"><net_src comp="368" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="146" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1048" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1067"><net_src comp="128" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1068"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1069"><net_src comp="130" pin="0"/><net_sink comp="1062" pin=2"/></net>

<net id="1074"><net_src comp="146" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="368" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="116" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="118" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1088"><net_src comp="120" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1102"><net_src comp="120" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1094" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="124" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1120"><net_src comp="1089" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="126" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1127"><net_src comp="1103" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="1108" pin="3"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="1115" pin="3"/><net_sink comp="1122" pin=2"/></net>

<net id="1130"><net_src comp="1122" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="1134"><net_src comp="414" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1139"><net_src comp="447" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1144"><net_src comp="481" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1152"><net_src comp="491" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1157"><net_src comp="497" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="791" pin=13"/></net>

<net id="1162"><net_src comp="535" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1167"><net_src comp="132" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1172"><net_src comp="570" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1180"><net_src comp="582" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1185"><net_src comp="602" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1190"><net_src comp="139" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1198"><net_src comp="630" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1203"><net_src comp="638" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1208"><net_src comp="659" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1216"><net_src comp="671" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1221"><net_src comp="713" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1226"><net_src comp="719" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1231"><net_src comp="150" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1239"><net_src comp="745" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1244"><net_src comp="157" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1249"><net_src comp="164" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1254"><net_src comp="171" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1259"><net_src comp="178" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1264"><net_src comp="185" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1269"><net_src comp="192" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1274"><net_src comp="199" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1279"><net_src comp="206" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1284"><net_src comp="213" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1289"><net_src comp="220" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1294"><net_src comp="227" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1299"><net_src comp="234" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1304"><net_src comp="241" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1309"><net_src comp="791" pin="14"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1314"><net_src comp="826" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1319"><net_src comp="832" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1324"><net_src comp="852" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1329"><net_src comp="857" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1332"><net_src comp="1326" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1336"><net_src comp="886" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1028" pin=2"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="1034" pin=2"/></net>

<net id="1342"><net_src comp="892" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1348"><net_src comp="906" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1355"><net_src comp="912" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1361"><net_src comp="964" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1366"><net_src comp="980" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1371"><net_src comp="991" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1376"><net_src comp="1008" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1381"><net_src comp="1013" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1386"><net_src comp="1040" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1391"><net_src comp="1062" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1394"><net_src comp="1388" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1398"><net_src comp="1070" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1108" pin=2"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1404"><net_src comp="1076" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1407"><net_src comp="1401" pin="1"/><net_sink comp="1103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {13 }
	Port: ShuffleConvs_2_Downs_11 | {}
	Port: ShuffleConvs_2_Downs_10 | {}
	Port: ShuffleConvs_2_Downs_7 | {}
	Port: ShuffleConvs_2_Downs_6 | {}
	Port: ShuffleConvs_2_Downs_5 | {}
	Port: ShuffleConvs_2_Downs_4 | {}
	Port: ShuffleConvs_2_Downs_3 | {}
	Port: ShuffleConvs_2_Downs_2 | {}
	Port: ShuffleConvs_2_Downs_1 | {}
	Port: ShuffleConvs_2_Downs | {}
	Port: ShuffleConvs_2_Downs_9 | {}
	Port: ShuffleConvs_2_Downs_8 | {}
 - Input state : 
	Port: subconv_3x3_8_stride.1 : weight_V | {6 7 }
	Port: subconv_3x3_8_stride.1 : bias_V | {5 12 }
	Port: subconv_3x3_8_stride.1 : output_V | {}
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_11 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_10 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_7 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_6 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_5 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_4 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_3 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_2 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_1 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_9 | {6 7 }
	Port: subconv_3x3_8_stride.1 : ShuffleConvs_2_Downs_8 | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast : 1
		co_cast_cast : 1
		tmp_8 : 1
		p_shl2_cast : 2
		tmp_14 : 3
		tmp_14_cast : 4
		tmp_15 : 1
		p_shl_cast : 2
		tmp_16 : 1
		p_shl1_cast : 2
		tmp_17 : 3
		tmp_17_cast : 4
		exitcond1 : 1
		co_1 : 1
		StgValue_34 : 2
		arrayNo_cast : 1
		tmp_18 : 1
		tmp_19 : 2
		p_shl3_cast : 3
		tmp_20 : 2
		p_shl4_cast : 3
		tmp_21 : 4
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_22 : 2
		tmp_23 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_24 : 5
		exitcond2 : 1
		StgValue_54 : 2
		tmp : 1
		tmp_25 : 1
		idx_urem : 2
	State 4
		w_cast8_cast : 1
		tmp_26 : 2
		tmp_27_cast : 3
		output_V_addr : 4
		exitcond3 : 1
		StgValue_68 : 2
		tmp_2 : 1
	State 5
		m_cast7_cast : 1
		tmp_27 : 2
		tmp_28 : 3
		tmp_29 : 3
		exitcond4 : 1
		m_1 : 1
		StgValue_82 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_s : 2
		tmp_cast_cast : 3
		tmp_30 : 4
		tmp_33 : 5
		tmp_37 : 5
		tmp_31 : 5
	State 6
		n_cast6_cast : 1
		tmp_32 : 2
		tmp_35_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_1 : 1
		StgValue_103 : 2
		tmp3 : 1
		tmp3_cast : 1
		tmp_6 : 2
		tmp_6_cast_cast : 3
		tmp_34 : 4
		tmp_36_cast : 5
		ShuffleConvs_2_Downs : 6
		ShuffleConvs_2_Downs_13 : 6
		ShuffleConvs_2_Downs_14 : 6
		ShuffleConvs_2_Downs_15 : 6
		ShuffleConvs_2_Downs_16 : 6
		ShuffleConvs_2_Downs_17 : 6
		ShuffleConvs_2_Downs_18 : 6
		ShuffleConvs_2_Downs_19 : 6
		ShuffleConvs_2_Downs_20 : 6
		ShuffleConvs_2_Downs_21 : 6
		ShuffleConvs_2_Downs_22 : 6
		ShuffleConvs_2_Downs_23 : 6
		weight_V_load : 5
		ShuffleConvs_2_Downs_24 : 7
		ShuffleConvs_2_Downs_25 : 7
		ShuffleConvs_2_Downs_26 : 7
		ShuffleConvs_2_Downs_27 : 7
		ShuffleConvs_2_Downs_28 : 7
		ShuffleConvs_2_Downs_29 : 7
		ShuffleConvs_2_Downs_30 : 7
		ShuffleConvs_2_Downs_31 : 7
		ShuffleConvs_2_Downs_32 : 7
		ShuffleConvs_2_Downs_33 : 7
		ShuffleConvs_2_Downs_34 : 7
		ShuffleConvs_2_Downs_35 : 7
	State 7
		tmp_1 : 1
	State 8
		p_Val2_5 : 1
		tmp_39 : 2
	State 9
		tmp_11_cast : 1
		p_Val2_6 : 2
		signbit : 3
		p_Val2_7 : 3
		tmp_40 : 3
		p_Val2_8 : 4
		newsignbit : 5
		tmp_10 : 6
		carry : 6
		tmp_12 : 3
	State 10
		deleted_zeros : 1
		tmp_11 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i1 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_4 : 1
		p_Val2_2 : 2
		isneg : 3
		result_V : 1
		newsignbit_1 : 2
	State 13
		result_1 : 1
		StgValue_204 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       next_mul_fu_414       |    0    |    50   |    20   |
|          |         co_1_fu_491         |    0    |    26   |    12   |
|          |        tmp_21_fu_535        |    0    |    26   |    12   |
|          |        tmp_22_fu_545        |    0    |    38   |    16   |
|          |       next_urem_fu_590      |    0    |    26   |    12   |
|          |        tmp_26_fu_614        |    0    |    44   |    18   |
|          |          h_1_fu_638         |    0    |    14   |    9    |
|          |        tmp_27_fu_648        |    0    |    35   |    15   |
|          |          m_1_fu_671         |    0    |    11   |    8    |
|          |         tmp_s_fu_687        |    0    |    17   |    9    |
|    add   |        tmp_30_fu_696        |    0    |    29   |    13   |
|          |        tmp_31_fu_713        |    0    |    38   |    16   |
|          |          w_1_fu_719         |    0    |    14   |    9    |
|          |        tmp_32_fu_729        |    0    |    38   |    16   |
|          |          n_1_fu_745         |    0    |    11   |    8    |
|          |         tmp_6_fu_761        |    0    |    17   |    9    |
|          |        tmp_34_fu_770        |    0    |    38   |    16   |
|          |       p_Val2_6_fu_852       |    0    |    53   |    21   |
|          |       p_Val2_8_fu_886       |    0    |    29   |    13   |
|          |       p_Val2_2_fu_1056      |    0    |    29   |    13   |
|          |       result_V_fu_1070      |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_14_fu_441        |    0    |    32   |    14   |
|    sub   |        tmp_17_fu_475        |    0    |    35   |    15   |
|          |        tmp_24_fu_570        |    0    |    44   |    18   |
|          |        tmp_29_fu_659        |    0    |    38   |    16   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         tmp_1_fu_791        |    0    |   150   |    45   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_5_fu_826       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |       idx_urem_fu_602       |    0    |    0    |    7    |
|          |     deleted_zeros_fu_939    |    0    |    0    |    2    |
|          |     deleted_ones_fu_957     |    0    |    0    |    2    |
|          |     p_Val2_8_mux_fu_1028    |    0    |    0    |    8    |
|  select  |     p_Val2_8_39_fu_1034     |    0    |    0    |    8    |
|          |        sum_V_fu_1040        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1108    |    0    |    0    |    8    |
|          |      p_result_V_fu_1115     |    0    |    0    |    8    |
|          |       result_1_fu_1122      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_677         |    0    |    0    |    2    |
|          |         tmp3_fu_751         |    0    |    0    |    2    |
|          |        tmp_10_fu_900        |    0    |    0    |    2    |
|          |        tmp_11_fu_946        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_969      |    0    |    0    |    2    |
|          |        tmp_13_fu_980        |    0    |    0    |    2    |
|          |         tmp4_fu_1002        |    0    |    0    |    2    |
|          |        tmp_5_fu_1084        |    0    |    0    |    2    |
|          |     brmerge_i_i_fu_1094     |    0    |    0    |    2    |
|          |      isneg_not_fu_1098      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond1_fu_485      |    0    |    0    |    4    |
|          |       exitcond2_fu_576      |    0    |    0    |    1    |
|          |        tmp_25_fu_596        |    0    |    0    |    4    |
|   icmp   |       exitcond3_fu_624      |    0    |    0    |    1    |
|          |       exitcond4_fu_665      |    0    |    0    |    1    |
|          |       exitcond_fu_739       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_929   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_934   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_906        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_952       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_964       |    0    |    0    |    2    |
|    and   |       overflow_fu_985       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_991 |    0    |    0    |    2    |
|          |      underflow_fu_1008      |    0    |    0    |    2    |
|          |     underflow_1_fu_1089     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i1_fu_975     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_996    |    0    |    0    |    2    |
|    or    |    brmerge_i_i_i_fu_1013    |    0    |    0    |    2    |
|          |         tmp5_fu_1019        |    0    |    0    |    2    |
|          |    underflow_not_fu_1023    |    0    |    0    |    2    |
|          |       brmerge9_fu_1103      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        co_cast_fu_420       |    0    |    0    |    0    |
|          |     co_cast_cast_fu_425     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_437     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_459      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_471     |    0    |    0    |    0    |
|          |     arrayNo_cast_fu_497     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_519     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_531     |    0    |    0    |    0    |
|   zext   |     h_cast9_cast_fu_541     |    0    |    0    |    0    |
|          |     w_cast8_cast_fu_610     |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_619     |    0    |    0    |    0    |
|          |     m_cast7_cast_fu_644     |    0    |    0    |    0    |
|          |     tmp_cast_cast_fu_692    |    0    |    0    |    0    |
|          |     n_cast6_cast_fu_725     |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_734     |    0    |    0    |    0    |
|          |    tmp_6_cast_cast_fu_766   |    0    |    0    |    0    |
|          |      tmp_36_cast_fu_775     |    0    |    0    |    0    |
|          |         tmp_9_fu_875        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_429        |    0    |    0    |    0    |
|          |        tmp_15_fu_451        |    0    |    0    |    0    |
|          |        tmp_16_fu_463        |    0    |    0    |    0    |
|          |        tmp_19_fu_511        |    0    |    0    |    0    |
|bitconcatenate|        tmp_20_fu_523        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_554     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_562     |    0    |    0    |    0    |
|          |          tmp_fu_582         |    0    |    0    |    0    |
|          |         tmp_2_fu_630        |    0    |    0    |    0    |
|          |         tmp_7_fu_840        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_14_cast_fu_447     |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_481     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_683      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_757      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_820        |    0    |    0    |    0    |
|          |         OP2_V_fu_823        |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_848     |    0    |    0    |    0    |
|          |        tmp_3_fu_1048        |    0    |    0    |    0    |
|          |        tmp_4_fu_1052        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_18_fu_501        |    0    |    0    |    0    |
|partselect|       p_Val2_7_fu_865       |    0    |    0    |    0    |
|          |        tmp_12_fu_912        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_23_fu_550        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_28_fu_653        |    0    |    0    |    0    |
|    shl   |        tmp_33_fu_701        |    0    |    0    |    0    |
|          |        tmp_37_fu_707        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_39_fu_832        |    0    |    0    |    0    |
|          |        signbit_fu_857       |    0    |    0    |    0    |
|          |        tmp_40_fu_878        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_892      |    0    |    0    |    0    |
|          |        tmp_42_fu_922        |    0    |    0    |    0    |
|          |        isneg_fu_1062        |    0    |    0    |    0    |
|          |     newsignbit_1_fu_1076    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   911   |   567   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|ShuffleConvs_2_Downs_13_reg_1246|   10   |
|ShuffleConvs_2_Downs_14_reg_1251|   10   |
|ShuffleConvs_2_Downs_15_reg_1256|   10   |
|ShuffleConvs_2_Downs_16_reg_1261|   10   |
|ShuffleConvs_2_Downs_17_reg_1266|   10   |
|ShuffleConvs_2_Downs_18_reg_1271|   10   |
|ShuffleConvs_2_Downs_19_reg_1276|   10   |
|ShuffleConvs_2_Downs_20_reg_1281|   10   |
|ShuffleConvs_2_Downs_21_reg_1286|   10   |
|ShuffleConvs_2_Downs_22_reg_1291|   10   |
|ShuffleConvs_2_Downs_23_reg_1296|   10   |
|  ShuffleConvs_2_Downs_reg_1241 |   10   |
|      arrayNo_cast_reg_1154     |   32   |
|      bias_V_addr_reg_1164      |    7   |
|  brmerge40_demorgan_i_reg_1368 |    1   |
|     brmerge_i_i_i_reg_1378     |    1   |
|         carry_reg_1345         |    1   |
|          co_1_reg_1149         |    7   |
|           co_reg_310           |    7   |
|          h_1_reg_1200          |    3   |
|            h_reg_344           |    3   |
|        idx_urem_reg_1182       |    7   |
|         isneg_reg_1388         |    1   |
|          m_1_reg_1213          |    2   |
|            m_reg_380           |    2   |
|          n_1_reg_1236          |    2   |
|            n_reg_403           |    2   |
|      newsignbit_1_reg_1401     |    1   |
|       newsignbit_reg_1339      |    1   |
|        next_mul_reg_1131       |   15   |
|     output_V_addr_reg_1187     |   12   |
|        p_38_i_i_reg_1358       |    1   |
|        p_Val2_4_reg_391        |    8   |
|        p_Val2_5_reg_1311       |   16   |
|        p_Val2_6_reg_1321       |   16   |
|        p_Val2_8_reg_1333       |    8   |
|        p_Val2_s_reg_368        |    8   |
|         phi_mul_reg_321        |   15   |
|        phi_urem_reg_332        |    7   |
|        result_V_reg_1395       |    8   |
|        signbit_reg_1326        |    1   |
|         sum_V_reg_1383         |    8   |
|         tmp_12_reg_1352        |    2   |
|         tmp_13_reg_1363        |    1   |
|      tmp_14_cast_reg_1136      |   11   |
|      tmp_17_cast_reg_1141      |   12   |
|         tmp_1_reg_1306         |    8   |
|         tmp_21_reg_1159        |   11   |
|         tmp_24_reg_1169        |   13   |
|         tmp_29_reg_1205        |   11   |
|         tmp_2_reg_1195         |    4   |
|         tmp_31_reg_1218        |   11   |
|         tmp_39_reg_1316        |    1   |
|          tmp_reg_1177          |    4   |
|       underflow_reg_1373       |    1   |
|          w_1_reg_1223          |    3   |
|            w_reg_356           |    3   |
|     weight_V_addr_reg_1228     |   10   |
|     weight_V_load_reg_1301     |    8   |
+--------------------------------+--------+
|              Total             |   437  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_246 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_261 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_266 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_271 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_276 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_281 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_291 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_296 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_301 |  p0  |   2  |  10  |   20   ||    9    |
|  phi_urem_reg_332 |  p0  |   2  |   7  |   14   ||    9    |
|     h_reg_344     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_356     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_368 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   302  ||  26.996 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   911  |   567  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   153  |
|  Register |    -   |    -   |   437  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   26   |  1348  |   720  |
+-----------+--------+--------+--------+--------+
