-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity feature_extractor_convolve is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    B_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    B_ce0 : OUT STD_LOGIC;
    B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp : IN STD_LOGIC_VECTOR (1 downto 0);
    conv_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_ce0 : OUT STD_LOGIC;
    conv_we0 : OUT STD_LOGIC;
    conv_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    conv_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    tmp1 : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of feature_extractor_convolve is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_42 : BOOLEAN;
    signal p_addr6_cast_fu_200_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_addr6_cast_reg_497 : STD_LOGIC_VECTOR (5 downto 0);
    signal s_1_fu_210_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal s_1_reg_505 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_85 : BOOLEAN;
    signal p_addr8_fu_233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_addr8_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond5_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_addr2_fu_251_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_addr2_reg_515 : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_fu_263_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_104 : BOOLEAN;
    signal tmp_6_fu_293_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_reg_531 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_113 : BOOLEAN;
    signal exitcond3_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_cast5_fu_299_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_cast5_reg_536 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_cast3_fu_319_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_cast3_reg_544 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_127 : BOOLEAN;
    signal exitcond2_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_addr_1_reg_549 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_2_fu_336_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_2_fu_352_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_2_reg_562 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_145 : BOOLEAN;
    signal p_addr_cast_fu_393_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_addr_cast_reg_567 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond1_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_addr4_fu_422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_addr4_reg_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_2_fu_428_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal l_1_fu_444_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_1_reg_585 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_165 : BOOLEAN;
    signal exitcond_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_addr5_fu_477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_addr5_reg_595 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_load_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_180 : BOOLEAN;
    signal grp_fu_189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_bdd_189 : BOOLEAN;
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_bdd_199 : BOOLEAN;
    signal grp_fu_184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_bdd_208 : BOOLEAN;
    signal conv_load_reg_625 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_180_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_630 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st23_fsm_22 : STD_LOGIC;
    signal ap_sig_bdd_218 : BOOLEAN;
    signal s_reg_112 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond4_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_reg_123 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_134 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_146 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_reg_158 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_reg_169 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st24_fsm_23 : STD_LOGIC;
    signal ap_sig_bdd_247 : BOOLEAN;
    signal tmp_23_fu_278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_fu_468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_31_fu_482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_bdd_259 : BOOLEAN;
    signal grp_fu_180_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_bdd_272 : BOOLEAN;
    signal grp_fu_184_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_bdd_282 : BOOLEAN;
    signal tmp_19_fu_192_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp2_trn_cast_fu_216_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_addr7_fu_220_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_225_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_fu_240_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_cast_trn_cast_fu_237_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_cast_fu_247_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_trn_fu_269_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_addr9_fu_273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_fu_289_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_309_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_313_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_cast_fu_342_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal x_fu_358_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_27_fu_363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_375_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_cast_fu_371_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_383_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_addr_fu_387_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_trn_cast_fu_397_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_addr3_fu_401_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_29_fu_410_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_addr3_cast_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl3_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_cast_fu_434_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal y_fu_450_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_trn_cast_fu_455_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_addr1_fu_459_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_addr1_cast_fu_464_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_trn_fu_473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_180_ce : STD_LOGIC;
    signal grp_fu_184_ce : STD_LOGIC;
    signal grp_fu_189_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);

    component feature_extractor_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feature_extractor_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component feature_extractor_sitofp_32ns_32_6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    feature_extractor_fadd_32ns_32ns_32_5_full_dsp_U1 : component feature_extractor_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_180_p0,
        din1 => grp_fu_180_p1,
        ce => grp_fu_180_ce,
        dout => grp_fu_180_p2);

    feature_extractor_fmul_32ns_32ns_32_4_max_dsp_U2 : component feature_extractor_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_184_p0,
        din1 => grp_fu_184_p1,
        ce => grp_fu_184_ce,
        dout => grp_fu_184_p2);

    feature_extractor_sitofp_32ns_32_6_U3 : component feature_extractor_sitofp_32ns_32_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_189_p0,
        ce => grp_fu_189_ce,
        dout => grp_fu_189_p1);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- i_reg_134 assign process. --
    i_reg_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_204_p2 = ap_const_lv1_0)))) then 
                i_reg_134 <= ap_const_lv4_2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = exitcond2_fu_303_p2)))) then 
                i_reg_134 <= i_2_fu_336_p2;
            end if; 
        end if;
    end process;

    -- j_reg_146 assign process. --
    j_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_283_p2))) then 
                j_reg_146 <= ap_const_lv4_2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = exitcond1_fu_346_p2)))) then 
                j_reg_146 <= j_2_fu_428_p2;
            end if; 
        end if;
    end process;

    -- k_reg_158 assign process. --
    k_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_lv1_0 = exitcond_fu_438_p2)))) then 
                k_reg_158 <= k_2_reg_562;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond2_fu_303_p2))) then 
                k_reg_158 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- l_reg_169 assign process. --
    l_reg_169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = exitcond1_fu_346_p2))) then 
                l_reg_169 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
                l_reg_169 <= l_1_reg_585;
            end if; 
        end if;
    end process;

    -- s_reg_112 assign process. --
    s_reg_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond4_fu_257_p2)))) then 
                s_reg_112 <= s_1_reg_505;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                s_reg_112 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- t_reg_123 assign process. --
    t_reg_123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond5_fu_204_p2 = ap_const_lv1_0))) then 
                t_reg_123 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond4_fu_257_p2))) then 
                t_reg_123 <= t_1_fu_263_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then
                A_load_reg_600 <= A_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond2_fu_303_p2))) then
                conv_addr_1_reg_549 <= tmp_26_fu_331_p1(8 - 1 downto 0);
                    tmp_cast3_reg_544(2 downto 0) <= tmp_cast3_fu_319_p1(2 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then
                conv_load_reg_625 <= conv_q0;
                tmp_10_reg_620 <= grp_fu_184_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                k_2_reg_562 <= k_2_fu_352_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
                l_1_reg_585 <= l_1_fu_444_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_204_p2 = ap_const_lv1_0)))) then
                p_addr2_reg_515 <= p_addr2_fu_251_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = exitcond1_fu_346_p2))) then
                p_addr4_reg_572 <= p_addr4_fu_422_p2;
                    p_addr_cast_reg_567(9 downto 2) <= p_addr_cast_fu_393_p1(9 downto 2);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = exitcond_fu_438_p2))) then
                p_addr5_reg_595 <= p_addr5_fu_477_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                    p_addr6_cast_reg_497(4 downto 3) <= p_addr6_cast_fu_200_p1(4 downto 3);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond5_fu_204_p2 = ap_const_lv1_0))) then
                    p_addr8_reg_510(8 downto 3) <= p_addr8_fu_233_p1(8 downto 3);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                s_1_reg_505 <= s_1_fu_210_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22)) then
                tmp_11_reg_630 <= grp_fu_180_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then
                tmp_5_reg_605 <= grp_fu_189_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_283_p2))) then
                    tmp_6_cast5_reg_536(2 downto 0) <= tmp_6_cast5_fu_299_p1(2 downto 0);
                tmp_6_reg_531 <= tmp_6_fu_293_p2;
            end if;
        end if;
    end process;
    p_addr6_cast_reg_497(2 downto 0) <= "000";
    p_addr6_cast_reg_497(5) <= '0';
    p_addr8_reg_510(2 downto 0) <= "000";
    p_addr8_reg_510(31 downto 9) <= "00000000000000000000000";
    tmp_6_cast5_reg_536(3) <= '0';
    tmp_cast3_reg_544(3) <= '0';
    p_addr_cast_reg_567(1 downto 0) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond5_fu_204_p2, exitcond3_fu_283_p2, exitcond2_fu_303_p2, exitcond1_fu_346_p2, exitcond_fu_438_p2, exitcond4_fu_257_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((exitcond5_fu_204_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = exitcond4_fu_257_p2)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond3_fu_283_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_lv1_0 = exitcond2_fu_303_p2))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st6_fsm_5 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_346_p2))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st7_fsm_6 => 
                if ((ap_const_lv1_0 = exitcond_fu_438_p2)) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                ap_NS_fsm <= ap_ST_st19_fsm_18;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when ap_ST_st21_fsm_20 => 
                ap_NS_fsm <= ap_ST_st22_fsm_21;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st23_fsm_22;
            when ap_ST_st23_fsm_22 => 
                ap_NS_fsm <= ap_ST_st24_fsm_23;
            when ap_ST_st24_fsm_23 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_address0 <= tmp_30_fu_468_p1(8 - 1 downto 0);

    -- A_ce0 assign process. --
    A_ce0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            A_ce0 <= ap_const_logic_1;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    B_address0 <= tmp_31_fu_482_p1(7 - 1 downto 0);

    -- B_ce0 assign process. --
    B_ce0_assign_proc : process(ap_sig_cseq_ST_st14_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            B_ce0 <= ap_const_logic_1;
        else 
            B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st4_fsm_3, exitcond3_fu_283_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond3_fu_283_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, exitcond3_fu_283_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond3_fu_283_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_104 assign process. --
    ap_sig_bdd_104_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_104 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_113 assign process. --
    ap_sig_bdd_113_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_113 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_127 assign process. --
    ap_sig_bdd_127_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_127 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_145 assign process. --
    ap_sig_bdd_145_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_145 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_165 assign process. --
    ap_sig_bdd_165_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_165 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_180 assign process. --
    ap_sig_bdd_180_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_180 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_bdd_189 assign process. --
    ap_sig_bdd_189_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_189 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    -- ap_sig_bdd_199 assign process. --
    ap_sig_bdd_199_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_199 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    -- ap_sig_bdd_208 assign process. --
    ap_sig_bdd_208_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_208 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    -- ap_sig_bdd_218 assign process. --
    ap_sig_bdd_218_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_218 <= (ap_const_lv1_1 = ap_CS_fsm(22 downto 22));
    end process;


    -- ap_sig_bdd_247 assign process. --
    ap_sig_bdd_247_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_247 <= (ap_const_lv1_1 = ap_CS_fsm(23 downto 23));
    end process;


    -- ap_sig_bdd_259 assign process. --
    ap_sig_bdd_259_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_259 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    -- ap_sig_bdd_272 assign process. --
    ap_sig_bdd_272_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_272 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    -- ap_sig_bdd_282 assign process. --
    ap_sig_bdd_282_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_282 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    -- ap_sig_bdd_42 assign process. --
    ap_sig_bdd_42_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_42 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_85 assign process. --
    ap_sig_bdd_85_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_85 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_cseq_ST_st14_fsm_13 assign process. --
    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_bdd_189)
    begin
        if (ap_sig_bdd_189) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st15_fsm_14 assign process. --
    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_bdd_199)
    begin
        if (ap_sig_bdd_199) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st17_fsm_16 assign process. --
    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_bdd_259)
    begin
        if (ap_sig_bdd_259) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st18_fsm_17 assign process. --
    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_bdd_208)
    begin
        if (ap_sig_bdd_208) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st19_fsm_18 assign process. --
    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_bdd_272)
    begin
        if (ap_sig_bdd_272) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_42)
    begin
        if (ap_sig_bdd_42) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st23_fsm_22 assign process. --
    ap_sig_cseq_ST_st23_fsm_22_assign_proc : process(ap_sig_bdd_218)
    begin
        if (ap_sig_bdd_218) then 
            ap_sig_cseq_ST_st23_fsm_22 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st23_fsm_22 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st24_fsm_23 assign process. --
    ap_sig_cseq_ST_st24_fsm_23_assign_proc : process(ap_sig_bdd_247)
    begin
        if (ap_sig_bdd_247) then 
            ap_sig_cseq_ST_st24_fsm_23 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st24_fsm_23 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_85)
    begin
        if (ap_sig_bdd_85) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_104)
    begin
        if (ap_sig_bdd_104) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_113)
    begin
        if (ap_sig_bdd_113) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_127)
    begin
        if (ap_sig_bdd_127) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_145)
    begin
        if (ap_sig_bdd_145) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_6 assign process. --
    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_bdd_165)
    begin
        if (ap_sig_bdd_165) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st8_fsm_7 assign process. --
    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_bdd_180)
    begin
        if (ap_sig_bdd_180) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st9_fsm_8 assign process. --
    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_bdd_282)
    begin
        if (ap_sig_bdd_282) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    -- conv_address0 assign process. --
    conv_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, conv_addr_1_reg_549, ap_sig_cseq_ST_st24_fsm_23, tmp_23_fu_278_p1, ap_sig_cseq_ST_st17_fsm_16)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            conv_address0 <= tmp_23_fu_278_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) or (ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16))) then 
            conv_address0 <= conv_addr_1_reg_549;
        else 
            conv_address0 <= "XXXXXXXX";
        end if; 
    end process;


    -- conv_ce0 assign process. --
    conv_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st17_fsm_16)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) or (ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16))) then 
            conv_ce0 <= ap_const_logic_1;
        else 
            conv_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- conv_d0 assign process. --
    conv_d0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, tmp_11_reg_630, ap_sig_cseq_ST_st24_fsm_23)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            conv_d0 <= tmp_11_reg_630;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            conv_d0 <= ap_const_lv32_0;
        else 
            conv_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- conv_we0 assign process. --
    conv_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond4_fu_257_p2, ap_sig_cseq_ST_st24_fsm_23)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond4_fu_257_p2)) or (ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23))) then 
            conv_we0 <= ap_const_logic_1;
        else 
            conv_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_346_p2 <= "1" when (k_reg_158 = ap_const_lv3_5) else "0";
    exitcond2_fu_303_p2 <= "1" when (j_reg_146 = ap_const_lv4_A) else "0";
    exitcond3_fu_283_p2 <= "1" when (i_reg_134 = ap_const_lv4_A) else "0";
    exitcond4_fu_257_p2 <= "1" when (t_reg_123 = ap_const_lv4_8) else "0";
    exitcond5_fu_204_p2 <= "1" when (s_reg_112 = ap_const_lv4_8) else "0";
    exitcond_fu_438_p2 <= "1" when (l_reg_169 = ap_const_lv3_5) else "0";
    grp_fu_180_ce <= ap_const_logic_1;
    grp_fu_180_p0 <= conv_load_reg_625;
    grp_fu_180_p1 <= tmp_10_reg_620;
    grp_fu_184_ce <= ap_const_logic_1;
    grp_fu_184_p0 <= tmp_5_reg_605;
    grp_fu_184_p1 <= B_q0;
    grp_fu_189_ce <= ap_const_logic_1;
    grp_fu_189_p0 <= A_load_reg_600;
    i_2_fu_336_p2 <= std_logic_vector(unsigned(i_reg_134) + unsigned(ap_const_lv4_1));
    j_2_fu_428_p2 <= std_logic_vector(unsigned(j_reg_146) + unsigned(ap_const_lv4_1));
    k_2_fu_352_p2 <= std_logic_vector(unsigned(k_reg_158) + unsigned(ap_const_lv3_1));
    k_cast_fu_342_p1 <= std_logic_vector(resize(unsigned(k_reg_158),4));
    l_1_fu_444_p2 <= std_logic_vector(unsigned(l_reg_169) + unsigned(ap_const_lv3_1));
    l_cast_fu_434_p1 <= std_logic_vector(resize(unsigned(l_reg_169),4));
        p_addr1_cast_fu_464_p1 <= std_logic_vector(resize(signed(p_addr1_fu_459_p2),32));

    p_addr1_fu_459_p2 <= std_logic_vector(unsigned(tmp_4_trn_cast_fu_455_p1) + unsigned(p_addr_cast_reg_567));
    p_addr2_fu_251_p2 <= std_logic_vector(unsigned(tmp_cast_trn_cast_fu_237_p1) + unsigned(p_shl_cast_fu_247_p1));
    p_addr3_cast_fu_406_p1 <= std_logic_vector(resize(unsigned(p_addr3_fu_401_p2),32));
    p_addr3_fu_401_p2 <= std_logic_vector(unsigned(p_addr2_reg_515) + unsigned(tmp_3_trn_cast_fu_397_p1));
    p_addr4_fu_422_p2 <= std_logic_vector(unsigned(p_addr3_cast_fu_406_p1) + unsigned(p_shl3_fu_418_p1));
    p_addr5_fu_477_p2 <= std_logic_vector(unsigned(tmp_8_trn_fu_473_p1) + unsigned(p_addr4_reg_572));
    p_addr6_cast_fu_200_p1 <= std_logic_vector(resize(unsigned(tmp_19_fu_192_p3),6));
    p_addr7_fu_220_p2 <= std_logic_vector(unsigned(tmp2_trn_cast_fu_216_p1) + unsigned(p_addr6_cast_reg_497));
    p_addr8_fu_233_p1 <= std_logic_vector(resize(unsigned(tmp_21_fu_225_p3),32));
    p_addr9_fu_273_p2 <= std_logic_vector(unsigned(p_addr8_reg_510) + unsigned(tmp_9_trn_fu_269_p1));
        p_addr_cast_fu_393_p1 <= std_logic_vector(resize(signed(p_addr_fu_387_p2),10));

    p_addr_fu_387_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_371_p1) - unsigned(p_shl2_cast_fu_383_p1));
    p_shl1_cast_fu_371_p1 <= std_logic_vector(resize(unsigned(tmp_27_fu_363_p3),9));
    p_shl2_cast_fu_383_p1 <= std_logic_vector(resize(unsigned(tmp_28_fu_375_p3),9));
    p_shl3_fu_418_p1 <= std_logic_vector(resize(unsigned(tmp_29_fu_410_p3),32));
    p_shl_cast_fu_247_p1 <= std_logic_vector(resize(unsigned(tmp_20_fu_240_p3),5));
    s_1_fu_210_p2 <= std_logic_vector(unsigned(s_reg_112) + unsigned(ap_const_lv4_1));
    t_1_fu_263_p2 <= std_logic_vector(unsigned(t_reg_123) + unsigned(ap_const_lv4_1));
    tmp2_trn_cast_fu_216_p1 <= std_logic_vector(resize(unsigned(s_reg_112),6));
    tmp_19_fu_192_p3 <= (tmp1 & ap_const_lv3_0);
    tmp_20_fu_240_p3 <= (tmp & ap_const_lv2_0);
    tmp_21_fu_225_p3 <= (p_addr7_fu_220_p2 & ap_const_lv3_0);
    tmp_22_fu_289_p1 <= i_reg_134(3 - 1 downto 0);
    tmp_23_fu_278_p1 <= std_logic_vector(resize(unsigned(p_addr9_fu_273_p2),64));
    tmp_24_fu_309_p1 <= j_reg_146(3 - 1 downto 0);
    tmp_25_fu_323_p4 <= ((tmp1 & tmp_6_reg_531) & tmp_s_fu_313_p2);
    tmp_26_fu_331_p1 <= std_logic_vector(resize(unsigned(tmp_25_fu_323_p4),64));
    tmp_27_fu_363_p3 <= (x_fu_358_p2 & ap_const_lv4_0);
    tmp_28_fu_375_p3 <= (x_fu_358_p2 & ap_const_lv2_0);
    tmp_29_fu_410_p3 <= (p_addr3_fu_401_p2 & ap_const_lv2_0);
    tmp_30_fu_468_p1 <= std_logic_vector(resize(unsigned(p_addr1_cast_fu_464_p1),64));
    tmp_31_fu_482_p1 <= std_logic_vector(resize(unsigned(p_addr5_reg_595),64));
    tmp_3_trn_cast_fu_397_p1 <= std_logic_vector(resize(unsigned(k_reg_158),5));
    tmp_4_trn_cast_fu_455_p1 <= std_logic_vector(resize(unsigned(y_fu_450_p2),10));
    tmp_6_cast5_fu_299_p1 <= std_logic_vector(resize(unsigned(tmp_6_fu_293_p2),4));
    tmp_6_fu_293_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(tmp_22_fu_289_p1));
    tmp_8_trn_fu_473_p1 <= std_logic_vector(resize(unsigned(l_reg_169),32));
    tmp_9_trn_fu_269_p1 <= std_logic_vector(resize(unsigned(t_reg_123),32));
    tmp_cast3_fu_319_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_313_p2),4));
    tmp_cast_trn_cast_fu_237_p1 <= std_logic_vector(resize(unsigned(tmp),5));
    tmp_s_fu_313_p2 <= std_logic_vector(signed(ap_const_lv3_6) + signed(tmp_24_fu_309_p1));
    x_fu_358_p2 <= std_logic_vector(unsigned(k_cast_fu_342_p1) + unsigned(tmp_6_cast5_reg_536));
    y_fu_450_p2 <= std_logic_vector(unsigned(tmp_cast3_reg_544) + unsigned(l_cast_fu_434_p1));
end behav;
