
*** Running vivado
    with args -log gamecat.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gamecat.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source gamecat.tcl -notrace
Command: link_design -top gamecat -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.547 ; gain = 0.000 ; free physical = 1387 ; free virtual = 21198
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/constrs_1/new/arty_a7_35_gamecat.xdc]
Finished Parsing XDC File [/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.srcs/constrs_1/new/arty_a7_35_gamecat.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.445 ; gain = 0.000 ; free physical = 1298 ; free virtual = 21109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.445 ; gain = 56.027 ; free physical = 1298 ; free virtual = 21109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2577.477 ; gain = 64.031 ; free physical = 1289 ; free virtual = 21100

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bc59c903

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2634.289 ; gain = 56.812 ; free physical = 908 ; free virtual = 20720

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f6b29060

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f6b29060

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6b29060

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f6b29060

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f6b29060

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f6b29060

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
Ending Logic Optimization Task | Checksum: f6b29060

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f6b29060

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f6b29060

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
Ending Netlist Obfuscation Task | Checksum: f6b29060

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.258 ; gain = 0.000 ; free physical = 781 ; free virtual = 20592
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.258 ; gain = 298.812 ; free physical = 781 ; free virtual = 20592
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2852.277 ; gain = 0.000 ; free physical = 776 ; free virtual = 20589
INFO: [Common 17-1381] The checkpoint '/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gamecat_drc_opted.rpt -pb gamecat_drc_opted.pb -rpx gamecat_drc_opted.rpx
Command: report_drc -file gamecat_drc_opted.rpt -pb gamecat_drc_opted.pb -rpx gamecat_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 707 ; free virtual = 20518
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6103f5e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 707 ; free virtual = 20518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 707 ; free virtual = 20518

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6103f5e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 739 ; free virtual = 20550

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a4ae25e

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 755 ; free virtual = 20566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a4ae25e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 755 ; free virtual = 20566
Phase 1 Placer Initialization | Checksum: 12a4ae25e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 755 ; free virtual = 20566

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12a4ae25e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 755 ; free virtual = 20566

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12a4ae25e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 755 ; free virtual = 20566

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12a4ae25e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 755 ; free virtual = 20566

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 14d4bc4b3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 734 ; free virtual = 20546
Phase 2 Global Placement | Checksum: 14d4bc4b3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 734 ; free virtual = 20546

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d4bc4b3

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 735 ; free virtual = 20546

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce577b5d

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 735 ; free virtual = 20546

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15a6a4e74

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 735 ; free virtual = 20546

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15a6a4e74

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 737 ; free virtual = 20548

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20fe0f534

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 750 ; free virtual = 20561

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 750 ; free virtual = 20561

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 750 ; free virtual = 20561
Phase 3 Detail Placement | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 750 ; free virtual = 20561

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 750 ; free virtual = 20562

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562
Phase 4.3 Placer Reporting | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b34bc17d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562
Ending Placer Task | Checksum: dfe5ffe2

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 751 ; free virtual = 20562
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 763 ; free virtual = 20576
INFO: [Common 17-1381] The checkpoint '/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gamecat_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 742 ; free virtual = 20554
INFO: [runtcl-4] Executing : report_utilization -file gamecat_utilization_placed.rpt -pb gamecat_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gamecat_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 748 ; free virtual = 20560
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 745 ; free virtual = 20557
INFO: [Common 17-1381] The checkpoint '/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 73542c30 ConstDB: 0 ShapeSum: 6c91d3b2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9867d5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 657 ; free virtual = 20469
Post Restoration Checksum: NetGraph: d2badbb7 NumContArr: 26cba1a7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f9867d5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 625 ; free virtual = 20438

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f9867d5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 592 ; free virtual = 20404

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f9867d5e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 592 ; free virtual = 20404
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e6bac7c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 588 ; free virtual = 20400
Phase 2 Router Initialization | Checksum: e6bac7c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 588 ; free virtual = 20400

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0152276 %
  Global Horizontal Routing Utilization  = 0.00351379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 91
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 85
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 37


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e6bac7c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400
Phase 3 Initial Routing | Checksum: 130f60c8b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400
Phase 4 Rip-up And Reroute | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400
Phase 5 Delay and Skew Optimization | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400
Phase 6.1 Hold Fix Iter | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400
Phase 6 Post Hold Fix | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.131468 %
  Global Horizontal Routing Utilization  = 0.123113 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20400

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 46236b29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3029.305 ; gain = 0.000 ; free physical = 587 ; free virtual = 20399

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1049edfa2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3040.320 ; gain = 11.016 ; free physical = 586 ; free virtual = 20399

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1049edfa2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3040.320 ; gain = 11.016 ; free physical = 586 ; free virtual = 20399
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3040.320 ; gain = 11.016 ; free physical = 618 ; free virtual = 20430

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3040.320 ; gain = 11.016 ; free physical = 618 ; free virtual = 20430
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3040.320 ; gain = 0.000 ; free physical = 617 ; free virtual = 20430
INFO: [Common 17-1381] The checkpoint '/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gamecat_drc_routed.rpt -pb gamecat_drc_routed.pb -rpx gamecat_drc_routed.rpx
Command: report_drc -file gamecat_drc_routed.rpt -pb gamecat_drc_routed.pb -rpx gamecat_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gamecat_methodology_drc_routed.rpt -pb gamecat_methodology_drc_routed.pb -rpx gamecat_methodology_drc_routed.rpx
Command: report_methodology -file gamecat_methodology_drc_routed.rpt -pb gamecat_methodology_drc_routed.pb -rpx gamecat_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/gamecat_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gamecat_power_routed.rpt -pb gamecat_power_summary_routed.pb -rpx gamecat_power_routed.rpx
Command: report_power -file gamecat_power_routed.rpt -pb gamecat_power_summary_routed.pb -rpx gamecat_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gamecat_route_status.rpt -pb gamecat_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gamecat_timing_summary_routed.rpt -pb gamecat_timing_summary_routed.pb -rpx gamecat_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gamecat_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file gamecat_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gamecat_bus_skew_routed.rpt -pb gamecat_bus_skew_routed.pb -rpx gamecat_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force gamecat.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net address_active_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin address_active_reg[15]_i_2/O, cell address_active_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net override1 is a gated clock net sourced by a combinational pin address_full_reg[31]_i_1/O, cell address_full_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net override7_out is a gated clock net sourced by a combinational pin override_reg_i_3/O, cell override_reg_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net override_reg/G0 is a gated clock net sourced by a combinational pin override_reg/L3_2/O, cell override_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net read_state_reg_i_2_n_0 is a gated clock net sourced by a combinational pin read_state_reg_i_2/O, cell read_state_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net step_reg_i_2_n_0 is a gated clock net sourced by a combinational pin step_reg_i_2/O, cell step_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gamecat.bit...
Writing bitstream ./gamecat.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/andrew/Development/n64_gamecat/gamecat_fpga/gamecat_fpga.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun 26 18:22:30 2021. For additional details about this file, please refer to the WebTalk help file at /usr/local/tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3365.852 ; gain = 219.305 ; free physical = 588 ; free virtual = 20405
INFO: [Common 17-206] Exiting Vivado at Sat Jun 26 18:22:30 2021...
