Frontend:
  impl: SimpleO3
  memory_access_cycles_recorded_core_6: 281
  memory_access_cycles_recorded_core_7: 298
  cycles_recorded_core_7: 76351
  memory_access_cycles_recorded_core_5: 213
  cycles_recorded_core_6: 74671
  cycles_recorded_core_5: 69183
  cycles_recorded_core_0: 65983
  llc_write_misses: 0
  llc_eviction: 18
  memory_access_cycles_recorded_core_1: 293
  llc_mshr_unavailable: 0
  memory_access_cycles_recorded_core_4: 301
  llc_write_access: 0
  llc_read_misses: 30178
  cycles_recorded_core_1: 67055
  cycles_recorded_core_4: 72991
  llc_read_access: 30178
  memory_access_cycles_recorded_core_2: 385
  memory_access_cycles_recorded_core_0: 226
  cycles_recorded_core_2: 71215
  cycles_recorded_core_3: 67887
  num_expected_insts: 1000000
  memory_access_cycles_recorded_core_3: 267
  Translation:
    impl: RandomTranslation


MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 0
  memory_system_cycles: 4772
  total_num_read_requests: 24

  DRAM:
    impl: DDR5
    total_rfm_cycles_rank1: 0
    total_rfm_cycles_rank0: 0
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 94.3333359
    write_queue_len_avg_0: 0
    priority_queue_len_0: 0
    read_latency_0: 2264
    write_queue_len_0: 0
    read_queue_len_avg_0: 0.300293386
    read_queue_len_0: 1433
    queue_len_0: 1433
    read_row_conflicts_core_3: 0
    read_row_conflicts_core_0: 0
    read_row_hits_core_7: 0
    read_row_misses_core_1: 3
    read_row_conflicts_core_1: 0
    write_row_misses_0: 0
    row_hits_0: 0
    read_row_hits_core_4: 0
    read_row_conflicts_core_2: 0
    read_row_conflicts_core_7: 0
    read_row_conflicts_core_4: 0
    read_row_hits_core_5: 0
    row_conflicts_0: 0
    write_row_hits_0: 0
    read_row_hits_core_3: 0
    read_row_misses_core_3: 3
    read_row_hits_core_0: 0
    read_row_hits_0: 0
    read_row_hits_core_1: 0
    read_row_misses_0: 24
    queue_len_avg_0: 0.300293386
    write_row_conflicts_0: 0
    priority_queue_len_avg_0: 0
    read_row_conflicts_0: 0
    read_row_hits_core_2: 0
    read_row_misses_core_2: 3
    read_row_misses_core_4: 3
    num_other_reqs_0: 0
    read_row_misses_core_5: 3
    row_misses_0: 24
    read_row_conflicts_core_5: 0
    num_read_reqs_0: 24
    read_row_hits_core_6: 0
    read_row_misses_core_0: 3
    read_row_misses_core_6: 3
    read_row_conflicts_core_6: 0
    read_row_misses_core_7: 3
    num_write_reqs_0: 0
    Scheduler:
      impl: FRFCFS
    RefreshManager:
      impl: AllBank


    RowPolicy:
      impl: ClosedRowPolicy
      num_close_reqs: 0



