# simpleRISC
A 32-bit single core RISC processor based on the 'simpleRISC' ISA described by Professor Smuruti Ranjan Sarangi in his book titled 'Computer Organisation and Architecture'.

Few features about the ISA=>
  -->Provides 21 instructions.
  -->3 different instruction formats.
  -->R0-R15 (15 GPRs+1 register to contain the return address(r15)).

The simpleRISC.tcl is a TCL file used to re-create the Quartus project.
