{"vcs1":{"timestamp_begin":1680373288.948436999, "rt":1.00, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1680373289.978725719, "rt":1.50, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1680373291.502887305, "rt":0.58, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680373288.660578421}
{"VCS_COMP_START_TIME": 1680373288.660578421}
{"VCS_COMP_END_TIME": 1680373293.150844517}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339936}}
{"stitch_vcselab": {"peak_mem": 239012}}
