{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483017445580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483017445581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 21:17:25 2016 " "Processing started: Thu Dec 29 21:17:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483017445581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483017445581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov7670_lcd -c sdram_ov7670_vga " "Command: quartus_sta sdram_ov7670_lcd -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483017445581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1483017445639 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1483017445835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483017445891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483017445891 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1483017446235 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1483017446235 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1483017446235 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1483017446235 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1483017446235 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1483017446243 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1483017446243 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483017446244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 13 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 13 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483017446244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483017446244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483017446244 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483017446244 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483017446244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1483017446244 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1483017446245 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1483017446245 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1483017446337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1483017446339 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1483017446341 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1483017446350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1483017446372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1483017446372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.318 " "Worst-case setup slack is -4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318      -131.357 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.318      -131.357 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.963      -176.466 CMOS_PCLK  " "   -2.963      -176.466 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.137         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.137         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.969         0.000 CLOCK  " "   13.969         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017446374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.650 " "Worst-case hold slack is -0.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650        -5.169 CMOS_PCLK  " "   -0.650        -5.169 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.407         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.452         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 CLOCK  " "    0.485         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017446383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.115 " "Worst-case recovery slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115       -11.166 CMOS_PCLK  " "   -0.115       -11.166 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.119         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.119         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.084         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.084         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.366         0.000 CLOCK  " "   16.366         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017446389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.000 " "Worst-case removal slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 CMOS_PCLK  " "    0.000         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.869         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.869         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.320         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.320         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.600         0.000 CLOCK  " "    2.600         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017446395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -176.173 CMOS_PCLK  " "   -3.201      -176.173 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.697         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.697         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.603         0.000 CLOCK  " "    9.603         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   54.716         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017446398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017446398 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1483017446643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483017446668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483017447106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1483017447317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1483017447343 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1483017447343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.788 " "Worst-case setup slack is -3.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.788      -114.413 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.788      -114.413 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.717      -157.215 CMOS_PCLK  " "   -2.717      -157.215 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.359         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.359         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.365         0.000 CLOCK  " "   14.365         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017447350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.518 " "Worst-case hold slack is -0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -3.688 CMOS_PCLK  " "   -0.518        -3.688 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.392         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 CLOCK  " "    0.430         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017447363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.146 " "Worst-case recovery slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146       -14.151 CMOS_PCLK  " "   -0.146       -14.151 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.864         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.422         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.422         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.506         0.000 CLOCK  " "   16.506         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017447373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.076 " "Worst-case removal slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076         0.000 CMOS_PCLK  " "    0.076         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.111         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.327         0.000 CLOCK  " "    2.327         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017447383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -176.173 CMOS_PCLK  " "   -3.201      -176.173 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.676         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.676         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.521         0.000 CLOCK  " "    9.521         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.714         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   54.714         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017447391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017447391 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1483017447740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1483017447995 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1483017448001 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1483017448001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.469 " "Worst-case setup slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -44.679 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.469       -44.679 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663       -22.402 CMOS_PCLK  " "   -0.663       -22.402 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.317         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.317         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.471         0.000 CLOCK  " "   17.471         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017448014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.570 " "Worst-case hold slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570        -7.330 CMOS_PCLK  " "   -0.570        -7.330 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.141         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.185         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 CLOCK  " "    0.201         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017448035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.543 " "Worst-case recovery slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543         0.000 CMOS_PCLK  " "    0.543         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.343         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.343         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.824         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.824         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.342         0.000 CLOCK  " "   18.342         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017448054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.213 " "Worst-case removal slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213       -20.727 CMOS_PCLK  " "   -0.213       -20.727 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.802         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.015         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.015         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092         0.000 CLOCK  " "    1.092         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017448072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -149.383 CMOS_PCLK  " "   -3.000      -149.383 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.735         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.335         0.000 CLOCK  " "    9.335         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   54.737         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483017448085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483017448085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483017448992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483017448993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483017449232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 21:17:29 2016 " "Processing ended: Thu Dec 29 21:17:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483017449232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483017449232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483017449232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483017449232 ""}
