{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763760786134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763760786136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 14:33:06 2025 " "Processing started: Fri Nov 21 14:33:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763760786136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760786136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_hackathon -c reloj_hackathon " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_hackathon -c reloj_hackathon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760786136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763760786692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763760786692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794179 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_reloj.v(64) " "Verilog HDL Module Instantiation warning at top_reloj.v(64): ignored dangling comma in List of Port Connections" {  } { { "top_reloj.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1763760794184 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_reloj.v(215) " "Verilog HDL Module Instantiation warning at top_reloj.v(215): ignored dangling comma in List of Port Connections" {  } { { "top_reloj.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 215 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1763760794184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_reloj.v 1 1 " "Found 1 design units, including 1 entities, in source file top_reloj.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_reloj " "Found entity 1: top_reloj" {  } { { "top_reloj.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794192 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1763760794196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_00_59.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_00_59.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_00_59 " "Found entity 1: bcd_counter_00_59" {  } { { "bcd_counter_00_59.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_counter_00_59.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_00_23.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_00_23.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_00_23 " "Found entity 1: bcd_counter_00_23" {  } { { "bcd_counter_00_23.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_counter_00_23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_esp.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_esp.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_esp " "Found entity 1: decoder_esp" {  } { { "decoder_esp.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/decoder_esp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/cronometer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_00_99.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter_00_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter_00_99 " "Found entity 1: bcd_counter_00_99" {  } { { "bcd_counter_00_99.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_counter_00_99.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.v 1 1 " "Found 1 design units, including 1 entities, in source file temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_down_00_59.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_down_00_59.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_down_00_59 " "Found entity 1: bcd_down_00_59" {  } { { "bcd_down_00_59.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_down_00_59.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_down_00_99.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_down_00_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_down_00_99 " "Found entity 1: bcd_down_00_99" {  } { { "bcd_down_00_99.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_down_00_99.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760794241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_reloj " "Elaborating entity \"top_reloj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763760794287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:divider_1hz " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:divider_1hz\"" {  } { { "top_reloj.v" "divider_1hz" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:divider_3hz " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:divider_3hz\"" {  } { { "top_reloj.v" "divider_3hz" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:divider_1khz " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:divider_1khz\"" {  } { { "top_reloj.v" "divider_1khz" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:demux " "Elaborating entity \"demux\" for hierarchy \"demux:demux\"" {  } { { "top_reloj.v" "demux" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn_temp demux.v(12) " "Verilog HDL Always Construct warning at demux.v(12): inferring latch(es) for variable \"btn_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn_cron demux.v(12) " "Verilog HDL Always Construct warning at demux.v(12): inferring latch(es) for variable \"btn_cron\", which holds its previous value in one or more paths through the always construct" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn_alarm demux.v(12) " "Verilog HDL Always Construct warning at demux.v(12): inferring latch(es) for variable \"btn_alarm\", which holds its previous value in one or more paths through the always construct" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn_clock demux.v(12) " "Verilog HDL Always Construct warning at demux.v(12): inferring latch(es) for variable \"btn_clock\", which holds its previous value in one or more paths through the always construct" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_clock\[0\] demux.v(12) " "Inferred latch for \"btn_clock\[0\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_clock\[1\] demux.v(12) " "Inferred latch for \"btn_clock\[1\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_clock\[2\] demux.v(12) " "Inferred latch for \"btn_clock\[2\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_alarm\[0\] demux.v(12) " "Inferred latch for \"btn_alarm\[0\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_alarm\[1\] demux.v(12) " "Inferred latch for \"btn_alarm\[1\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794342 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_alarm\[2\] demux.v(12) " "Inferred latch for \"btn_alarm\[2\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_cron\[0\] demux.v(12) " "Inferred latch for \"btn_cron\[0\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_cron\[1\] demux.v(12) " "Inferred latch for \"btn_cron\[1\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_cron\[2\] demux.v(12) " "Inferred latch for \"btn_cron\[2\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_temp\[0\] demux.v(12) " "Inferred latch for \"btn_temp\[0\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_temp\[1\] demux.v(12) " "Inferred latch for \"btn_temp\[1\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_temp\[2\] demux.v(12) " "Inferred latch for \"btn_temp\[2\]\" at demux.v(12)" {  } { { "demux.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/demux.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760794343 "|top_reloj|demux:demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm\"" {  } { { "top_reloj.v" "fsm" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock " "Elaborating entity \"clock\" for hierarchy \"clock:clock\"" {  } { { "top_reloj.v" "clock" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794355 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clock.v(87) " "Verilog HDL Case Statement information at clock.v(87): all case item expressions in this case statement are onehot" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763760794356 "|top_reloj|clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(226) " "Verilog HDL assignment warning at clock.v(226): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763760794357 "|top_reloj|clock:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock.v(227) " "Verilog HDL assignment warning at clock.v(227): truncated value with size 32 to match size of target (4)" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763760794357 "|top_reloj|clock:clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour12 clock.v(207) " "Verilog HDL Always Construct warning at clock.v(207): inferring latch(es) for variable \"hour12\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 207 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1763760794357 "|top_reloj|clock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter_00_59 clock:clock\|bcd_counter_00_59:u_sec " "Elaborating entity \"bcd_counter_00_59\" for hierarchy \"clock:clock\|bcd_counter_00_59:u_sec\"" {  } { { "clock.v" "u_sec" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter_00_23 clock:clock\|bcd_counter_00_23:u_hour " "Elaborating entity \"bcd_counter_00_23\" for hierarchy \"clock:clock\|bcd_counter_00_23:u_hour\"" {  } { { "clock.v" "u_hour" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter_00_23.v(13) " "Verilog HDL assignment warning at bcd_counter_00_23.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counter_00_23.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_counter_00_23.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763760794372 "|top_reloj|clock:clock|bcd_counter_00_23:u_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter_00_23.v(14) " "Verilog HDL assignment warning at bcd_counter_00_23.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counter_00_23.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/bcd_counter_00_23.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763760794372 "|top_reloj|clock:clock|bcd_counter_00_23:u_hour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm\"" {  } { { "top_reloj.v" "alarm" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst alarm.v(25) " "Verilog HDL or VHDL warning at alarm.v(25): object \"rst\" assigned a value but never read" {  } { { "alarm.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/alarm.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763760794381 "|top_reloj|alarm:alarm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alarm.v(98) " "Verilog HDL Case Statement information at alarm.v(98): all case item expressions in this case statement are onehot" {  } { { "alarm.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/alarm.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1763760794382 "|top_reloj|alarm:alarm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometer cronometer:cronometer " "Elaborating entity \"cronometer\" for hierarchy \"cronometer:cronometer\"" {  } { { "top_reloj.v" "cronometer" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter_00_99 cronometer:cronometer\|bcd_counter_00_99:u_ms " "Elaborating entity \"bcd_counter_00_99\" for hierarchy \"cronometer:cronometer\|bcd_counter_00_99:u_ms\"" {  } { { "cronometer.v" "u_ms" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/cronometer.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp temp:temp " "Elaborating entity \"temp\" for hierarchy \"temp:temp\"" {  } { { "top_reloj.v" "temp" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_down_00_99 temp:temp\|bcd_down_00_99:u_cs " "Elaborating entity \"bcd_down_00_99\" for hierarchy \"temp:temp\|bcd_down_00_99:u_cs\"" {  } { { "temp.v" "u_cs" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/temp.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_down_00_59 temp:temp\|bcd_down_00_59:u_sec " "Elaborating entity \"bcd_down_00_59\" for hierarchy \"temp:temp\|bcd_down_00_59:u_sec\"" {  } { { "temp.v" "u_sec" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/temp.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buzzer_alarma " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buzzer_alarma\"" {  } { { "top_reloj.v" "buzzer_alarma" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_esp decoder_esp:decorder_esp " "Elaborating entity \"decoder_esp\" for hierarchy \"decoder_esp:decorder_esp\"" {  } { { "top_reloj.v" "decorder_esp" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:display_2_clock " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:display_2_clock\"" {  } { { "top_reloj.v" "display_2_clock" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_disp_0 " "Elaborating entity \"mux\" for hierarchy \"mux:mux_disp_0\"" {  } { { "top_reloj.v" "mux_disp_0" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760794462 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:clock\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:clock\|Mod0\"" {  } { { "clock.v" "Mod0" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763760795245 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock:clock\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock:clock\|Div0\"" {  } { { "clock.v" "Div0" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 226 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1763760795245 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1763760795245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clock\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clock:clock\|lpm_divide:Mod0\"" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 227 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760795670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clock\|lpm_divide:Mod0 " "Instantiated megafunction \"clock:clock\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760795670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760795670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760795670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760795670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760795670 ""}  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 227 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763760795670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/lpm_divide_soo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760795993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760795993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clock\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"clock:clock\|lpm_divide:Div0\"" {  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 226 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760796022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clock\|lpm_divide:Div0 " "Instantiated megafunction \"clock:clock\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760796022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760796022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760796022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760796022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763760796022 ""}  } { { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 226 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763760796022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/db/lpm_divide_p0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763760796064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760796064 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763760796312 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "18 " "Ignored 18 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "18 " "Ignored 18 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1763760796326 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1763760796326 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alarm.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/alarm.v" 59 -1 0 } } { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 108 -1 0 } } { "clock.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/clock.v" 65 -1 0 } } { "alarm.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/alarm.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1763760796334 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1763760796334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp_0\[4\] GND " "Pin \"disp_0\[4\]\" is stuck at GND" {  } { { "top_reloj.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763760796732 "|top_reloj|disp_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_1\[4\] GND " "Pin \"disp_1\[4\]\" is stuck at GND" {  } { { "top_reloj.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763760796732 "|top_reloj|disp_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_1\[5\] GND " "Pin \"disp_1\[5\]\" is stuck at GND" {  } { { "top_reloj.v" "" { Text "C:/DOCUMENTOS/2.-Escuela/5. TEC/FPGA/7. PROYECTOS EXTRAS/Verilog_clock/Reloj_quartus/top_reloj.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763760796732 "|top_reloj|disp_1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763760796732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763760796812 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763760797386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763760797713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763760797713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1581 " "Implemented 1581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763760797932 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763760797932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1517 " "Implemented 1517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763760797932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763760797932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763760797950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 14:33:17 2025 " "Processing ended: Fri Nov 21 14:33:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763760797950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763760797950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763760797950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763760797950 ""}
