INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_Nbit_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_Nbit_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_100M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux81
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_8_drv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MIPS
WARNING: [VRFC 10-3248] data object 'MEM_Beq' is already declared [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:230]
WARNING: [VRFC 10-3703] second declaration of 'MEM_Beq' ignored [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:230]
