0.6
2018.2
Jun 14 2018
20:41:02
D:/fpga/25_uart_send_pic_to_hdmi/project/project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/fifo_w256to32/sim/fifo_w256to32.v,1534150018,verilog,,D:/fpga/25_uart_send_pic_to_hdmi/src/transfer/fifo256to8.v,,fifo_w256to32,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/fifo_w32to8/sim/fifo_w32to8.v,1534150046,verilog,,D:/fpga/25_uart_send_pic_to_hdmi/project/project.srcs/sources_1/ip/fifo_w256to32/sim/fifo_w256to32.v,,fifo_w32to8,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi/sim/tb_fifo_256_8.v,1534152058,verilog,,,,tb_fifo256_8,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi/sim/tb_reg256to8.v,1534153478,verilog,,,,tb_reg256to8,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi/src/transfer/fifo256to8.v,1534149976,verilog,,D:/fpga/25_uart_send_pic_to_hdmi/sim/tb_fifo_256_8.v,,fifo256to8,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/25_uart_send_pic_to_hdmi/src/transfer/reg256to8.v,1534153264,verilog,,D:/fpga/25_uart_send_pic_to_hdmi/sim/tb_reg256to8.v,,reg256to8,,,../../../../project.srcs/sources_1/ip/clk_wiz_0,,,,,
