To implement 2x1 MUX using tristate buffer logic in Verilog.
