Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Aug 23 00:34:12 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SpaceWire_light_AXI_timing_summary_routed.rpt -pb SpaceWire_light_AXI_timing_summary_routed.pb -rpx SpaceWire_light_AXI_timing_summary_routed.rpx -warn_on_violation
| Design       : SpaceWire_light_AXI
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
LUTAR-1    Warning           LUT drives async reset alert                 1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9856)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29068)
5. checking no_input_delay (21)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9856)
---------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: SPW_Din (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: SPW_Sin (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: SPW_TX_clk (HIGH)

 There are 9660 register/latch pins with no clock driven by root clock pin: SPW_main_clk (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: axi_register_aclk (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: axi_streamin_aclk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: axi_streamout_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29068)
----------------------------------------------------
 There are 29068 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                29083          inf        0.000                      0                29083           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         29083 Endpoints
Min Delay         29083 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[807][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.175ns  (logic 0.642ns (1.775%)  route 35.533ns (98.225%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       35.000    36.175    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X67Y52         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[807][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[807][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.175ns  (logic 0.642ns (1.775%)  route 35.533ns (98.225%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       35.000    36.175    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X67Y52         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[807][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[815][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.175ns  (logic 0.642ns (1.775%)  route 35.533ns (98.225%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       35.000    36.175    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X66Y52         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[815][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[802][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 0.642ns (1.782%)  route 35.387ns (98.218%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.854    36.029    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X66Y51         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[802][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[802][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 0.642ns (1.782%)  route 35.387ns (98.218%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.854    36.029    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X66Y51         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[802][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[802][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 0.642ns (1.782%)  route 35.387ns (98.218%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.854    36.029    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X66Y51         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[802][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[804][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 0.642ns (1.782%)  route 35.387ns (98.218%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.854    36.029    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X67Y51         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[804][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[804][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 0.642ns (1.782%)  route 35.387ns (98.218%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.854    36.029    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X67Y51         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[804][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[804][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.029ns  (logic 0.642ns (1.782%)  route 35.387ns (98.218%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.854    36.029    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X67Y51         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[804][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[810][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.864ns  (logic 0.642ns (1.790%)  route 35.222ns (98.210%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE                         0.000     0.000 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/C
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  SPW_IF/SYSRSTLOGIC/reset_reg_reg[0]/Q
                         net (fo=2, routed)           0.533     1.051    SPW_IF/SYSRSTLOGIC/sys_rst_n
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  SPW_IF/SYSRSTLOGIC/s_mem[0][8]_i_2/O
                         net (fo=9474, routed)       34.688    35.864    SPW_IF/TXMEM/s_mem_reg[0][8]_0
    SLICE_X66Y54         FDCE                                         f  SPW_IF/TXMEM/s_mem_reg[810][5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.197    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_n_0
    SLICE_X9Y40          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.197    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_n_0
    SLICE_X9Y40          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.197    SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg_n_0
    SLICE_X9Y40          FDCE                                         r  SPW_IF/RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__13/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[1008][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.133ns (51.384%)  route 0.126ns (48.616%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y29         FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__13/C
    SLICE_X71Y29         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[7]_rep__13/Q
                         net (fo=64, routed)          0.126     0.259    SPW_IF/TXMEM/s_mem_reg[963][8]_0[7]
    SLICE_X70Y29         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[1008][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/RECV_INST/res_seq_reg[bitshift][6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPW_IF/RECV_INST/res_seq_reg[bitshift][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.431%)  route 0.131ns (50.569%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDPE                         0.000     0.000 r  SPW_IF/RECV_INST/res_seq_reg[bitshift][6]/C
    SLICE_X13Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  SPW_IF/RECV_INST/res_seq_reg[bitshift][6]/Q
                         net (fo=7, routed)           0.131     0.259    SPW_IF/RECV_INST/p_0_in[0]
    SLICE_X12Y47         FDPE                                         r  SPW_IF/RECV_INST/res_seq_reg[bitshift][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__8/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPW_IF/TXMEM/s_mem_reg[669][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.133ns (51.244%)  route 0.127ns (48.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE                         0.000     0.000 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__8/C
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  SpaceWire_light_AXI_slave_stream_v0_2_AXI_StreamIn_inst/SPW_TXFIFO_reg[5]_rep__8/Q
                         net (fo=64, routed)          0.127     0.260    SPW_IF/TXMEM/s_mem_reg[643][8]_0[5]
    SLICE_X19Y33         FDCE                                         r  SPW_IF/TXMEM/s_mem_reg[669][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.651%)  route 0.122ns (46.349%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE                         0.000     0.000 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/Q
                         net (fo=15, routed)          0.122     0.263    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]__0
    SLICE_X15Y43         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.651%)  route 0.122ns (46.349%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE                         0.000     0.000 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/Q
                         net (fo=15, routed)          0.122     0.263    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]__0
    SLICE_X15Y43         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][char][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.651%)  route 0.122ns (46.349%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE                         0.000     0.000 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/Q
                         net (fo=15, routed)          0.122     0.263    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]__0
    SLICE_X15Y43         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fct]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.651%)  route 0.122ns (46.349%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE                         0.000     0.000 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/C
    SLICE_X13Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]/Q
                         net (fo=15, routed)          0.122     0.263    SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_update]__0
    SLICE_X15Y43         FDCE                                         r  SPW_IF/XMIT_FAST_INST/restx_seq_reg[b_token][fctpiggy]/CE
  -------------------------------------------------------------------    -------------------





