// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingConvolution_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state7 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [23:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg[23:0] out_V_V_din;
reg out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_reg_891;
reg   [0:0] tmp_s_reg_900;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond_reg_941;
reg    out_V_V_blk_n;
reg   [0:0] tmp_s_reg_900_pp0_iter1_reg;
reg   [0:0] tmp_184_reg_904;
reg   [0:0] tmp_184_reg_904_pp0_iter1_reg;
reg    ap_enable_reg_pp0_iter2;
reg   [13:0] i_reg_395;
wire   [31:0] grp_fu_440_p2;
reg   [31:0] reg_466;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op169_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_predicate_op229_write_state6;
reg    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_540_p2;
wire   [0:0] tmp_s_fu_552_p2;
wire   [0:0] or_cond_fu_680_p2;
reg   [31:0] reg_470;
reg    ap_predicate_op111_read_state3;
reg    ap_predicate_op129_read_state3;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_predicate_op207_write_state5;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [23:0] reg_474;
wire   [31:0] grp_fu_455_p2;
reg   [31:0] reg_486;
wire   [0:0] grp_fu_490_p2;
wire   [13:0] i_s_fu_546_p2;
reg   [13:0] i_s_reg_895;
wire   [0:0] tmp_184_fu_561_p2;
wire   [1:0] tmp_1373_fu_576_p1;
reg   [1:0] tmp_1373_reg_908;
wire   [31:0] current_line_in_bloc_fu_586_p2;
reg   [31:0] current_line_in_bloc_reg_913;
wire   [0:0] tmp_189_fu_598_p2;
reg   [0:0] tmp_189_reg_918;
wire   [0:0] tmp_191_fu_609_p2;
reg   [0:0] tmp_191_reg_922;
wire   [0:0] tmp_193_fu_629_p2;
reg   [0:0] tmp_193_reg_926;
wire   [31:0] ofm_y_4_fu_643_p2;
reg   [31:0] ofm_y_4_reg_930;
wire   [0:0] tmp_194_fu_649_p2;
reg   [0:0] tmp_194_reg_935;
reg   [0:0] or_cond_reg_941_pp0_iter1_reg;
wire   [31:0] counter_internal_blo_8_fu_689_p2;
reg   [31:0] counter_internal_blo_8_reg_945;
wire   [63:0] tmp_188_fu_695_p1;
reg   [63:0] tmp_188_reg_951;
reg   [0:0] tmp_199_reg_979;
reg   [0:0] tmp_190_reg_983;
wire   [1:0] tmp_187_fu_763_p2;
reg   [1:0] tmp_187_reg_987;
wire   [23:0] inputBuf_0_0_V_q0;
reg   [23:0] inputBuf_0_0_V_loa_reg_993;
wire   [23:0] inputBuf_1_0_V_q0;
reg   [23:0] inputBuf_1_0_V_loa_reg_998;
wire   [23:0] inputBuf_2_0_V_q0;
reg   [23:0] inputBuf_2_0_V_loa_reg_1003;
wire   [23:0] inputBuf_3_0_V_q0;
reg   [23:0] inputBuf_3_0_V_loa_reg_1008;
wire   [1:0] tmp_1376_fu_783_p1;
reg   [1:0] tmp_1376_reg_1033;
reg   [4:0] inputBuf_0_1_V_add_8_reg_1037;
reg   [4:0] inputBuf_1_1_V_add_8_reg_1042;
reg   [4:0] inputBuf_2_1_V_add_8_reg_1047;
reg   [4:0] inputBuf_3_1_V_add_8_reg_1052;
wire   [1:0] tmp_1372_fu_799_p1;
reg   [1:0] tmp_1372_reg_1057;
reg   [4:0] inputBuf_0_1_V_add_reg_1061;
reg   [4:0] inputBuf_1_1_V_add_reg_1066;
reg   [4:0] inputBuf_2_1_V_add_reg_1071;
reg   [4:0] inputBuf_3_1_V_add_reg_1076;
wire   [23:0] inputBuf_0_1_V_q0;
reg   [23:0] inputBuf_0_1_V_loa_reg_1081;
wire   [23:0] inputBuf_1_1_V_q0;
reg   [23:0] inputBuf_1_1_V_loa_reg_1086;
wire   [23:0] inputBuf_2_1_V_q0;
reg   [23:0] inputBuf_2_1_V_loa_reg_1091;
wire   [23:0] inputBuf_3_1_V_q0;
reg   [23:0] inputBuf_3_1_V_loa_reg_1096;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
wire   [4:0] inputBuf_0_0_V_address0;
reg    inputBuf_0_0_V_ce0;
reg   [4:0] inputBuf_0_0_V_address1;
reg    inputBuf_0_0_V_ce1;
reg    inputBuf_0_0_V_we1;
wire   [4:0] inputBuf_0_1_V_address0;
reg    inputBuf_0_1_V_ce0;
reg   [4:0] inputBuf_0_1_V_address1;
reg    inputBuf_0_1_V_ce1;
reg    inputBuf_0_1_V_we1;
wire   [4:0] inputBuf_1_0_V_address0;
reg    inputBuf_1_0_V_ce0;
reg   [4:0] inputBuf_1_0_V_address1;
reg    inputBuf_1_0_V_ce1;
reg    inputBuf_1_0_V_we1;
wire   [4:0] inputBuf_1_1_V_address0;
reg    inputBuf_1_1_V_ce0;
reg   [4:0] inputBuf_1_1_V_address1;
reg    inputBuf_1_1_V_ce1;
reg    inputBuf_1_1_V_we1;
wire   [4:0] inputBuf_2_0_V_address0;
reg    inputBuf_2_0_V_ce0;
reg   [4:0] inputBuf_2_0_V_address1;
reg    inputBuf_2_0_V_ce1;
reg    inputBuf_2_0_V_we1;
wire   [4:0] inputBuf_2_1_V_address0;
reg    inputBuf_2_1_V_ce0;
reg   [4:0] inputBuf_2_1_V_address1;
reg    inputBuf_2_1_V_ce1;
reg    inputBuf_2_1_V_we1;
wire   [4:0] inputBuf_3_0_V_address0;
reg    inputBuf_3_0_V_ce0;
reg   [4:0] inputBuf_3_0_V_address1;
reg    inputBuf_3_0_V_ce1;
reg    inputBuf_3_0_V_we1;
wire   [4:0] inputBuf_3_1_V_address0;
reg    inputBuf_3_1_V_ce0;
reg   [4:0] inputBuf_3_1_V_address1;
reg    inputBuf_3_1_V_ce1;
reg    inputBuf_3_1_V_we1;
reg   [13:0] ap_phi_mux_i_phi_fu_399_p4;
wire   [63:0] tmp_196_fu_771_p1;
wire   [63:0] tmp_183_fu_787_p1;
wire   [23:0] tmp_V_40_fu_803_p6;
reg    ap_block_pp0_stage1_01001;
wire   [23:0] tmp_V_41_fu_813_p6;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] ofm_y_1_fu_82;
wire   [31:0] p_ofm_y_4_fu_709_p3;
reg   [31:0] ofm_x_1_fu_86;
wire   [31:0] ofm_x_4_fu_623_p2;
reg   [31:0] k_y_1_fu_90;
wire   [31:0] k_y_6_fu_580_p2;
reg   [31:0] inp_1_fu_94;
wire   [31:0] p_inp_1_fu_702_p3;
wire   [31:0] inp_3_fu_742_p2;
reg   [31:0] k_x_1_fu_98;
wire   [31:0] k_x_6_fu_592_p2;
reg   [31:0] read_block_1_fu_102;
wire   [31:0] grp_fu_449_p2;
reg   [31:0] current_block_write_1_fu_106;
wire   [31:0] grp_fu_507_p3;
reg   [31:0] current_line_1_fu_110;
reg   [31:0] counter_internal_blo_fu_114;
wire   [31:0] p_s_fu_730_p3;
wire   [0:0] grp_fu_501_p2;
wire   [26:0] tmp_1375_fu_664_p4;
wire   [0:0] tmp_195_fu_658_p2;
wire   [0:0] icmp_fu_674_p2;
wire   [0:0] tmp_202_fu_725_p2;
wire   [1:0] tmp_1374_fu_753_p1;
wire   [1:0] tmp1_fu_757_p2;
wire    ap_CS_fsm_state7;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op97_load_state3;
reg    ap_enable_operation_97;
reg    ap_enable_state3_pp0_iter0_stage1;
reg    ap_predicate_op148_load_state4;
reg    ap_enable_operation_148;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op177_store_state4;
reg    ap_enable_operation_177;
reg    ap_predicate_op200_store_state4;
reg    ap_enable_operation_200;
reg    ap_predicate_op99_load_state3;
reg    ap_enable_operation_99;
reg    ap_predicate_op149_load_state4;
reg    ap_enable_operation_149;
reg    ap_predicate_op176_store_state4;
reg    ap_enable_operation_176;
reg    ap_predicate_op199_store_state4;
reg    ap_enable_operation_199;
reg    ap_predicate_op101_load_state3;
reg    ap_enable_operation_101;
reg    ap_predicate_op150_load_state4;
reg    ap_enable_operation_150;
reg    ap_predicate_op175_store_state4;
reg    ap_enable_operation_175;
reg    ap_predicate_op198_store_state4;
reg    ap_enable_operation_198;
reg    ap_predicate_op103_load_state3;
reg    ap_enable_operation_103;
reg    ap_predicate_op151_load_state4;
reg    ap_enable_operation_151;
reg    ap_predicate_op178_store_state4;
reg    ap_enable_operation_178;
reg    ap_predicate_op201_store_state4;
reg    ap_enable_operation_201;
reg    ap_predicate_op153_load_state4;
reg    ap_enable_operation_153;
reg    ap_predicate_op208_load_state5;
reg    ap_enable_operation_208;
reg    ap_enable_state5_pp0_iter1_stage1;
reg    ap_predicate_op216_store_state5;
reg    ap_enable_operation_216;
reg    ap_predicate_op224_store_state5;
reg    ap_enable_operation_224;
reg    ap_predicate_op155_load_state4;
reg    ap_enable_operation_155;
reg    ap_predicate_op209_load_state5;
reg    ap_enable_operation_209;
reg    ap_predicate_op214_store_state5;
reg    ap_enable_operation_214;
reg    ap_predicate_op222_store_state5;
reg    ap_enable_operation_222;
reg    ap_predicate_op157_load_state4;
reg    ap_enable_operation_157;
reg    ap_predicate_op210_load_state5;
reg    ap_enable_operation_210;
reg    ap_predicate_op212_store_state5;
reg    ap_enable_operation_212;
reg    ap_predicate_op220_store_state5;
reg    ap_enable_operation_220;
reg    ap_predicate_op159_load_state4;
reg    ap_enable_operation_159;
reg    ap_predicate_op211_load_state5;
reg    ap_enable_operation_211;
reg    ap_predicate_op218_store_state5;
reg    ap_enable_operation_218;
reg    ap_predicate_op226_store_state5;
reg    ap_enable_operation_226;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_536;
reg    ap_condition_67;
reg    ap_condition_581;
reg    ap_condition_82;
reg    ap_condition_547;
reg    ap_condition_592;
reg    ap_condition_558;
reg    ap_condition_602;
reg    ap_condition_569;
reg    ap_condition_612;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_0_V_address0),
    .ce0(inputBuf_0_0_V_ce0),
    .q0(inputBuf_0_0_V_q0),
    .address1(inputBuf_0_0_V_address1),
    .ce1(inputBuf_0_0_V_ce1),
    .we1(inputBuf_0_0_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_1_V_address0),
    .ce0(inputBuf_0_1_V_ce0),
    .q0(inputBuf_0_1_V_q0),
    .address1(inputBuf_0_1_V_address1),
    .ce1(inputBuf_0_1_V_ce1),
    .we1(inputBuf_0_1_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_0_V_address0),
    .ce0(inputBuf_1_0_V_ce0),
    .q0(inputBuf_1_0_V_q0),
    .address1(inputBuf_1_0_V_address1),
    .ce1(inputBuf_1_0_V_ce1),
    .we1(inputBuf_1_0_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_1_V_address0),
    .ce0(inputBuf_1_1_V_ce0),
    .q0(inputBuf_1_1_V_q0),
    .address1(inputBuf_1_1_V_address1),
    .ce1(inputBuf_1_1_V_ce1),
    .we1(inputBuf_1_1_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_0_V_address0),
    .ce0(inputBuf_2_0_V_ce0),
    .q0(inputBuf_2_0_V_q0),
    .address1(inputBuf_2_0_V_address1),
    .ce1(inputBuf_2_0_V_ce1),
    .we1(inputBuf_2_0_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_1_V_address0),
    .ce0(inputBuf_2_1_V_ce0),
    .q0(inputBuf_2_1_V_q0),
    .address1(inputBuf_2_1_V_address1),
    .ce1(inputBuf_2_1_V_ce1),
    .we1(inputBuf_2_1_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_3_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_0_V_address0),
    .ce0(inputBuf_3_0_V_ce0),
    .q0(inputBuf_3_0_V_q0),
    .address1(inputBuf_3_0_V_address1),
    .ce1(inputBuf_3_0_V_ce1),
    .we1(inputBuf_3_0_V_we1),
    .d1(reg_474)
);

StreamingConvolution_2_inputBuf_0_0_V #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
inputBuf_3_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_1_V_address0),
    .ce0(inputBuf_3_1_V_ce0),
    .q0(inputBuf_3_1_V_q0),
    .address1(inputBuf_3_1_V_address1),
    .ce1(inputBuf_3_1_V_ce1),
    .we1(inputBuf_3_1_V_we1),
    .d1(reg_474)
);

BlackBoxJam_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
BlackBoxJam_mux_42_24_1_1_U13(
    .din0(inputBuf_0_0_V_loa_reg_993),
    .din1(inputBuf_1_0_V_loa_reg_998),
    .din2(inputBuf_2_0_V_loa_reg_1003),
    .din3(inputBuf_3_0_V_loa_reg_1008),
    .din4(tmp_187_reg_987),
    .dout(tmp_V_40_fu_803_p6)
);

BlackBoxJam_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
BlackBoxJam_mux_42_24_1_1_U14(
    .din0(inputBuf_0_1_V_loa_reg_1081),
    .din1(inputBuf_1_1_V_loa_reg_1086),
    .din2(inputBuf_2_1_V_loa_reg_1091),
    .din3(inputBuf_3_1_V_loa_reg_1096),
    .din4(tmp_187_reg_987),
    .dout(tmp_V_41_fu_813_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        counter_internal_blo_fu_114 <= p_s_fu_730_p3;
    end else if ((((grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_114 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_199_reg_979 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_190_reg_983 == 1'd1) & (tmp_s_reg_900 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        current_block_write_1_fu_106 <= grp_fu_507_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_1_fu_106 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (grp_fu_490_p2 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900 == 1'd1) & (grp_fu_490_p2 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        current_line_1_fu_110 <= reg_466;
    end else if ((((or_cond_reg_941 == 1'd1) & (grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_1_fu_110 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_395 <= 14'd0;
    end else if (((tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_395 <= i_s_reg_895;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inp_1_fu_94 <= inp_3_fu_742_p2;
    end else if (((tmp_184_reg_904 == 1'd1) & (tmp_193_reg_926 == 1'd1) & (tmp_191_reg_922 == 1'd1) & (tmp_189_reg_918 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inp_1_fu_94 <= p_inp_1_fu_702_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_1_fu_94 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_fu_561_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd0) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_x_1_fu_98 <= k_x_6_fu_592_p2;
    end else if ((((tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_191_fu_609_p2 == 1'd0) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_193_fu_629_p2 == 1'd0) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_193_fu_629_p2 == 1'd1) & (tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_1_fu_98 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_191_fu_609_p2 == 1'd0) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_y_1_fu_90 <= k_y_6_fu_580_p2;
    end else if ((((tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_1_fu_90 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_193_fu_629_p2 == 1'd0) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_x_1_fu_86 <= ofm_x_4_fu_623_p2;
    end else if ((((tmp_193_fu_629_p2 == 1'd1) & (tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_1_fu_86 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_reg_904 == 1'd1) & (tmp_193_reg_926 == 1'd1) & (tmp_191_reg_922 == 1'd1) & (tmp_189_reg_918 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ofm_y_1_fu_82 <= p_ofm_y_4_fu_709_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_fu_82 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_941 == 1'd1) & (grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        read_block_1_fu_102 <= grp_fu_449_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_1_fu_102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        counter_internal_blo_8_reg_945 <= counter_internal_blo_8_fu_689_p2;
        or_cond_reg_941 <= or_cond_fu_680_p2;
        tmp_184_reg_904 <= tmp_184_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_in_bloc_reg_913 <= current_line_in_bloc_fu_586_p2;
        tmp_1373_reg_908 <= tmp_1373_fu_576_p1;
        tmp_189_reg_918 <= tmp_189_fu_598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_s_reg_895 <= i_s_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_0_V_loa_reg_993 <= inputBuf_0_0_V_q0;
        inputBuf_1_0_V_loa_reg_998 <= inputBuf_1_0_V_q0;
        inputBuf_2_0_V_loa_reg_1003 <= inputBuf_2_0_V_q0;
        inputBuf_3_0_V_loa_reg_1008 <= inputBuf_3_0_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_add_8_reg_1037 <= tmp_196_fu_771_p1;
        inputBuf_1_1_V_add_8_reg_1042 <= tmp_196_fu_771_p1;
        inputBuf_2_1_V_add_8_reg_1047 <= tmp_196_fu_771_p1;
        inputBuf_3_1_V_add_8_reg_1052 <= tmp_196_fu_771_p1;
        tmp_1376_reg_1033 <= tmp_1376_fu_783_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_900 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_add_reg_1061 <= tmp_183_fu_787_p1;
        inputBuf_1_1_V_add_reg_1066 <= tmp_183_fu_787_p1;
        inputBuf_2_1_V_add_reg_1071 <= tmp_183_fu_787_p1;
        inputBuf_3_1_V_add_reg_1076 <= tmp_183_fu_787_p1;
        tmp_1372_reg_1057 <= tmp_1372_fu_799_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_0_1_V_loa_reg_1081 <= inputBuf_0_1_V_q0;
        inputBuf_1_1_V_loa_reg_1086 <= inputBuf_1_1_V_q0;
        inputBuf_2_1_V_loa_reg_1091 <= inputBuf_2_1_V_q0;
        inputBuf_3_1_V_loa_reg_1096 <= inputBuf_3_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_193_fu_629_p2 == 1'd1) & (tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_y_4_reg_930 <= ofm_y_4_fu_643_p2;
        tmp_194_reg_935 <= tmp_194_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_reg_941_pp0_iter1_reg <= or_cond_reg_941;
        tmp_184_reg_904_pp0_iter1_reg <= tmp_184_reg_904;
        tmp_reg_891 <= tmp_fu_540_p2;
        tmp_s_reg_900_pp0_iter1_reg <= tmp_s_reg_900;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_fu_552_p2 == 1'd1) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond_fu_680_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_466 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_470 <= current_line_1_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op169_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op129_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op111_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_474 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond_reg_941 == 1'd1) & (grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((grp_fu_490_p2 == 1'd1) & (tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_486 <= grp_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_187_reg_987 <= tmp_187_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_188_reg_951[31 : 0] <= tmp_188_fu_695_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_190_reg_983 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_191_reg_922 <= tmp_191_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_191_fu_609_p2 == 1'd1) & (tmp_189_fu_598_p2 == 1'd1) & (tmp_184_fu_561_p2 == 1'd1) & (tmp_s_fu_552_p2 == 1'd0) & (tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_193_reg_926 <= tmp_193_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_199_reg_979 <= grp_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_540_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_s_reg_900 <= tmp_s_fu_552_p2;
    end
end

always @ (*) begin
    if ((tmp_fu_540_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_891 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_399_p4 = i_s_reg_895;
    end else begin
        ap_phi_mux_i_phi_fu_399_p4 = i_reg_395;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (tmp_s_reg_900 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op169_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op129_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_predicate_op111_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_67)) begin
        if (((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd0))) begin
            inputBuf_0_0_V_address1 = tmp_183_fu_787_p1;
        end else if ((1'b1 == ap_condition_536)) begin
            inputBuf_0_0_V_address1 = tmp_196_fu_771_p1;
        end else begin
            inputBuf_0_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_0_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_82)) begin
        if (((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd0))) begin
            inputBuf_0_1_V_address1 = inputBuf_0_1_V_add_reg_1061;
        end else if ((1'b1 == ap_condition_581)) begin
            inputBuf_0_1_V_address1 = inputBuf_0_1_V_add_8_reg_1037;
        end else begin
            inputBuf_0_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_0_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_0_1_V_we1 = 1'b1;
    end else begin
        inputBuf_0_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_67)) begin
        if (((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd1))) begin
            inputBuf_1_0_V_address1 = tmp_183_fu_787_p1;
        end else if ((1'b1 == ap_condition_547)) begin
            inputBuf_1_0_V_address1 = tmp_196_fu_771_p1;
        end else begin
            inputBuf_1_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_1_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_0_V_we1 = 1'b1;
    end else begin
        inputBuf_1_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_82)) begin
        if (((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd1))) begin
            inputBuf_1_1_V_address1 = inputBuf_1_1_V_add_reg_1066;
        end else if ((1'b1 == ap_condition_592)) begin
            inputBuf_1_1_V_address1 = inputBuf_1_1_V_add_8_reg_1042;
        end else begin
            inputBuf_1_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_1_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_1_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_1_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_67)) begin
        if (((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd2))) begin
            inputBuf_2_0_V_address1 = tmp_183_fu_787_p1;
        end else if ((1'b1 == ap_condition_558)) begin
            inputBuf_2_0_V_address1 = tmp_196_fu_771_p1;
        end else begin
            inputBuf_2_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_2_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_0_V_we1 = 1'b1;
    end else begin
        inputBuf_2_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_82)) begin
        if (((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd2))) begin
            inputBuf_2_1_V_address1 = inputBuf_2_1_V_add_reg_1071;
        end else if ((1'b1 == ap_condition_602)) begin
            inputBuf_2_1_V_address1 = inputBuf_2_1_V_add_8_reg_1047;
        end else begin
            inputBuf_2_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_2_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_2_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_2_1_V_we1 = 1'b1;
    end else begin
        inputBuf_2_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_67)) begin
        if (((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd3))) begin
            inputBuf_3_0_V_address1 = tmp_183_fu_787_p1;
        end else if ((1'b1 == ap_condition_569)) begin
            inputBuf_3_0_V_address1 = tmp_196_fu_771_p1;
        end else begin
            inputBuf_3_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        inputBuf_3_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_0_V_we1 = 1'b1;
    end else begin
        inputBuf_3_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_82)) begin
        if (((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd3))) begin
            inputBuf_3_1_V_address1 = inputBuf_3_1_V_add_reg_1076;
        end else if ((1'b1 == ap_condition_612)) begin
            inputBuf_3_1_V_address1 = inputBuf_3_1_V_add_8_reg_1052;
        end else begin
            inputBuf_3_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_3_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_3_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        inputBuf_3_1_V_we1 = 1'b1;
    end else begin
        inputBuf_3_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op229_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_din = tmp_V_41_fu_813_p6;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op207_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_V_V_din = tmp_V_40_fu_803_p6;
    end else begin
        out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op229_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op207_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_fu_540_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_fu_540_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_900 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_900 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_s_reg_900 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op207_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op207_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((out_V_V_full_n == 1'b0) & (ap_predicate_op207_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((in_V_V_empty_n == 1'b0) & (ap_predicate_op129_read_state3 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op111_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tmp_s_reg_900 == 1'd1) & (in_V_V_empty_n == 1'b0)) | ((in_V_V_empty_n == 1'b0) & (ap_predicate_op169_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op207_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op229_write_state6 == 1'b1));
end

always @ (*) begin
    ap_condition_536 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd0));
end

always @ (*) begin
    ap_condition_547 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_558 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd2));
end

always @ (*) begin
    ap_condition_569 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd3));
end

always @ (*) begin
    ap_condition_581 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd0));
end

always @ (*) begin
    ap_condition_592 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd1));
end

always @ (*) begin
    ap_condition_602 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd2));
end

always @ (*) begin
    ap_condition_612 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd3));
end

always @ (*) begin
    ap_condition_67 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_82 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_103 = (ap_predicate_op103_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_151 = (ap_predicate_op151_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_153 = (ap_predicate_op153_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_155 = (ap_predicate_op155_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_157 = (ap_predicate_op157_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_159 = (ap_predicate_op159_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_177 = (ap_predicate_op177_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_178 = (ap_predicate_op178_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_199 = (ap_predicate_op199_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_208 = (ap_predicate_op208_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_211 = (ap_predicate_op211_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_224 = (ap_predicate_op224_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_97 = (ap_predicate_op97_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_99 = (ap_predicate_op99_load_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage1 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_predicate_op101_load_state3 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_load_state3 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op111_read_state3 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op129_read_state3 = ((tmp_s_reg_900 == 1'd1) & (tmp_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op151_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op155_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op157_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_load_state4 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op169_read_state4 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_store_state4 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op176_store_state4 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op177_store_state4 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op178_store_state4 = ((or_cond_reg_941 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_1376_fu_783_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op198_store_state4 = ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op199_store_state4 = ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd1));
end

always @ (*) begin
    ap_predicate_op200_store_state4 = ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op201_store_state4 = ((tmp_s_reg_900 == 1'd1) & (tmp_1372_fu_799_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op207_write_state5 = ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op208_load_state5 = ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_load_state5 = ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_load_state5 = ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_load_state5 = ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_store_state5 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd2));
end

always @ (*) begin
    ap_predicate_op214_store_state5 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd1));
end

always @ (*) begin
    ap_predicate_op216_store_state5 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd0));
end

always @ (*) begin
    ap_predicate_op218_store_state5 = ((or_cond_reg_941_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0) & (tmp_1376_reg_1033 == 2'd3));
end

always @ (*) begin
    ap_predicate_op220_store_state5 = ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd2));
end

always @ (*) begin
    ap_predicate_op222_store_state5 = ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd1));
end

always @ (*) begin
    ap_predicate_op224_store_state5 = ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd0));
end

always @ (*) begin
    ap_predicate_op226_store_state5 = ((tmp_s_reg_900_pp0_iter1_reg == 1'd1) & (tmp_1372_reg_1057 == 2'd3));
end

always @ (*) begin
    ap_predicate_op229_write_state6 = ((tmp_184_reg_904_pp0_iter1_reg == 1'd1) & (tmp_s_reg_900_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_load_state3 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_load_state3 = ((tmp_184_reg_904 == 1'd1) & (tmp_s_reg_900 == 1'd0) & (tmp_reg_891 == 1'd0));
end

assign counter_internal_blo_8_fu_689_p2 = (counter_internal_blo_fu_114 + 32'd1);

assign current_line_in_bloc_fu_586_p2 = (ofm_x_1_fu_86 + k_x_1_fu_98);

assign grp_fu_440_p2 = (current_line_1_fu_110 + 32'd1);

assign grp_fu_449_p2 = (read_block_1_fu_102 + 32'd1);

assign grp_fu_455_p2 = (current_block_write_1_fu_106 + 32'd1);

assign grp_fu_490_p2 = ((reg_466 == 32'd32) ? 1'b1 : 1'b0);

assign grp_fu_501_p2 = ((reg_486 == 32'd4) ? 1'b1 : 1'b0);

assign grp_fu_507_p3 = ((grp_fu_501_p2[0:0] === 1'b1) ? 32'd0 : reg_486);

assign i_s_fu_546_p2 = (ap_phi_mux_i_phi_fu_399_p4 + 14'd1);

assign icmp_fu_674_p2 = ((tmp_1375_fu_664_p4 == 27'd0) ? 1'b1 : 1'b0);

assign inp_3_fu_742_p2 = (inp_1_fu_94 + 32'd1);

assign inputBuf_0_0_V_address0 = tmp_188_fu_695_p1;

assign inputBuf_0_1_V_address0 = tmp_188_reg_951;

assign inputBuf_1_0_V_address0 = tmp_188_fu_695_p1;

assign inputBuf_1_1_V_address0 = tmp_188_reg_951;

assign inputBuf_2_0_V_address0 = tmp_188_fu_695_p1;

assign inputBuf_2_1_V_address0 = tmp_188_reg_951;

assign inputBuf_3_0_V_address0 = tmp_188_fu_695_p1;

assign inputBuf_3_1_V_address0 = tmp_188_reg_951;

assign k_x_6_fu_592_p2 = (32'd1 + k_x_1_fu_98);

assign k_y_6_fu_580_p2 = (32'd1 + k_y_1_fu_90);

assign ofm_x_4_fu_623_p2 = (ofm_x_1_fu_86 + 32'd1);

assign ofm_y_4_fu_643_p2 = (ofm_y_1_fu_82 + 32'd1);

assign or_cond_fu_680_p2 = (tmp_195_fu_658_p2 & icmp_fu_674_p2);

assign p_inp_1_fu_702_p3 = ((tmp_194_reg_935[0:0] === 1'b1) ? 32'd0 : inp_1_fu_94);

assign p_ofm_y_4_fu_709_p3 = ((tmp_194_reg_935[0:0] === 1'b1) ? 32'd0 : ofm_y_4_reg_930);

assign p_s_fu_730_p3 = ((tmp_202_fu_725_p2[0:0] === 1'b1) ? 32'd0 : counter_internal_blo_8_reg_945);

assign tmp1_fu_757_p2 = (2'd1 + tmp_1374_fu_753_p1);

assign tmp_1372_fu_799_p1 = current_block_write_1_fu_106[1:0];

assign tmp_1373_fu_576_p1 = k_y_1_fu_90[1:0];

assign tmp_1374_fu_753_p1 = current_block_write_1_fu_106[1:0];

assign tmp_1375_fu_664_p4 = {{read_block_1_fu_102[31:5]}};

assign tmp_1376_fu_783_p1 = current_block_write_1_fu_106[1:0];

assign tmp_183_fu_787_p1 = reg_470;

assign tmp_184_fu_561_p2 = ((counter_internal_blo_fu_114 < 32'd269) ? 1'b1 : 1'b0);

assign tmp_187_fu_763_p2 = (tmp1_fu_757_p2 + tmp_1373_reg_908);

assign tmp_188_fu_695_p1 = current_line_in_bloc_reg_913;

assign tmp_189_fu_598_p2 = ((k_x_6_fu_592_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_191_fu_609_p2 = ((k_y_6_fu_580_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_193_fu_629_p2 = ((ofm_x_4_fu_623_p2 == 32'd30) ? 1'b1 : 1'b0);

assign tmp_194_fu_649_p2 = ((ofm_y_4_fu_643_p2 == 32'd30) ? 1'b1 : 1'b0);

assign tmp_195_fu_658_p2 = ((counter_internal_blo_fu_114 < 32'd31) ? 1'b1 : 1'b0);

assign tmp_196_fu_771_p1 = reg_470;

assign tmp_202_fu_725_p2 = ((counter_internal_blo_8_reg_945 == 32'd269) ? 1'b1 : 1'b0);

assign tmp_fu_540_p2 = ((ap_phi_mux_i_phi_fu_399_p4 == 14'd8196) ? 1'b1 : 1'b0);

assign tmp_s_fu_552_p2 = ((inp_1_fu_94 < 32'd96) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_188_reg_951[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //StreamingConvolution_2
