// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sr_fft_sr_fft,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.196000,HLS_SYN_LAT=627,HLS_SYN_TPT=none,HLS_SYN_MEM=20,HLS_SYN_DSP=0,HLS_SYN_FF=41251,HLS_SYN_LUT=35699,HLS_VERSION=2022_2}" *)

module sr_fft (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 11;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_0_q0;
wire   [63:0] input_1_q0;
wire   [63:0] input_2_q0;
wire   [63:0] input_3_q0;
wire   [63:0] input_4_q0;
wire   [63:0] input_5_q0;
wire   [63:0] input_6_q0;
wire   [63:0] input_7_q0;
reg   [2:0] x_real_V_address0;
reg    x_real_V_ce0;
reg    x_real_V_we0;
wire   [31:0] x_real_V_q0;
reg    x_real_V_ce1;
wire   [31:0] x_real_V_q1;
reg   [2:0] x_real_V_1_address0;
reg    x_real_V_1_ce0;
reg    x_real_V_1_we0;
wire   [31:0] x_real_V_1_q0;
reg    x_real_V_1_ce1;
wire   [31:0] x_real_V_1_q1;
reg   [2:0] x_real_V_2_address0;
reg    x_real_V_2_ce0;
reg    x_real_V_2_we0;
wire   [31:0] x_real_V_2_q0;
reg    x_real_V_2_ce1;
wire   [31:0] x_real_V_2_q1;
reg   [2:0] x_real_V_3_address0;
reg    x_real_V_3_ce0;
reg    x_real_V_3_we0;
wire   [31:0] x_real_V_3_q0;
reg    x_real_V_3_ce1;
wire   [31:0] x_real_V_3_q1;
reg   [2:0] x_real_V_4_address0;
reg    x_real_V_4_ce0;
reg    x_real_V_4_we0;
wire   [31:0] x_real_V_4_q0;
reg    x_real_V_4_ce1;
wire   [31:0] x_real_V_4_q1;
reg   [2:0] x_real_V_5_address0;
reg    x_real_V_5_ce0;
reg    x_real_V_5_we0;
wire   [31:0] x_real_V_5_q0;
reg    x_real_V_5_ce1;
wire   [31:0] x_real_V_5_q1;
reg   [2:0] x_real_V_6_address0;
reg    x_real_V_6_ce0;
reg    x_real_V_6_we0;
wire   [31:0] x_real_V_6_q0;
reg    x_real_V_6_ce1;
wire   [31:0] x_real_V_6_q1;
reg   [2:0] x_real_V_7_address0;
reg    x_real_V_7_ce0;
reg    x_real_V_7_we0;
wire   [31:0] x_real_V_7_q0;
reg    x_real_V_7_ce1;
wire   [31:0] x_real_V_7_q1;
reg   [2:0] x_imag_V_address0;
reg    x_imag_V_ce0;
reg    x_imag_V_we0;
wire   [31:0] x_imag_V_q0;
reg    x_imag_V_ce1;
wire   [31:0] x_imag_V_q1;
reg   [2:0] x_imag_V_1_address0;
reg    x_imag_V_1_ce0;
reg    x_imag_V_1_we0;
wire   [31:0] x_imag_V_1_q0;
reg    x_imag_V_1_ce1;
wire   [31:0] x_imag_V_1_q1;
reg   [2:0] x_imag_V_2_address0;
reg    x_imag_V_2_ce0;
reg    x_imag_V_2_we0;
wire   [31:0] x_imag_V_2_q0;
reg    x_imag_V_2_ce1;
wire   [31:0] x_imag_V_2_q1;
reg   [2:0] x_imag_V_3_address0;
reg    x_imag_V_3_ce0;
reg    x_imag_V_3_we0;
wire   [31:0] x_imag_V_3_q0;
reg    x_imag_V_3_ce1;
wire   [31:0] x_imag_V_3_q1;
reg   [2:0] x_imag_V_4_address0;
reg    x_imag_V_4_ce0;
reg    x_imag_V_4_we0;
wire   [31:0] x_imag_V_4_q0;
reg    x_imag_V_4_ce1;
wire   [31:0] x_imag_V_4_q1;
reg   [2:0] x_imag_V_5_address0;
reg    x_imag_V_5_ce0;
reg    x_imag_V_5_we0;
wire   [31:0] x_imag_V_5_q0;
reg    x_imag_V_5_ce1;
wire   [31:0] x_imag_V_5_q1;
reg   [2:0] x_imag_V_6_address0;
reg    x_imag_V_6_ce0;
reg    x_imag_V_6_we0;
wire   [31:0] x_imag_V_6_q0;
reg    x_imag_V_6_ce1;
wire   [31:0] x_imag_V_6_q1;
reg   [2:0] x_imag_V_7_address0;
reg    x_imag_V_7_ce0;
reg    x_imag_V_7_we0;
wire   [31:0] x_imag_V_7_q0;
reg    x_imag_V_7_ce1;
wire   [31:0] x_imag_V_7_q1;
reg   [2:0] X_real_0_address0;
reg    X_real_0_ce0;
reg    X_real_0_we0;
wire   [31:0] X_real_0_q0;
reg   [2:0] X_real_1_address0;
reg    X_real_1_ce0;
reg    X_real_1_we0;
wire   [31:0] X_real_1_q0;
reg   [2:0] X_real_2_address0;
reg    X_real_2_ce0;
reg    X_real_2_we0;
wire   [31:0] X_real_2_q0;
reg   [2:0] X_real_3_address0;
reg    X_real_3_ce0;
reg    X_real_3_we0;
wire   [31:0] X_real_3_q0;
reg   [2:0] X_real_4_address0;
reg    X_real_4_ce0;
reg    X_real_4_we0;
wire   [31:0] X_real_4_q0;
reg   [2:0] X_real_5_address0;
reg    X_real_5_ce0;
reg    X_real_5_we0;
wire   [31:0] X_real_5_q0;
reg   [2:0] X_real_6_address0;
reg    X_real_6_ce0;
reg    X_real_6_we0;
wire   [31:0] X_real_6_q0;
reg   [2:0] X_real_7_address0;
reg    X_real_7_ce0;
reg    X_real_7_we0;
wire   [31:0] X_real_7_q0;
reg   [2:0] X_imag_0_address0;
reg    X_imag_0_ce0;
reg    X_imag_0_we0;
wire   [31:0] X_imag_0_q0;
reg   [2:0] X_imag_1_address0;
reg    X_imag_1_ce0;
reg    X_imag_1_we0;
wire   [31:0] X_imag_1_q0;
reg   [2:0] X_imag_2_address0;
reg    X_imag_2_ce0;
reg    X_imag_2_we0;
wire   [31:0] X_imag_2_q0;
reg   [2:0] X_imag_3_address0;
reg    X_imag_3_ce0;
reg    X_imag_3_we0;
wire   [31:0] X_imag_3_q0;
reg   [2:0] X_imag_4_address0;
reg    X_imag_4_ce0;
reg    X_imag_4_we0;
wire   [31:0] X_imag_4_q0;
reg   [2:0] X_imag_5_address0;
reg    X_imag_5_ce0;
reg    X_imag_5_we0;
wire   [31:0] X_imag_5_q0;
reg   [2:0] X_imag_6_address0;
reg    X_imag_6_ce0;
reg    X_imag_6_we0;
wire   [31:0] X_imag_6_q0;
reg   [2:0] X_imag_7_address0;
reg    X_imag_7_ce0;
reg    X_imag_7_we0;
wire   [31:0] X_imag_7_q0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_done;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_idle;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_ready;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_we0;
wire   [31:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_0_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_0_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_1_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_1_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_2_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_2_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_3_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_3_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_4_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_4_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_5_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_5_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_6_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_6_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_7_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_7_ce0;
wire    grp_fft_64pt_fu_286_ap_start;
wire    grp_fft_64pt_fu_286_ap_done;
wire    grp_fft_64pt_fu_286_ap_idle;
wire    grp_fft_64pt_fu_286_ap_ready;
wire   [2:0] grp_fft_64pt_fu_286_in_real_0_address0;
wire    grp_fft_64pt_fu_286_in_real_0_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_0_address1;
wire    grp_fft_64pt_fu_286_in_real_0_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_1_address0;
wire    grp_fft_64pt_fu_286_in_real_1_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_1_address1;
wire    grp_fft_64pt_fu_286_in_real_1_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_2_address0;
wire    grp_fft_64pt_fu_286_in_real_2_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_2_address1;
wire    grp_fft_64pt_fu_286_in_real_2_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_3_address0;
wire    grp_fft_64pt_fu_286_in_real_3_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_3_address1;
wire    grp_fft_64pt_fu_286_in_real_3_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_4_address0;
wire    grp_fft_64pt_fu_286_in_real_4_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_4_address1;
wire    grp_fft_64pt_fu_286_in_real_4_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_5_address0;
wire    grp_fft_64pt_fu_286_in_real_5_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_5_address1;
wire    grp_fft_64pt_fu_286_in_real_5_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_6_address0;
wire    grp_fft_64pt_fu_286_in_real_6_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_6_address1;
wire    grp_fft_64pt_fu_286_in_real_6_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_real_7_address0;
wire    grp_fft_64pt_fu_286_in_real_7_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_real_7_address1;
wire    grp_fft_64pt_fu_286_in_real_7_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_0_address0;
wire    grp_fft_64pt_fu_286_in_imag_0_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_0_address1;
wire    grp_fft_64pt_fu_286_in_imag_0_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_1_address0;
wire    grp_fft_64pt_fu_286_in_imag_1_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_1_address1;
wire    grp_fft_64pt_fu_286_in_imag_1_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_2_address0;
wire    grp_fft_64pt_fu_286_in_imag_2_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_2_address1;
wire    grp_fft_64pt_fu_286_in_imag_2_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_3_address0;
wire    grp_fft_64pt_fu_286_in_imag_3_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_3_address1;
wire    grp_fft_64pt_fu_286_in_imag_3_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_4_address0;
wire    grp_fft_64pt_fu_286_in_imag_4_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_4_address1;
wire    grp_fft_64pt_fu_286_in_imag_4_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_5_address0;
wire    grp_fft_64pt_fu_286_in_imag_5_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_5_address1;
wire    grp_fft_64pt_fu_286_in_imag_5_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_6_address0;
wire    grp_fft_64pt_fu_286_in_imag_6_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_6_address1;
wire    grp_fft_64pt_fu_286_in_imag_6_ce1;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_7_address0;
wire    grp_fft_64pt_fu_286_in_imag_7_ce0;
wire   [2:0] grp_fft_64pt_fu_286_in_imag_7_address1;
wire    grp_fft_64pt_fu_286_in_imag_7_ce1;
wire   [2:0] grp_fft_64pt_fu_286_out_real_0_address0;
wire    grp_fft_64pt_fu_286_out_real_0_ce0;
wire    grp_fft_64pt_fu_286_out_real_0_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_0_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_1_address0;
wire    grp_fft_64pt_fu_286_out_real_1_ce0;
wire    grp_fft_64pt_fu_286_out_real_1_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_1_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_2_address0;
wire    grp_fft_64pt_fu_286_out_real_2_ce0;
wire    grp_fft_64pt_fu_286_out_real_2_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_2_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_3_address0;
wire    grp_fft_64pt_fu_286_out_real_3_ce0;
wire    grp_fft_64pt_fu_286_out_real_3_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_3_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_4_address0;
wire    grp_fft_64pt_fu_286_out_real_4_ce0;
wire    grp_fft_64pt_fu_286_out_real_4_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_4_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_5_address0;
wire    grp_fft_64pt_fu_286_out_real_5_ce0;
wire    grp_fft_64pt_fu_286_out_real_5_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_5_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_6_address0;
wire    grp_fft_64pt_fu_286_out_real_6_ce0;
wire    grp_fft_64pt_fu_286_out_real_6_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_6_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_real_7_address0;
wire    grp_fft_64pt_fu_286_out_real_7_ce0;
wire    grp_fft_64pt_fu_286_out_real_7_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_real_7_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_0_address0;
wire    grp_fft_64pt_fu_286_out_imag_0_ce0;
wire    grp_fft_64pt_fu_286_out_imag_0_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_0_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_1_address0;
wire    grp_fft_64pt_fu_286_out_imag_1_ce0;
wire    grp_fft_64pt_fu_286_out_imag_1_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_1_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_2_address0;
wire    grp_fft_64pt_fu_286_out_imag_2_ce0;
wire    grp_fft_64pt_fu_286_out_imag_2_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_2_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_3_address0;
wire    grp_fft_64pt_fu_286_out_imag_3_ce0;
wire    grp_fft_64pt_fu_286_out_imag_3_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_3_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_4_address0;
wire    grp_fft_64pt_fu_286_out_imag_4_ce0;
wire    grp_fft_64pt_fu_286_out_imag_4_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_4_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_5_address0;
wire    grp_fft_64pt_fu_286_out_imag_5_ce0;
wire    grp_fft_64pt_fu_286_out_imag_5_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_5_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_6_address0;
wire    grp_fft_64pt_fu_286_out_imag_6_ce0;
wire    grp_fft_64pt_fu_286_out_imag_6_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_6_d0;
wire   [2:0] grp_fft_64pt_fu_286_out_imag_7_address0;
wire    grp_fft_64pt_fu_286_out_imag_7_ce0;
wire    grp_fft_64pt_fu_286_out_imag_7_we0;
wire   [31:0] grp_fft_64pt_fu_286_out_imag_7_d0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_done;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_idle;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_ready;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_ce0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_ce0;
wire   [7:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_we0;
wire   [63:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_d0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_0_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_0_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_1_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_1_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_2_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_2_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_3_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_3_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_4_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_4_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_5_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_5_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_6_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_6_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_7_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_7_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_0_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_0_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_1_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_1_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_2_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_2_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_3_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_3_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_4_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_4_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_5_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_5_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_6_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_6_ce0;
wire   [2:0] grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_7_address0;
wire    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_7_ce0;
reg    grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fft_64pt_fu_286_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg = 1'b0;
#0 grp_fft_64pt_fu_286_ap_start_reg = 1'b0;
#0 grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg = 1'b0;
end

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_address0),
    .ce0(x_real_V_ce0),
    .we0(x_real_V_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_d0),
    .q0(x_real_V_q0),
    .address1(grp_fft_64pt_fu_286_in_real_0_address1),
    .ce1(x_real_V_ce1),
    .q1(x_real_V_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_1_address0),
    .ce0(x_real_V_1_ce0),
    .we0(x_real_V_1_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_d0),
    .q0(x_real_V_1_q0),
    .address1(grp_fft_64pt_fu_286_in_real_1_address1),
    .ce1(x_real_V_1_ce1),
    .q1(x_real_V_1_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_2_address0),
    .ce0(x_real_V_2_ce0),
    .we0(x_real_V_2_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_d0),
    .q0(x_real_V_2_q0),
    .address1(grp_fft_64pt_fu_286_in_real_2_address1),
    .ce1(x_real_V_2_ce1),
    .q1(x_real_V_2_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_3_address0),
    .ce0(x_real_V_3_ce0),
    .we0(x_real_V_3_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_d0),
    .q0(x_real_V_3_q0),
    .address1(grp_fft_64pt_fu_286_in_real_3_address1),
    .ce1(x_real_V_3_ce1),
    .q1(x_real_V_3_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_4_address0),
    .ce0(x_real_V_4_ce0),
    .we0(x_real_V_4_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_d0),
    .q0(x_real_V_4_q0),
    .address1(grp_fft_64pt_fu_286_in_real_4_address1),
    .ce1(x_real_V_4_ce1),
    .q1(x_real_V_4_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_5_address0),
    .ce0(x_real_V_5_ce0),
    .we0(x_real_V_5_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_d0),
    .q0(x_real_V_5_q0),
    .address1(grp_fft_64pt_fu_286_in_real_5_address1),
    .ce1(x_real_V_5_ce1),
    .q1(x_real_V_5_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_6_address0),
    .ce0(x_real_V_6_ce0),
    .we0(x_real_V_6_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_d0),
    .q0(x_real_V_6_q0),
    .address1(grp_fft_64pt_fu_286_in_real_6_address1),
    .ce1(x_real_V_6_ce1),
    .q1(x_real_V_6_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_real_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_V_7_address0),
    .ce0(x_real_V_7_ce0),
    .we0(x_real_V_7_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_d0),
    .q0(x_real_V_7_q0),
    .address1(grp_fft_64pt_fu_286_in_real_7_address1),
    .ce1(x_real_V_7_ce1),
    .q1(x_real_V_7_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_address0),
    .ce0(x_imag_V_ce0),
    .we0(x_imag_V_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_d0),
    .q0(x_imag_V_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_0_address1),
    .ce1(x_imag_V_ce1),
    .q1(x_imag_V_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_1_address0),
    .ce0(x_imag_V_1_ce0),
    .we0(x_imag_V_1_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_d0),
    .q0(x_imag_V_1_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_1_address1),
    .ce1(x_imag_V_1_ce1),
    .q1(x_imag_V_1_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_2_address0),
    .ce0(x_imag_V_2_ce0),
    .we0(x_imag_V_2_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_d0),
    .q0(x_imag_V_2_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_2_address1),
    .ce1(x_imag_V_2_ce1),
    .q1(x_imag_V_2_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_3_address0),
    .ce0(x_imag_V_3_ce0),
    .we0(x_imag_V_3_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_d0),
    .q0(x_imag_V_3_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_3_address1),
    .ce1(x_imag_V_3_ce1),
    .q1(x_imag_V_3_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_4_address0),
    .ce0(x_imag_V_4_ce0),
    .we0(x_imag_V_4_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_d0),
    .q0(x_imag_V_4_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_4_address1),
    .ce1(x_imag_V_4_ce1),
    .q1(x_imag_V_4_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_5_address0),
    .ce0(x_imag_V_5_ce0),
    .we0(x_imag_V_5_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_d0),
    .q0(x_imag_V_5_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_5_address1),
    .ce1(x_imag_V_5_ce1),
    .q1(x_imag_V_5_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_6_address0),
    .ce0(x_imag_V_6_ce0),
    .we0(x_imag_V_6_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_d0),
    .q0(x_imag_V_6_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_6_address1),
    .ce1(x_imag_V_6_ce1),
    .q1(x_imag_V_6_q1)
);

sr_fft_x_real_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
x_imag_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_V_7_address0),
    .ce0(x_imag_V_7_ce0),
    .we0(x_imag_V_7_we0),
    .d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_d0),
    .q0(x_imag_V_7_q0),
    .address1(grp_fft_64pt_fu_286_in_imag_7_address1),
    .ce1(x_imag_V_7_ce1),
    .q1(x_imag_V_7_q1)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_0_address0),
    .ce0(X_real_0_ce0),
    .we0(X_real_0_we0),
    .d0(grp_fft_64pt_fu_286_out_real_0_d0),
    .q0(X_real_0_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_1_address0),
    .ce0(X_real_1_ce0),
    .we0(X_real_1_we0),
    .d0(grp_fft_64pt_fu_286_out_real_1_d0),
    .q0(X_real_1_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_2_address0),
    .ce0(X_real_2_ce0),
    .we0(X_real_2_we0),
    .d0(grp_fft_64pt_fu_286_out_real_2_d0),
    .q0(X_real_2_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_3_address0),
    .ce0(X_real_3_ce0),
    .we0(X_real_3_we0),
    .d0(grp_fft_64pt_fu_286_out_real_3_d0),
    .q0(X_real_3_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_4_address0),
    .ce0(X_real_4_ce0),
    .we0(X_real_4_we0),
    .d0(grp_fft_64pt_fu_286_out_real_4_d0),
    .q0(X_real_4_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_5_address0),
    .ce0(X_real_5_ce0),
    .we0(X_real_5_we0),
    .d0(grp_fft_64pt_fu_286_out_real_5_d0),
    .q0(X_real_5_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_6_address0),
    .ce0(X_real_6_ce0),
    .we0(X_real_6_we0),
    .d0(grp_fft_64pt_fu_286_out_real_6_d0),
    .q0(X_real_6_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_real_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_real_7_address0),
    .ce0(X_real_7_ce0),
    .we0(X_real_7_we0),
    .d0(grp_fft_64pt_fu_286_out_real_7_d0),
    .q0(X_real_7_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_0_address0),
    .ce0(X_imag_0_ce0),
    .we0(X_imag_0_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_0_d0),
    .q0(X_imag_0_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_1_address0),
    .ce0(X_imag_1_ce0),
    .we0(X_imag_1_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_1_d0),
    .q0(X_imag_1_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_2_address0),
    .ce0(X_imag_2_ce0),
    .we0(X_imag_2_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_2_d0),
    .q0(X_imag_2_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_3_address0),
    .ce0(X_imag_3_ce0),
    .we0(X_imag_3_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_3_d0),
    .q0(X_imag_3_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_4_address0),
    .ce0(X_imag_4_ce0),
    .we0(X_imag_4_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_4_d0),
    .q0(X_imag_4_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_5_address0),
    .ce0(X_imag_5_ce0),
    .we0(X_imag_5_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_5_d0),
    .q0(X_imag_5_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_6_address0),
    .ce0(X_imag_6_ce0),
    .we0(X_imag_6_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_6_d0),
    .q0(X_imag_6_q0)
);

sr_fft_X_real_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
X_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_imag_7_address0),
    .ce0(X_imag_7_ce0),
    .we0(X_imag_7_we0),
    .d0(grp_fft_64pt_fu_286_out_imag_7_d0),
    .q0(X_imag_7_q0)
);

sr_fft_sr_fft_Pipeline_VITIS_LOOP_322_1 grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start),
    .ap_done(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_done),
    .ap_idle(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_idle),
    .ap_ready(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_ready),
    .x_imag_V_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_address0),
    .x_imag_V_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_ce0),
    .x_imag_V_7_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_we0),
    .x_imag_V_7_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_d0),
    .x_imag_V_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_address0),
    .x_imag_V_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_ce0),
    .x_imag_V_6_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_we0),
    .x_imag_V_6_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_d0),
    .x_imag_V_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_address0),
    .x_imag_V_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_ce0),
    .x_imag_V_5_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_we0),
    .x_imag_V_5_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_d0),
    .x_imag_V_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_address0),
    .x_imag_V_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_ce0),
    .x_imag_V_4_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_we0),
    .x_imag_V_4_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_d0),
    .x_imag_V_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_address0),
    .x_imag_V_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_ce0),
    .x_imag_V_3_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_we0),
    .x_imag_V_3_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_d0),
    .x_imag_V_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_address0),
    .x_imag_V_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_ce0),
    .x_imag_V_2_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_we0),
    .x_imag_V_2_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_d0),
    .x_imag_V_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_address0),
    .x_imag_V_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_ce0),
    .x_imag_V_1_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_we0),
    .x_imag_V_1_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_d0),
    .x_imag_V_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_address0),
    .x_imag_V_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_ce0),
    .x_imag_V_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_we0),
    .x_imag_V_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_d0),
    .x_real_V_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_address0),
    .x_real_V_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_ce0),
    .x_real_V_7_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_we0),
    .x_real_V_7_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_d0),
    .x_real_V_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_address0),
    .x_real_V_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_ce0),
    .x_real_V_6_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_we0),
    .x_real_V_6_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_d0),
    .x_real_V_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_address0),
    .x_real_V_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_ce0),
    .x_real_V_5_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_we0),
    .x_real_V_5_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_d0),
    .x_real_V_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_address0),
    .x_real_V_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_ce0),
    .x_real_V_4_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_we0),
    .x_real_V_4_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_d0),
    .x_real_V_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_address0),
    .x_real_V_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_ce0),
    .x_real_V_3_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_we0),
    .x_real_V_3_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_d0),
    .x_real_V_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_address0),
    .x_real_V_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_ce0),
    .x_real_V_2_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_we0),
    .x_real_V_2_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_d0),
    .x_real_V_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_address0),
    .x_real_V_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_ce0),
    .x_real_V_1_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_we0),
    .x_real_V_1_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_d0),
    .x_real_V_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_address0),
    .x_real_V_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_ce0),
    .x_real_V_we0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_we0),
    .x_real_V_d0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_d0),
    .input_0_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_0_address0),
    .input_0_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_0_ce0),
    .input_0_q0(input_0_q0),
    .input_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_1_address0),
    .input_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_1_ce0),
    .input_1_q0(input_1_q0),
    .input_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_2_address0),
    .input_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_2_ce0),
    .input_2_q0(input_2_q0),
    .input_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_3_address0),
    .input_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_3_ce0),
    .input_3_q0(input_3_q0),
    .input_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_4_address0),
    .input_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_4_ce0),
    .input_4_q0(input_4_q0),
    .input_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_5_address0),
    .input_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_5_ce0),
    .input_5_q0(input_5_q0),
    .input_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_6_address0),
    .input_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_6_ce0),
    .input_6_q0(input_6_q0),
    .input_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_7_address0),
    .input_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_7_ce0),
    .input_7_q0(input_7_q0)
);

sr_fft_fft_64pt grp_fft_64pt_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft_64pt_fu_286_ap_start),
    .ap_done(grp_fft_64pt_fu_286_ap_done),
    .ap_idle(grp_fft_64pt_fu_286_ap_idle),
    .ap_ready(grp_fft_64pt_fu_286_ap_ready),
    .in_real_0_address0(grp_fft_64pt_fu_286_in_real_0_address0),
    .in_real_0_ce0(grp_fft_64pt_fu_286_in_real_0_ce0),
    .in_real_0_q0(x_real_V_q0),
    .in_real_0_address1(grp_fft_64pt_fu_286_in_real_0_address1),
    .in_real_0_ce1(grp_fft_64pt_fu_286_in_real_0_ce1),
    .in_real_0_q1(x_real_V_q1),
    .in_real_1_address0(grp_fft_64pt_fu_286_in_real_1_address0),
    .in_real_1_ce0(grp_fft_64pt_fu_286_in_real_1_ce0),
    .in_real_1_q0(x_real_V_1_q0),
    .in_real_1_address1(grp_fft_64pt_fu_286_in_real_1_address1),
    .in_real_1_ce1(grp_fft_64pt_fu_286_in_real_1_ce1),
    .in_real_1_q1(x_real_V_1_q1),
    .in_real_2_address0(grp_fft_64pt_fu_286_in_real_2_address0),
    .in_real_2_ce0(grp_fft_64pt_fu_286_in_real_2_ce0),
    .in_real_2_q0(x_real_V_2_q0),
    .in_real_2_address1(grp_fft_64pt_fu_286_in_real_2_address1),
    .in_real_2_ce1(grp_fft_64pt_fu_286_in_real_2_ce1),
    .in_real_2_q1(x_real_V_2_q1),
    .in_real_3_address0(grp_fft_64pt_fu_286_in_real_3_address0),
    .in_real_3_ce0(grp_fft_64pt_fu_286_in_real_3_ce0),
    .in_real_3_q0(x_real_V_3_q0),
    .in_real_3_address1(grp_fft_64pt_fu_286_in_real_3_address1),
    .in_real_3_ce1(grp_fft_64pt_fu_286_in_real_3_ce1),
    .in_real_3_q1(x_real_V_3_q1),
    .in_real_4_address0(grp_fft_64pt_fu_286_in_real_4_address0),
    .in_real_4_ce0(grp_fft_64pt_fu_286_in_real_4_ce0),
    .in_real_4_q0(x_real_V_4_q0),
    .in_real_4_address1(grp_fft_64pt_fu_286_in_real_4_address1),
    .in_real_4_ce1(grp_fft_64pt_fu_286_in_real_4_ce1),
    .in_real_4_q1(x_real_V_4_q1),
    .in_real_5_address0(grp_fft_64pt_fu_286_in_real_5_address0),
    .in_real_5_ce0(grp_fft_64pt_fu_286_in_real_5_ce0),
    .in_real_5_q0(x_real_V_5_q0),
    .in_real_5_address1(grp_fft_64pt_fu_286_in_real_5_address1),
    .in_real_5_ce1(grp_fft_64pt_fu_286_in_real_5_ce1),
    .in_real_5_q1(x_real_V_5_q1),
    .in_real_6_address0(grp_fft_64pt_fu_286_in_real_6_address0),
    .in_real_6_ce0(grp_fft_64pt_fu_286_in_real_6_ce0),
    .in_real_6_q0(x_real_V_6_q0),
    .in_real_6_address1(grp_fft_64pt_fu_286_in_real_6_address1),
    .in_real_6_ce1(grp_fft_64pt_fu_286_in_real_6_ce1),
    .in_real_6_q1(x_real_V_6_q1),
    .in_real_7_address0(grp_fft_64pt_fu_286_in_real_7_address0),
    .in_real_7_ce0(grp_fft_64pt_fu_286_in_real_7_ce0),
    .in_real_7_q0(x_real_V_7_q0),
    .in_real_7_address1(grp_fft_64pt_fu_286_in_real_7_address1),
    .in_real_7_ce1(grp_fft_64pt_fu_286_in_real_7_ce1),
    .in_real_7_q1(x_real_V_7_q1),
    .in_imag_0_address0(grp_fft_64pt_fu_286_in_imag_0_address0),
    .in_imag_0_ce0(grp_fft_64pt_fu_286_in_imag_0_ce0),
    .in_imag_0_q0(x_imag_V_q0),
    .in_imag_0_address1(grp_fft_64pt_fu_286_in_imag_0_address1),
    .in_imag_0_ce1(grp_fft_64pt_fu_286_in_imag_0_ce1),
    .in_imag_0_q1(x_imag_V_q1),
    .in_imag_1_address0(grp_fft_64pt_fu_286_in_imag_1_address0),
    .in_imag_1_ce0(grp_fft_64pt_fu_286_in_imag_1_ce0),
    .in_imag_1_q0(x_imag_V_1_q0),
    .in_imag_1_address1(grp_fft_64pt_fu_286_in_imag_1_address1),
    .in_imag_1_ce1(grp_fft_64pt_fu_286_in_imag_1_ce1),
    .in_imag_1_q1(x_imag_V_1_q1),
    .in_imag_2_address0(grp_fft_64pt_fu_286_in_imag_2_address0),
    .in_imag_2_ce0(grp_fft_64pt_fu_286_in_imag_2_ce0),
    .in_imag_2_q0(x_imag_V_2_q0),
    .in_imag_2_address1(grp_fft_64pt_fu_286_in_imag_2_address1),
    .in_imag_2_ce1(grp_fft_64pt_fu_286_in_imag_2_ce1),
    .in_imag_2_q1(x_imag_V_2_q1),
    .in_imag_3_address0(grp_fft_64pt_fu_286_in_imag_3_address0),
    .in_imag_3_ce0(grp_fft_64pt_fu_286_in_imag_3_ce0),
    .in_imag_3_q0(x_imag_V_3_q0),
    .in_imag_3_address1(grp_fft_64pt_fu_286_in_imag_3_address1),
    .in_imag_3_ce1(grp_fft_64pt_fu_286_in_imag_3_ce1),
    .in_imag_3_q1(x_imag_V_3_q1),
    .in_imag_4_address0(grp_fft_64pt_fu_286_in_imag_4_address0),
    .in_imag_4_ce0(grp_fft_64pt_fu_286_in_imag_4_ce0),
    .in_imag_4_q0(x_imag_V_4_q0),
    .in_imag_4_address1(grp_fft_64pt_fu_286_in_imag_4_address1),
    .in_imag_4_ce1(grp_fft_64pt_fu_286_in_imag_4_ce1),
    .in_imag_4_q1(x_imag_V_4_q1),
    .in_imag_5_address0(grp_fft_64pt_fu_286_in_imag_5_address0),
    .in_imag_5_ce0(grp_fft_64pt_fu_286_in_imag_5_ce0),
    .in_imag_5_q0(x_imag_V_5_q0),
    .in_imag_5_address1(grp_fft_64pt_fu_286_in_imag_5_address1),
    .in_imag_5_ce1(grp_fft_64pt_fu_286_in_imag_5_ce1),
    .in_imag_5_q1(x_imag_V_5_q1),
    .in_imag_6_address0(grp_fft_64pt_fu_286_in_imag_6_address0),
    .in_imag_6_ce0(grp_fft_64pt_fu_286_in_imag_6_ce0),
    .in_imag_6_q0(x_imag_V_6_q0),
    .in_imag_6_address1(grp_fft_64pt_fu_286_in_imag_6_address1),
    .in_imag_6_ce1(grp_fft_64pt_fu_286_in_imag_6_ce1),
    .in_imag_6_q1(x_imag_V_6_q1),
    .in_imag_7_address0(grp_fft_64pt_fu_286_in_imag_7_address0),
    .in_imag_7_ce0(grp_fft_64pt_fu_286_in_imag_7_ce0),
    .in_imag_7_q0(x_imag_V_7_q0),
    .in_imag_7_address1(grp_fft_64pt_fu_286_in_imag_7_address1),
    .in_imag_7_ce1(grp_fft_64pt_fu_286_in_imag_7_ce1),
    .in_imag_7_q1(x_imag_V_7_q1),
    .out_real_0_address0(grp_fft_64pt_fu_286_out_real_0_address0),
    .out_real_0_ce0(grp_fft_64pt_fu_286_out_real_0_ce0),
    .out_real_0_we0(grp_fft_64pt_fu_286_out_real_0_we0),
    .out_real_0_d0(grp_fft_64pt_fu_286_out_real_0_d0),
    .out_real_1_address0(grp_fft_64pt_fu_286_out_real_1_address0),
    .out_real_1_ce0(grp_fft_64pt_fu_286_out_real_1_ce0),
    .out_real_1_we0(grp_fft_64pt_fu_286_out_real_1_we0),
    .out_real_1_d0(grp_fft_64pt_fu_286_out_real_1_d0),
    .out_real_2_address0(grp_fft_64pt_fu_286_out_real_2_address0),
    .out_real_2_ce0(grp_fft_64pt_fu_286_out_real_2_ce0),
    .out_real_2_we0(grp_fft_64pt_fu_286_out_real_2_we0),
    .out_real_2_d0(grp_fft_64pt_fu_286_out_real_2_d0),
    .out_real_3_address0(grp_fft_64pt_fu_286_out_real_3_address0),
    .out_real_3_ce0(grp_fft_64pt_fu_286_out_real_3_ce0),
    .out_real_3_we0(grp_fft_64pt_fu_286_out_real_3_we0),
    .out_real_3_d0(grp_fft_64pt_fu_286_out_real_3_d0),
    .out_real_4_address0(grp_fft_64pt_fu_286_out_real_4_address0),
    .out_real_4_ce0(grp_fft_64pt_fu_286_out_real_4_ce0),
    .out_real_4_we0(grp_fft_64pt_fu_286_out_real_4_we0),
    .out_real_4_d0(grp_fft_64pt_fu_286_out_real_4_d0),
    .out_real_5_address0(grp_fft_64pt_fu_286_out_real_5_address0),
    .out_real_5_ce0(grp_fft_64pt_fu_286_out_real_5_ce0),
    .out_real_5_we0(grp_fft_64pt_fu_286_out_real_5_we0),
    .out_real_5_d0(grp_fft_64pt_fu_286_out_real_5_d0),
    .out_real_6_address0(grp_fft_64pt_fu_286_out_real_6_address0),
    .out_real_6_ce0(grp_fft_64pt_fu_286_out_real_6_ce0),
    .out_real_6_we0(grp_fft_64pt_fu_286_out_real_6_we0),
    .out_real_6_d0(grp_fft_64pt_fu_286_out_real_6_d0),
    .out_real_7_address0(grp_fft_64pt_fu_286_out_real_7_address0),
    .out_real_7_ce0(grp_fft_64pt_fu_286_out_real_7_ce0),
    .out_real_7_we0(grp_fft_64pt_fu_286_out_real_7_we0),
    .out_real_7_d0(grp_fft_64pt_fu_286_out_real_7_d0),
    .out_imag_0_address0(grp_fft_64pt_fu_286_out_imag_0_address0),
    .out_imag_0_ce0(grp_fft_64pt_fu_286_out_imag_0_ce0),
    .out_imag_0_we0(grp_fft_64pt_fu_286_out_imag_0_we0),
    .out_imag_0_d0(grp_fft_64pt_fu_286_out_imag_0_d0),
    .out_imag_1_address0(grp_fft_64pt_fu_286_out_imag_1_address0),
    .out_imag_1_ce0(grp_fft_64pt_fu_286_out_imag_1_ce0),
    .out_imag_1_we0(grp_fft_64pt_fu_286_out_imag_1_we0),
    .out_imag_1_d0(grp_fft_64pt_fu_286_out_imag_1_d0),
    .out_imag_2_address0(grp_fft_64pt_fu_286_out_imag_2_address0),
    .out_imag_2_ce0(grp_fft_64pt_fu_286_out_imag_2_ce0),
    .out_imag_2_we0(grp_fft_64pt_fu_286_out_imag_2_we0),
    .out_imag_2_d0(grp_fft_64pt_fu_286_out_imag_2_d0),
    .out_imag_3_address0(grp_fft_64pt_fu_286_out_imag_3_address0),
    .out_imag_3_ce0(grp_fft_64pt_fu_286_out_imag_3_ce0),
    .out_imag_3_we0(grp_fft_64pt_fu_286_out_imag_3_we0),
    .out_imag_3_d0(grp_fft_64pt_fu_286_out_imag_3_d0),
    .out_imag_4_address0(grp_fft_64pt_fu_286_out_imag_4_address0),
    .out_imag_4_ce0(grp_fft_64pt_fu_286_out_imag_4_ce0),
    .out_imag_4_we0(grp_fft_64pt_fu_286_out_imag_4_we0),
    .out_imag_4_d0(grp_fft_64pt_fu_286_out_imag_4_d0),
    .out_imag_5_address0(grp_fft_64pt_fu_286_out_imag_5_address0),
    .out_imag_5_ce0(grp_fft_64pt_fu_286_out_imag_5_ce0),
    .out_imag_5_we0(grp_fft_64pt_fu_286_out_imag_5_we0),
    .out_imag_5_d0(grp_fft_64pt_fu_286_out_imag_5_d0),
    .out_imag_6_address0(grp_fft_64pt_fu_286_out_imag_6_address0),
    .out_imag_6_ce0(grp_fft_64pt_fu_286_out_imag_6_ce0),
    .out_imag_6_we0(grp_fft_64pt_fu_286_out_imag_6_we0),
    .out_imag_6_d0(grp_fft_64pt_fu_286_out_imag_6_d0),
    .out_imag_7_address0(grp_fft_64pt_fu_286_out_imag_7_address0),
    .out_imag_7_ce0(grp_fft_64pt_fu_286_out_imag_7_ce0),
    .out_imag_7_we0(grp_fft_64pt_fu_286_out_imag_7_we0),
    .out_imag_7_d0(grp_fft_64pt_fu_286_out_imag_7_d0)
);

sr_fft_sr_fft_Pipeline_VITIS_LOOP_329_2 grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start),
    .ap_done(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_done),
    .ap_idle(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_idle),
    .ap_ready(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_ready),
    .output_0_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_address0),
    .output_0_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_ce0),
    .output_0_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_we0),
    .output_0_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_d0),
    .output_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_address0),
    .output_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_ce0),
    .output_7_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_we0),
    .output_7_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_d0),
    .output_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_address0),
    .output_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_ce0),
    .output_6_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_we0),
    .output_6_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_d0),
    .output_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_address0),
    .output_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_ce0),
    .output_5_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_we0),
    .output_5_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_d0),
    .output_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_address0),
    .output_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_ce0),
    .output_4_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_we0),
    .output_4_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_d0),
    .output_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_address0),
    .output_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_ce0),
    .output_3_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_we0),
    .output_3_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_d0),
    .output_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_address0),
    .output_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_ce0),
    .output_2_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_we0),
    .output_2_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_d0),
    .output_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_address0),
    .output_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_ce0),
    .output_1_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_we0),
    .output_1_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_d0),
    .X_real_0_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_0_address0),
    .X_real_0_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_0_ce0),
    .X_real_0_q0(X_real_0_q0),
    .X_real_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_1_address0),
    .X_real_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_1_ce0),
    .X_real_1_q0(X_real_1_q0),
    .X_real_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_2_address0),
    .X_real_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_2_ce0),
    .X_real_2_q0(X_real_2_q0),
    .X_real_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_3_address0),
    .X_real_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_3_ce0),
    .X_real_3_q0(X_real_3_q0),
    .X_real_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_4_address0),
    .X_real_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_4_ce0),
    .X_real_4_q0(X_real_4_q0),
    .X_real_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_5_address0),
    .X_real_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_5_ce0),
    .X_real_5_q0(X_real_5_q0),
    .X_real_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_6_address0),
    .X_real_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_6_ce0),
    .X_real_6_q0(X_real_6_q0),
    .X_real_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_7_address0),
    .X_real_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_7_ce0),
    .X_real_7_q0(X_real_7_q0),
    .X_imag_0_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_0_address0),
    .X_imag_0_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_0_ce0),
    .X_imag_0_q0(X_imag_0_q0),
    .X_imag_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_1_address0),
    .X_imag_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_1_ce0),
    .X_imag_1_q0(X_imag_1_q0),
    .X_imag_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_2_address0),
    .X_imag_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_2_ce0),
    .X_imag_2_q0(X_imag_2_q0),
    .X_imag_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_3_address0),
    .X_imag_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_3_ce0),
    .X_imag_3_q0(X_imag_3_q0),
    .X_imag_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_4_address0),
    .X_imag_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_4_ce0),
    .X_imag_4_q0(X_imag_4_q0),
    .X_imag_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_5_address0),
    .X_imag_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_5_ce0),
    .X_imag_5_q0(X_imag_5_q0),
    .X_imag_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_6_address0),
    .X_imag_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_6_ce0),
    .X_imag_6_q0(X_imag_6_q0),
    .X_imag_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_7_address0),
    .X_imag_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_7_ce0),
    .X_imag_7_q0(X_imag_7_q0)
);

sr_fft_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_0_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_0_address0),
    .input_0_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_0_ce0),
    .input_0_q0(input_0_q0),
    .input_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_1_address0),
    .input_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_1_ce0),
    .input_1_q0(input_1_q0),
    .input_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_2_address0),
    .input_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_2_ce0),
    .input_2_q0(input_2_q0),
    .input_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_3_address0),
    .input_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_3_ce0),
    .input_3_q0(input_3_q0),
    .input_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_4_address0),
    .input_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_4_ce0),
    .input_4_q0(input_4_q0),
    .input_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_5_address0),
    .input_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_5_ce0),
    .input_5_q0(input_5_q0),
    .input_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_6_address0),
    .input_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_6_ce0),
    .input_6_q0(input_6_q0),
    .input_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_7_address0),
    .input_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_input_7_ce0),
    .input_7_q0(input_7_q0),
    .output_0_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_address0),
    .output_0_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_ce0),
    .output_0_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_we0),
    .output_0_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_0_d0),
    .output_1_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_address0),
    .output_1_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_ce0),
    .output_1_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_we0),
    .output_1_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_1_d0),
    .output_2_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_address0),
    .output_2_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_ce0),
    .output_2_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_we0),
    .output_2_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_2_d0),
    .output_3_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_address0),
    .output_3_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_ce0),
    .output_3_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_we0),
    .output_3_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_3_d0),
    .output_4_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_address0),
    .output_4_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_ce0),
    .output_4_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_we0),
    .output_4_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_4_d0),
    .output_5_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_address0),
    .output_5_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_ce0),
    .output_5_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_we0),
    .output_5_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_5_d0),
    .output_6_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_address0),
    .output_6_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_ce0),
    .output_6_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_we0),
    .output_6_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_6_d0),
    .output_7_address0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_address0),
    .output_7_ce0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_ce0),
    .output_7_we0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_we0),
    .output_7_d0(grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_output_7_d0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft_64pt_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fft_64pt_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_fft_64pt_fu_286_ap_ready == 1'b1)) begin
            grp_fft_64pt_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg <= 1'b1;
        end else if ((grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_ready == 1'b1)) begin
            grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg <= 1'b1;
        end else if ((grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_ready == 1'b1)) begin
            grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_0_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_0_address0 = grp_fft_64pt_fu_286_out_imag_0_address0;
    end else begin
        X_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_0_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_0_ce0 = grp_fft_64pt_fu_286_out_imag_0_ce0;
    end else begin
        X_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_0_we0 = grp_fft_64pt_fu_286_out_imag_0_we0;
    end else begin
        X_imag_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_1_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_1_address0 = grp_fft_64pt_fu_286_out_imag_1_address0;
    end else begin
        X_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_1_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_1_ce0 = grp_fft_64pt_fu_286_out_imag_1_ce0;
    end else begin
        X_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_1_we0 = grp_fft_64pt_fu_286_out_imag_1_we0;
    end else begin
        X_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_2_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_2_address0 = grp_fft_64pt_fu_286_out_imag_2_address0;
    end else begin
        X_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_2_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_2_ce0 = grp_fft_64pt_fu_286_out_imag_2_ce0;
    end else begin
        X_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_2_we0 = grp_fft_64pt_fu_286_out_imag_2_we0;
    end else begin
        X_imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_3_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_3_address0 = grp_fft_64pt_fu_286_out_imag_3_address0;
    end else begin
        X_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_3_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_3_ce0 = grp_fft_64pt_fu_286_out_imag_3_ce0;
    end else begin
        X_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_3_we0 = grp_fft_64pt_fu_286_out_imag_3_we0;
    end else begin
        X_imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_4_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_4_address0 = grp_fft_64pt_fu_286_out_imag_4_address0;
    end else begin
        X_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_4_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_4_ce0 = grp_fft_64pt_fu_286_out_imag_4_ce0;
    end else begin
        X_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_4_we0 = grp_fft_64pt_fu_286_out_imag_4_we0;
    end else begin
        X_imag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_5_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_5_address0 = grp_fft_64pt_fu_286_out_imag_5_address0;
    end else begin
        X_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_5_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_5_ce0 = grp_fft_64pt_fu_286_out_imag_5_ce0;
    end else begin
        X_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_5_we0 = grp_fft_64pt_fu_286_out_imag_5_we0;
    end else begin
        X_imag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_6_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_6_address0 = grp_fft_64pt_fu_286_out_imag_6_address0;
    end else begin
        X_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_6_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_6_ce0 = grp_fft_64pt_fu_286_out_imag_6_ce0;
    end else begin
        X_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_6_we0 = grp_fft_64pt_fu_286_out_imag_6_we0;
    end else begin
        X_imag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_7_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_7_address0 = grp_fft_64pt_fu_286_out_imag_7_address0;
    end else begin
        X_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_imag_7_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_imag_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_7_ce0 = grp_fft_64pt_fu_286_out_imag_7_ce0;
    end else begin
        X_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_imag_7_we0 = grp_fft_64pt_fu_286_out_imag_7_we0;
    end else begin
        X_imag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_0_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_0_address0 = grp_fft_64pt_fu_286_out_real_0_address0;
    end else begin
        X_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_0_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_0_ce0 = grp_fft_64pt_fu_286_out_real_0_ce0;
    end else begin
        X_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_0_we0 = grp_fft_64pt_fu_286_out_real_0_we0;
    end else begin
        X_real_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_1_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_1_address0 = grp_fft_64pt_fu_286_out_real_1_address0;
    end else begin
        X_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_1_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_1_ce0 = grp_fft_64pt_fu_286_out_real_1_ce0;
    end else begin
        X_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_1_we0 = grp_fft_64pt_fu_286_out_real_1_we0;
    end else begin
        X_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_2_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_2_address0 = grp_fft_64pt_fu_286_out_real_2_address0;
    end else begin
        X_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_2_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_2_ce0 = grp_fft_64pt_fu_286_out_real_2_ce0;
    end else begin
        X_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_2_we0 = grp_fft_64pt_fu_286_out_real_2_we0;
    end else begin
        X_real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_3_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_3_address0 = grp_fft_64pt_fu_286_out_real_3_address0;
    end else begin
        X_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_3_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_3_ce0 = grp_fft_64pt_fu_286_out_real_3_ce0;
    end else begin
        X_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_3_we0 = grp_fft_64pt_fu_286_out_real_3_we0;
    end else begin
        X_real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_4_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_4_address0 = grp_fft_64pt_fu_286_out_real_4_address0;
    end else begin
        X_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_4_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_4_ce0 = grp_fft_64pt_fu_286_out_real_4_ce0;
    end else begin
        X_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_4_we0 = grp_fft_64pt_fu_286_out_real_4_we0;
    end else begin
        X_real_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_5_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_5_address0 = grp_fft_64pt_fu_286_out_real_5_address0;
    end else begin
        X_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_5_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_5_ce0 = grp_fft_64pt_fu_286_out_real_5_ce0;
    end else begin
        X_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_5_we0 = grp_fft_64pt_fu_286_out_real_5_we0;
    end else begin
        X_real_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_6_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_6_address0 = grp_fft_64pt_fu_286_out_real_6_address0;
    end else begin
        X_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_6_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_6_ce0 = grp_fft_64pt_fu_286_out_real_6_ce0;
    end else begin
        X_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_6_we0 = grp_fft_64pt_fu_286_out_real_6_we0;
    end else begin
        X_real_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_7_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_7_address0 = grp_fft_64pt_fu_286_out_real_7_address0;
    end else begin
        X_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        X_real_7_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_X_real_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_7_ce0 = grp_fft_64pt_fu_286_out_real_7_ce0;
    end else begin
        X_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        X_real_7_we0 = grp_fft_64pt_fu_286_out_real_7_we0;
    end else begin
        X_real_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_64pt_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_1_address0 = grp_fft_64pt_fu_286_in_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_1_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_address0;
    end else begin
        x_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_1_ce0 = grp_fft_64pt_fu_286_in_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_1_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_ce0;
    end else begin
        x_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_1_ce1 = grp_fft_64pt_fu_286_in_imag_1_ce1;
    end else begin
        x_imag_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_1_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_1_we0;
    end else begin
        x_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_2_address0 = grp_fft_64pt_fu_286_in_imag_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_2_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_address0;
    end else begin
        x_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_2_ce0 = grp_fft_64pt_fu_286_in_imag_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_2_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_ce0;
    end else begin
        x_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_2_ce1 = grp_fft_64pt_fu_286_in_imag_2_ce1;
    end else begin
        x_imag_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_2_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_2_we0;
    end else begin
        x_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_3_address0 = grp_fft_64pt_fu_286_in_imag_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_3_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_address0;
    end else begin
        x_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_3_ce0 = grp_fft_64pt_fu_286_in_imag_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_3_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_ce0;
    end else begin
        x_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_3_ce1 = grp_fft_64pt_fu_286_in_imag_3_ce1;
    end else begin
        x_imag_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_3_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_3_we0;
    end else begin
        x_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_4_address0 = grp_fft_64pt_fu_286_in_imag_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_4_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_address0;
    end else begin
        x_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_4_ce0 = grp_fft_64pt_fu_286_in_imag_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_4_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_ce0;
    end else begin
        x_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_4_ce1 = grp_fft_64pt_fu_286_in_imag_4_ce1;
    end else begin
        x_imag_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_4_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_4_we0;
    end else begin
        x_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_5_address0 = grp_fft_64pt_fu_286_in_imag_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_5_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_address0;
    end else begin
        x_imag_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_5_ce0 = grp_fft_64pt_fu_286_in_imag_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_5_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_ce0;
    end else begin
        x_imag_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_5_ce1 = grp_fft_64pt_fu_286_in_imag_5_ce1;
    end else begin
        x_imag_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_5_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_5_we0;
    end else begin
        x_imag_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_6_address0 = grp_fft_64pt_fu_286_in_imag_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_6_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_address0;
    end else begin
        x_imag_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_6_ce0 = grp_fft_64pt_fu_286_in_imag_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_6_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_ce0;
    end else begin
        x_imag_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_6_ce1 = grp_fft_64pt_fu_286_in_imag_6_ce1;
    end else begin
        x_imag_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_6_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_6_we0;
    end else begin
        x_imag_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_7_address0 = grp_fft_64pt_fu_286_in_imag_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_7_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_address0;
    end else begin
        x_imag_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_7_ce0 = grp_fft_64pt_fu_286_in_imag_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_7_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_ce0;
    end else begin
        x_imag_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_7_ce1 = grp_fft_64pt_fu_286_in_imag_7_ce1;
    end else begin
        x_imag_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_7_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_7_we0;
    end else begin
        x_imag_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_address0 = grp_fft_64pt_fu_286_in_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_address0;
    end else begin
        x_imag_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_ce0 = grp_fft_64pt_fu_286_in_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_ce0;
    end else begin
        x_imag_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_imag_V_ce1 = grp_fft_64pt_fu_286_in_imag_0_ce1;
    end else begin
        x_imag_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_imag_V_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_imag_V_we0;
    end else begin
        x_imag_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_1_address0 = grp_fft_64pt_fu_286_in_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_1_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_address0;
    end else begin
        x_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_1_ce0 = grp_fft_64pt_fu_286_in_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_1_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_ce0;
    end else begin
        x_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_1_ce1 = grp_fft_64pt_fu_286_in_real_1_ce1;
    end else begin
        x_real_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_1_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_1_we0;
    end else begin
        x_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_2_address0 = grp_fft_64pt_fu_286_in_real_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_2_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_address0;
    end else begin
        x_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_2_ce0 = grp_fft_64pt_fu_286_in_real_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_2_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_ce0;
    end else begin
        x_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_2_ce1 = grp_fft_64pt_fu_286_in_real_2_ce1;
    end else begin
        x_real_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_2_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_2_we0;
    end else begin
        x_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_3_address0 = grp_fft_64pt_fu_286_in_real_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_3_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_address0;
    end else begin
        x_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_3_ce0 = grp_fft_64pt_fu_286_in_real_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_3_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_ce0;
    end else begin
        x_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_3_ce1 = grp_fft_64pt_fu_286_in_real_3_ce1;
    end else begin
        x_real_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_3_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_3_we0;
    end else begin
        x_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_4_address0 = grp_fft_64pt_fu_286_in_real_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_4_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_address0;
    end else begin
        x_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_4_ce0 = grp_fft_64pt_fu_286_in_real_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_4_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_ce0;
    end else begin
        x_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_4_ce1 = grp_fft_64pt_fu_286_in_real_4_ce1;
    end else begin
        x_real_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_4_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_4_we0;
    end else begin
        x_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_5_address0 = grp_fft_64pt_fu_286_in_real_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_5_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_address0;
    end else begin
        x_real_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_5_ce0 = grp_fft_64pt_fu_286_in_real_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_5_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_ce0;
    end else begin
        x_real_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_5_ce1 = grp_fft_64pt_fu_286_in_real_5_ce1;
    end else begin
        x_real_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_5_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_5_we0;
    end else begin
        x_real_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_6_address0 = grp_fft_64pt_fu_286_in_real_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_6_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_address0;
    end else begin
        x_real_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_6_ce0 = grp_fft_64pt_fu_286_in_real_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_6_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_ce0;
    end else begin
        x_real_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_6_ce1 = grp_fft_64pt_fu_286_in_real_6_ce1;
    end else begin
        x_real_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_6_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_6_we0;
    end else begin
        x_real_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_7_address0 = grp_fft_64pt_fu_286_in_real_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_7_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_address0;
    end else begin
        x_real_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_7_ce0 = grp_fft_64pt_fu_286_in_real_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_7_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_ce0;
    end else begin
        x_real_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_7_ce1 = grp_fft_64pt_fu_286_in_real_7_ce1;
    end else begin
        x_real_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_7_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_7_we0;
    end else begin
        x_real_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_address0 = grp_fft_64pt_fu_286_in_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_address0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_address0;
    end else begin
        x_real_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_ce0 = grp_fft_64pt_fu_286_in_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_ce0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_ce0;
    end else begin
        x_real_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_real_V_ce1 = grp_fft_64pt_fu_286_in_real_0_ce1;
    end else begin
        x_real_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_real_V_we0 = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_x_real_V_we0;
    end else begin
        x_real_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_fft_64pt_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fft_64pt_fu_286_ap_start = grp_fft_64pt_fu_286_ap_start_reg;

assign grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start = grp_sr_fft_Pipeline_VITIS_LOOP_322_1_fu_234_ap_start_reg;

assign grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start = grp_sr_fft_Pipeline_VITIS_LOOP_329_2_fu_326_ap_start_reg;

endmodule //sr_fft
