
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                                      /* 0x088000b800a01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                              /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R2, c[0x0][0x140];                             /* 0x64c03c00281c000a */
        /*0018*/                   MOV R3, c[0x0][0x144];                             /* 0x64c03c00289c000e */
        /*0020*/                   LD.E R4, [R2];                                     /* 0xc4800000001c0810 */
        /*0028*/                   CAL 0x50;                                          /* 0x1300000010000100 */
        /*0030*/                   ST.E [R2], R4;                                     /* 0xe4800000001c0810 */
        /*0038*/                   MOV RZ, RZ;                                        /* 0xe4c03c007f9c03fe */
                                                                                      /* 0x08a0b8b800b0a0b8 */
        /*0048*/                   EXIT;                                              /* 0x18000000001c003c */
        /*0050*/                   IADD32I R0, R4, -0xd000000;                        /* 0x40798000001c1001 */
        /*0058*/                   ISETP.LE.U32.AND P0, PT, R0, c[0x2][0x0], PT;      /* 0x5b301c40001c001e */
        /*0060*/               @P0 BRA 0x78;                                          /* 0x120000000800003c */
        /*0068*/                   CAL 0xd8;                                          /* 0x1300000034000100 */
        /*0070*/                   BRA 0xd0;                                          /* 0x120000002c1c003c */
        /*0078*/                   MUFU.RSQ R0, R4;                                   /* 0x84000000029c1002 */
                                                                                      /* 0x08a0a0a0a0a0a010 */
        /*0088*/                   FMUL.FTZ R5, R0, R4;                               /* 0xe3408000021c0016 */
        /*0090*/                   FMUL.FTZ R6, R0, 0.5;                              /* 0xc34081f8001c0019 */
        /*0098*/                   F2F.FTZ.F32.F32 R0, -R5;                           /* 0xe5418000029c2802 */
        /*00a0*/                   FFMA R0, R0, R6, c[0x2][0x4];                      /* 0x8c001840009c0002 */
        /*00a8*/                   FFMA R0, R5, R0, R5;                               /* 0xcc001400001c1402 */
        /*00b0*/                   F2F.FTZ.F32.F32 R5, -R0;                           /* 0xe5418000001c2816 */
        /*00b8*/                   FFMA R5, R5, R0, R4;                               /* 0xcc001000001c1416 */
                                                                                      /* 0x0800b000b0a0b800 */
        /*00c8*/                   FFMA.RM R4, R5, R6, R0;                            /* 0xcc400000031c1412 */
        /*00d0*/                   RET;                                               /* 0x19000000001c003c */
        /*00d8*/                   LOP32I.AND R0, R4, 0x7fffffff;                     /* 0x203fffffff9c1000 */
        /*00e0*/                   ISETP.NE.AND P0, PT, R0, RZ, PT;                   /* 0xdb581c007f9c001e */
        /*00e8*/              @!P0 BRA 0x1b0;                                         /* 0x120000006020003c */
        /*00f0*/                   FSETP.LT.FTZ.AND P0, PT, R4, RZ, PT;               /* 0xdd8c1c007f9c101e */
        /*00f8*/              @!P0 BRA 0x118;                                         /* 0x120000000c20003c */
                                                                                      /* 0x08b0b81000b0b810 */
        /*0108*/                   MOV32I R4, 0x7fffffff;                             /* 0x743fffffff9fc012 */
        /*0110*/                   BRA 0x1b0;                                         /* 0x120000004c1c003c */
        /*0118*/                   FSETP.LE.FTZ.AND P0, PT, |R4|, +INF , PT;          /* 0xb59c1ffc001c121d */
        /*0120*/               @P0 BRA 0x138;                                         /* 0x120000000800003c */
        /*0128*/                   FADD.FTZ R4, R4, 1;                                /* 0xc2c081fc001c1011 */
        /*0130*/                   BRA 0x1b0;                                         /* 0x120000003c1c003c */
        /*0138*/                   FSETP.EQ.FTZ.AND P0, PT, |R4|, +INF , PT;          /* 0xb5941ffc001c121d */
                                                                                      /* 0x08a0a0a010a0a000 */
        /*0148*/               @P0 BRA.U 0x1b0;                                       /* 0x120000003000023c */
        /*0150*/              @!P0 FFMA R0, R4, 1.84467440737095516160e+19, RZ;       /* 0x9403fefc00201001 */
        /*0158*/              @!P0 MUFU.RSQ R4, R0;                                   /* 0x8400000002a00012 */
        /*0160*/              @!P0 FMUL.FTZ R5, R4, R0;                               /* 0xe340800000201016 */
        /*0168*/              @!P0 FMUL.FTZ R7, R4, 0.5;                              /* 0xc34081f80020101d */
        /*0170*/              @!P0 F2F.FTZ.F32.F32 R4, -R5;                           /* 0xe541800002a02812 */
        /*0178*/              @!P0 FFMA R4, R4, R7, c[0x2][0x4];                      /* 0x8c001c4000a01012 */
                                                                                      /* 0x0800b800a0a0a0a0 */
        /*0188*/              @!P0 FFMA R4, R5, R4, R5;                               /* 0xcc00140002201412 */
        /*0190*/              @!P0 F2F.FTZ.F32.F32 R5, -R4;                           /* 0xe541800002202816 */
        /*0198*/              @!P0 FFMA R0, R5, R4, R0;                               /* 0xcc00000002201402 */
        /*01a0*/              @!P0 FFMA.RM R0, R0, R7, R4;                            /* 0xcc40100003a00002 */
        /*01a8*/              @!P0 FMUL.FTZ R4, R0, 2.3283064365386962891e-10;        /* 0xc340817c00200011 */
        /*01b0*/                   RET;                                               /* 0x19000000001c003c */
        /*01b8*/                   BRA 0x1b8;                                         /* 0x12007ffffc1c003c */
		......................


