{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/kyle/ece287/Turing/lcd2/lcd.v " "Source file: /home/kyle/ece287/Turing/lcd2/lcd.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1479424700281 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1479424700281 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/kyle/ece287/Turing/lcd2/lcd.v " "Source file: /home/kyle/ece287/Turing/lcd2/lcd.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1479424700292 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1479424700292 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/kyle/ece287/Turing/lcd2/lcd.v " "Source file: /home/kyle/ece287/Turing/lcd2/lcd.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1479424700307 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1479424700307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479424702637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479424702638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 18:18:22 2016 " "Processing started: Thu Nov 17 18:18:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479424702638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479424702638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479424702638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479424702857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(32) " "Verilog HDL warning at lcd.v(32): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479424713339 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(69) " "Verilog HDL warning at lcd.v(69): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1479424713339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424713342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424713342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "/home/kyle/ece287/Turing/lcd2/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479424713342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479424713342 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lcd.v(39) " "Verilog HDL Instantiation warning at lcd.v(39): instance has no name" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479424713343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_controller " "Elaborating entity \"lcd_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1479424713401 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ready_reg lcd.v(25) " "Verilog HDL warning at lcd.v(25): object ready_reg used but never assigned" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1479424713402 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr lcd.v(65) " "Verilog HDL Always Construct warning at lcd.v(65): inferring latch(es) for variable \"instr\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713403 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_buffer lcd.v(65) " "Verilog HDL Always Construct warning at lcd.v(65): inferring latch(es) for variable \"io_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713403 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_reg lcd.v(65) " "Verilog HDL Always Construct warning at lcd.v(65): inferring latch(es) for variable \"en_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713403 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs_reg lcd.v(65) " "Verilog HDL Always Construct warning at lcd.v(65): inferring latch(es) for variable \"rs_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713403 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rw_reg lcd.v(65) " "Verilog HDL Always Construct warning at lcd.v(65): inferring latch(es) for variable \"rw_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713403 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd.v(166) " "Verilog HDL Case Statement warning at lcd.v(166): incomplete case statement has no default case item" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1479424713405 "|lcd_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd.v(166) " "Verilog HDL Case Statement information at lcd.v(166): all case item expressions in this case statement are onehot" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1479424713405 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state lcd.v(81) " "Verilog HDL Always Construct warning at lcd.v(81): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713407 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_start lcd.v(81) " "Verilog HDL Always Construct warning at lcd.v(81): inferring latch(es) for variable \"timer_start\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713407 "|lcd_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prev_state lcd.v(81) " "Verilog HDL Always Construct warning at lcd.v(81): inferring latch(es) for variable \"prev_state\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1479424713407 "|lcd_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ready_reg 0 lcd.v(25) " "Net \"ready_reg\" at lcd.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1479424713408 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.TIMER_SET lcd.v(81) " "Inferred latch for \"prev_state.TIMER_SET\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713410 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.EX_SPIN lcd.v(81) " "Inferred latch for \"prev_state.EX_SPIN\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713410 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.EX_SEND lcd.v(81) " "Inferred latch for \"prev_state.EX_SEND\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713410 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.EX_SETUP lcd.v(81) " "Inferred latch for \"prev_state.EX_SETUP\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713410 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.EX_START lcd.v(81) " "Inferred latch for \"prev_state.EX_START\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.DATA_WAIT lcd.v(81) " "Inferred latch for \"prev_state.DATA_WAIT\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.INC_INSTR lcd.v(81) " "Inferred latch for \"prev_state.INC_INSTR\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.INIT_SEND lcd.v(81) " "Inferred latch for \"prev_state.INIT_SEND\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.INC_ADDR lcd.v(81) " "Inferred latch for \"prev_state.INC_ADDR\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.TURN_ON lcd.v(81) " "Inferred latch for \"prev_state.TURN_ON\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.FUNC_SET lcd.v(81) " "Inferred latch for \"prev_state.FUNC_SET\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.CLEAR lcd.v(81) " "Inferred latch for \"prev_state.CLEAR\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713411 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.WTI lcd.v(81) " "Inferred latch for \"prev_state.WTI\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713412 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_state.INIT_START lcd.v(81) " "Inferred latch for \"prev_state.INIT_START\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713412 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_start lcd.v(81) " "Inferred latch for \"timer_start\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713412 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TIMER_SET lcd.v(81) " "Inferred latch for \"next_state.TIMER_SET\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713412 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EX_SPIN lcd.v(81) " "Inferred latch for \"next_state.EX_SPIN\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713412 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EX_SEND lcd.v(81) " "Inferred latch for \"next_state.EX_SEND\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713412 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EX_SETUP lcd.v(81) " "Inferred latch for \"next_state.EX_SETUP\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713413 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.EX_START lcd.v(81) " "Inferred latch for \"next_state.EX_START\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713413 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_WAIT lcd.v(81) " "Inferred latch for \"next_state.DATA_WAIT\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713413 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INC_INSTR lcd.v(81) " "Inferred latch for \"next_state.INC_INSTR\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713413 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT_SEND lcd.v(81) " "Inferred latch for \"next_state.INIT_SEND\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713413 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INC_ADDR lcd.v(81) " "Inferred latch for \"next_state.INC_ADDR\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713414 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TURN_ON lcd.v(81) " "Inferred latch for \"next_state.TURN_ON\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713414 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FUNC_SET lcd.v(81) " "Inferred latch for \"next_state.FUNC_SET\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713414 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CLEAR lcd.v(81) " "Inferred latch for \"next_state.CLEAR\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713414 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WTI lcd.v(81) " "Inferred latch for \"next_state.WTI\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713414 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT_START lcd.v(81) " "Inferred latch for \"next_state.INIT_START\" at lcd.v(81)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713414 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw_reg lcd.v(65) " "Inferred latch for \"rw_reg\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs_reg lcd.v(65) " "Inferred latch for \"rs_reg\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_reg lcd.v(65) " "Inferred latch for \"en_reg\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[0\] lcd.v(65) " "Inferred latch for \"io_buffer\[0\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[1\] lcd.v(65) " "Inferred latch for \"io_buffer\[1\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[2\] lcd.v(65) " "Inferred latch for \"io_buffer\[2\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[3\] lcd.v(65) " "Inferred latch for \"io_buffer\[3\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[4\] lcd.v(65) " "Inferred latch for \"io_buffer\[4\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[5\] lcd.v(65) " "Inferred latch for \"io_buffer\[5\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[6\] lcd.v(65) " "Inferred latch for \"io_buffer\[6\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[7\] lcd.v(65) " "Inferred latch for \"io_buffer\[7\]\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr.11 lcd.v(65) " "Inferred latch for \"instr.11\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr.10 lcd.v(65) " "Inferred latch for \"instr.10\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr.01 lcd.v(65) " "Inferred latch for \"instr.01\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr.00 lcd.v(65) " "Inferred latch for \"instr.00\" at lcd.v(65)" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1479424713415 "|lcd_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:comb_26 " "Elaborating entity \"timer\" for hierarchy \"timer:comb_26\"" {  } { { "lcd.v" "comb_26" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1479424713428 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1479424714010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424714023 "|lcd_controller|ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "en VCC " "Pin \"en\" is stuck at VCC" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424714023 "|lcd_controller|en"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs GND " "Pin \"rs\" is stuck at GND" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424714023 "|lcd_controller|rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw VCC " "Pin \"rw\" is stuck at VCC" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479424714023 "|lcd_controller|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1479424714023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1479424714027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kyle/ece287/Turing/lcd2/output_files/lcd.map.smsg " "Generated suppressed messages file /home/kyle/ece287/Turing/lcd2/output_files/lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1479424714044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1479424714131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714131 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ex " "No output dependent on input pin \"ex\"" {  } { { "lcd.v" "" { Text "/home/kyle/ece287/Turing/lcd2/lcd.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479424714174 "|lcd_controller|ex"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1479424714174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1479424714175 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1479424714175 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1479424714175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1479424714175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479424714197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 18:18:34 2016 " "Processing ended: Thu Nov 17 18:18:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479424714197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479424714197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479424714197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479424714197 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479424720199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479424720200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 18:18:39 2016 " "Processing started: Thu Nov 17 18:18:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479424720200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479424720200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd -c lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479424720200 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479424720256 ""}
{ "Info" "0" "" "Project  = lcd" {  } {  } 0 0 "Project  = lcd" 0 0 "Fitter" 0 0 1479424720257 ""}
{ "Info" "0" "" "Revision = lcd" {  } {  } 0 0 "Revision = lcd" 0 0 "Fitter" 0 0 1479424720257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1479424720360 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479424720364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479424720465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479424720465 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479424720875 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1479424720880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1479424720927 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479424720927 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/kyle/ece287/Turing/lcd2/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424720930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/kyle/ece287/Turing/lcd2/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424720930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/kyle/ece287/Turing/lcd2/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424720930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/kyle/ece287/Turing/lcd2/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424720930 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/programs/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/kyle/ece287/Turing/lcd2/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1479424720930 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479424720930 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479424720931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479424721781 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd.sdc " "Synopsys Design Constraints File file not found: 'lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1479424721951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1479424721951 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1479424721952 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1479424721952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1479424721953 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1479424721953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1479424721953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479424721955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479424721956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479424721956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479424721956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479424721957 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479424721957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479424721957 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479424721957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479424721957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1479424721957 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479424721957 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 11 4 8 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 11 input, 4 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1479424721959 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1479424721959 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479424721959 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1479424721960 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1479424721960 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479424721960 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424721988 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479424721994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479424725337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479424725456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479424725510 ""}
