|c5gx_devkit_DUT
clk_50 => clock_divider_v1:inst0.clock_in
clk_50 => sw_debouncer:inst0a.clk
clk_50 => myGalvo_v2:inst1.clk
key0 => sw_debouncer:inst0a.resetn
key0 => myGalvo_v2:inst1.resetn_in
key0 => ledg0.DATAIN
key1 => ~NO_FANOUT~
key2 => ~NO_FANOUT~
key3 => ~NO_FANOUT~
sw0 => sw_debouncer:inst0a.sw_in
sw1 => ~NO_FANOUT~
sw2 => ~NO_FANOUT~
sw3 => ~NO_FANOUT~
ledg0 <= key0.DB_MAX_OUTPUT_PORT_TYPE
ledg1 <= ledg1.DB_MAX_OUTPUT_PORT_TYPE
ledg2 <= ledg2.DB_MAX_OUTPUT_PORT_TYPE
ledg3 <= ledg3.DB_MAX_OUTPUT_PORT_TYPE
ledr0 <= clock_divider_v1:inst0.clock_out
ledr1 <= ledr1.DB_MAX_OUTPUT_PORT_TYPE
ledr2 <= ledr2.DB_MAX_OUTPUT_PORT_TYPE
ledr3 <= comb.DB_MAX_OUTPUT_PORT_TYPE
gpio_d[0] <= myGalvo_v2:inst1.galvo_ydata_xy2
gpio_d[1] <= <GND>
gpio_d[2] <= myGalvo_v2:inst1.galvo_xdata_xy2
gpio_d[3] <= <GND>
gpio_d[4] <= myGalvo_v2:inst1.galvo_sync_xy2
gpio_d[5] <= <GND>
gpio_d[6] <= myGalvo_v2:inst1.galvo_clock_xy2
gpio_d[7] <= <GND>
gpio_d[8] <= myGalvo_v2:inst1.galvo_line_sync
gpio_d[9] <= <GND>
gpio_d[10] <= <GND>
gpio_d[11] <= <GND>
gpio_d[12] <= <GND>
gpio_d[13] <= <GND>
gpio_d[14] <= <GND>
gpio_d[15] <= <GND>
gpio_d[16] <= <GND>
gpio_d[17] <= <GND>
gpio_d[18] <= <GND>
gpio_d[19] <= <GND>
gpio_d[20] <= <GND>
gpio_d[21] <= <GND>
gpio_d[22] <= <GND>
gpio_d[23] <= <GND>
gpio_d[24] <= <GND>
gpio_d[25] <= <GND>
gpio_d[26] <= <GND>
gpio_d[27] <= <GND>
gpio_d[28] <= <GND>
gpio_d[29] <= <GND>
gpio_d[30] <= <GND>
gpio_d[31] <= <GND>
gpio_d[32] <= <GND>
gpio_d[33] <= <GND>
gpio_d[34] <= <GND>
gpio_d[35] <= <GND>


|c5gx_devkit_DUT|clock_divider_v1:inst0
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_in => counter[22].CLK
clock_in => counter[23].CLK
clock_in => counter[24].CLK
clock_in => counter[25].CLK
clock_in => counter[26].CLK
clock_in => counter[27].CLK
clock_out <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|sw_debouncer:inst0a
clk => clock_divider_v1:inst0.clock_in
resetn => sw_out_w.ACLR
sw_in => sw_out_w.DATAIN
sw_out <= sw_out_w.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_in => counter[22].CLK
clock_in => counter[23].CLK
clock_in => counter[24].CLK
clock_in => counter[25].CLK
clock_in => counter[26].CLK
clock_in => counter[27].CLK
clock_out <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1
clk => dff2_sync:inst0a.clk
clk => galvo_busy.CLK
clk => reset.CLK
clk => dff2_sync:inst0b.clk
clk => clock_divider_v1:inst1.clock_in
clk => galvo_memory:inst4.clk
clk => frame_generator_xy2:inst5.clk
galvo_busy_in => dff2_sync:inst0a.d_in
resetn_in => dff2_sync:inst0b.d_in
galvo_ydata_xy2 <= frame_generator_xy2:inst5.galvo_ydata_xy2
galvo_xdata_xy2 <= frame_generator_xy2:inst5.galvo_xdata_xy2
galvo_sync_xy2 <= frame_generator_xy2:inst5.galvo_sync_xy2
galvo_clock_xy2 <= frame_generator_xy2:inst5.galvo_clock_xy2
galvo_line_sync <= frame_generator_xy2:inst5.galvo_line_sync


|c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0a
clk => dff2.CLK
clk => dff1.CLK
resetn => dff2.ACLR
resetn => dff1.ACLR
d_in => dff1.DATAIN
q_out <= dff2.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0b
clk => dff2.CLK
clk => dff1.CLK
resetn => dff2.ACLR
resetn => dff1.ACLR
d_in => dff1.DATAIN
q_out <= dff2.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0c
clk => dff2.CLK
clk => dff1.CLK
resetn => dff2.ACLR
resetn => dff1.ACLR
d_in => dff1.DATAIN
q_out <= dff2.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_in => counter[22].CLK
clock_in => counter[23].CLK
clock_in => counter[24].CLK
clock_in => counter[25].CLK
clock_in => counter[26].CLK
clock_in => counter[27].CLK
clock_out <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2
clock_in => counter[0].CLK
clock_in => counter[1].CLK
clock_in => counter[2].CLK
clock_in => counter[3].CLK
clock_in => counter[4].CLK
clock_in => counter[5].CLK
clock_in => counter[6].CLK
clock_in => counter[7].CLK
clock_in => counter[8].CLK
clock_in => counter[9].CLK
clock_in => counter[10].CLK
clock_in => counter[11].CLK
clock_in => counter[12].CLK
clock_in => counter[13].CLK
clock_in => counter[14].CLK
clock_in => counter[15].CLK
clock_in => counter[16].CLK
clock_in => counter[17].CLK
clock_in => counter[18].CLK
clock_in => counter[19].CLK
clock_in => counter[20].CLK
clock_in => counter[21].CLK
clock_in => counter[22].CLK
clock_in => counter[23].CLK
clock_in => counter[24].CLK
clock_in => counter[25].CLK
clock_in => counter[26].CLK
clock_in => counter[27].CLK
clock_out <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|binary_counter_v1:inst3
clk => cout~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cout~reg0.ENA
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cout.OUTPUTSELECT
q[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= cnt[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= cnt[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= cnt[13].DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4
clk => ~NO_FANOUT~
resetn => ~NO_FANOUT~
rdaddr[0] => RAM16kx16bits:inst1.rdaddress[0]
rdaddr[0] => RAM16kx16bitsA:inst2.rdaddress[0]
rdaddr[0] => RAM16kx1bit:inst3.rdaddress[0]
rdaddr[1] => RAM16kx16bits:inst1.rdaddress[1]
rdaddr[1] => RAM16kx16bitsA:inst2.rdaddress[1]
rdaddr[1] => RAM16kx1bit:inst3.rdaddress[1]
rdaddr[2] => RAM16kx16bits:inst1.rdaddress[2]
rdaddr[2] => RAM16kx16bitsA:inst2.rdaddress[2]
rdaddr[2] => RAM16kx1bit:inst3.rdaddress[2]
rdaddr[3] => RAM16kx16bits:inst1.rdaddress[3]
rdaddr[3] => RAM16kx16bitsA:inst2.rdaddress[3]
rdaddr[3] => RAM16kx1bit:inst3.rdaddress[3]
rdaddr[4] => RAM16kx16bits:inst1.rdaddress[4]
rdaddr[4] => RAM16kx16bitsA:inst2.rdaddress[4]
rdaddr[4] => RAM16kx1bit:inst3.rdaddress[4]
rdaddr[5] => RAM16kx16bits:inst1.rdaddress[5]
rdaddr[5] => RAM16kx16bitsA:inst2.rdaddress[5]
rdaddr[5] => RAM16kx1bit:inst3.rdaddress[5]
rdaddr[6] => RAM16kx16bits:inst1.rdaddress[6]
rdaddr[6] => RAM16kx16bitsA:inst2.rdaddress[6]
rdaddr[6] => RAM16kx1bit:inst3.rdaddress[6]
rdaddr[7] => RAM16kx16bits:inst1.rdaddress[7]
rdaddr[7] => RAM16kx16bitsA:inst2.rdaddress[7]
rdaddr[7] => RAM16kx1bit:inst3.rdaddress[7]
rdaddr[8] => RAM16kx16bits:inst1.rdaddress[8]
rdaddr[8] => RAM16kx16bitsA:inst2.rdaddress[8]
rdaddr[8] => RAM16kx1bit:inst3.rdaddress[8]
rdaddr[9] => RAM16kx16bits:inst1.rdaddress[9]
rdaddr[9] => RAM16kx16bitsA:inst2.rdaddress[9]
rdaddr[9] => RAM16kx1bit:inst3.rdaddress[9]
rdaddr[10] => RAM16kx16bits:inst1.rdaddress[10]
rdaddr[10] => RAM16kx16bitsA:inst2.rdaddress[10]
rdaddr[10] => RAM16kx1bit:inst3.rdaddress[10]
rdaddr[11] => RAM16kx16bits:inst1.rdaddress[11]
rdaddr[11] => RAM16kx16bitsA:inst2.rdaddress[11]
rdaddr[11] => RAM16kx1bit:inst3.rdaddress[11]
rdaddr[12] => RAM16kx16bits:inst1.rdaddress[12]
rdaddr[12] => RAM16kx16bitsA:inst2.rdaddress[12]
rdaddr[12] => RAM16kx1bit:inst3.rdaddress[12]
rdaddr[13] => RAM16kx16bits:inst1.rdaddress[13]
rdaddr[13] => RAM16kx16bitsA:inst2.rdaddress[13]
rdaddr[13] => RAM16kx1bit:inst3.rdaddress[13]
rdclk => RAM16kx16bits:inst1.rdclock
rdclk => RAM16kx16bitsA:inst2.rdclock
rdclk => RAM16kx1bit:inst3.rdclock
rden => RAM16kx16bits:inst1.rden
rden => RAM16kx16bitsA:inst2.rden
rden => RAM16kx1bit:inst3.rden
wraddr[0] => RAM16kx16bits:inst1.wraddress[0]
wraddr[0] => RAM16kx16bitsA:inst2.wraddress[0]
wraddr[0] => RAM16kx1bit:inst3.wraddress[0]
wraddr[1] => RAM16kx16bits:inst1.wraddress[1]
wraddr[1] => RAM16kx16bitsA:inst2.wraddress[1]
wraddr[1] => RAM16kx1bit:inst3.wraddress[1]
wraddr[2] => RAM16kx16bits:inst1.wraddress[2]
wraddr[2] => RAM16kx16bitsA:inst2.wraddress[2]
wraddr[2] => RAM16kx1bit:inst3.wraddress[2]
wraddr[3] => RAM16kx16bits:inst1.wraddress[3]
wraddr[3] => RAM16kx16bitsA:inst2.wraddress[3]
wraddr[3] => RAM16kx1bit:inst3.wraddress[3]
wraddr[4] => RAM16kx16bits:inst1.wraddress[4]
wraddr[4] => RAM16kx16bitsA:inst2.wraddress[4]
wraddr[4] => RAM16kx1bit:inst3.wraddress[4]
wraddr[5] => RAM16kx16bits:inst1.wraddress[5]
wraddr[5] => RAM16kx16bitsA:inst2.wraddress[5]
wraddr[5] => RAM16kx1bit:inst3.wraddress[5]
wraddr[6] => RAM16kx16bits:inst1.wraddress[6]
wraddr[6] => RAM16kx16bitsA:inst2.wraddress[6]
wraddr[6] => RAM16kx1bit:inst3.wraddress[6]
wraddr[7] => RAM16kx16bits:inst1.wraddress[7]
wraddr[7] => RAM16kx16bitsA:inst2.wraddress[7]
wraddr[7] => RAM16kx1bit:inst3.wraddress[7]
wraddr[8] => RAM16kx16bits:inst1.wraddress[8]
wraddr[8] => RAM16kx16bitsA:inst2.wraddress[8]
wraddr[8] => RAM16kx1bit:inst3.wraddress[8]
wraddr[9] => RAM16kx16bits:inst1.wraddress[9]
wraddr[9] => RAM16kx16bitsA:inst2.wraddress[9]
wraddr[9] => RAM16kx1bit:inst3.wraddress[9]
wraddr[10] => RAM16kx16bits:inst1.wraddress[10]
wraddr[10] => RAM16kx16bitsA:inst2.wraddress[10]
wraddr[10] => RAM16kx1bit:inst3.wraddress[10]
wraddr[11] => RAM16kx16bits:inst1.wraddress[11]
wraddr[11] => RAM16kx16bitsA:inst2.wraddress[11]
wraddr[11] => RAM16kx1bit:inst3.wraddress[11]
wraddr[12] => RAM16kx16bits:inst1.wraddress[12]
wraddr[12] => RAM16kx16bitsA:inst2.wraddress[12]
wraddr[12] => RAM16kx1bit:inst3.wraddress[12]
wraddr[13] => RAM16kx16bits:inst1.wraddress[13]
wraddr[13] => RAM16kx16bitsA:inst2.wraddress[13]
wraddr[13] => RAM16kx1bit:inst3.wraddress[13]
wrclk => RAM16kx16bits:inst1.wrclock
wrclk => RAM16kx16bitsA:inst2.wrclock
wrclk => RAM16kx1bit:inst3.wrclock
wren => RAM16kx16bits:inst1.wren
wren => RAM16kx16bitsA:inst2.wren
wren => RAM16kx1bit:inst3.wren
ram_posx_in[0] => RAM16kx16bits:inst1.data[0]
ram_posx_in[1] => RAM16kx16bits:inst1.data[1]
ram_posx_in[2] => RAM16kx16bits:inst1.data[2]
ram_posx_in[3] => RAM16kx16bits:inst1.data[3]
ram_posx_in[4] => RAM16kx16bits:inst1.data[4]
ram_posx_in[5] => RAM16kx16bits:inst1.data[5]
ram_posx_in[6] => RAM16kx16bits:inst1.data[6]
ram_posx_in[7] => RAM16kx16bits:inst1.data[7]
ram_posx_in[8] => RAM16kx16bits:inst1.data[8]
ram_posx_in[9] => RAM16kx16bits:inst1.data[9]
ram_posx_in[10] => RAM16kx16bits:inst1.data[10]
ram_posx_in[11] => RAM16kx16bits:inst1.data[11]
ram_posx_in[12] => RAM16kx16bits:inst1.data[12]
ram_posx_in[13] => RAM16kx16bits:inst1.data[13]
ram_posx_in[14] => RAM16kx16bits:inst1.data[14]
ram_posx_in[15] => RAM16kx16bits:inst1.data[15]
ram_posy_in[0] => RAM16kx16bitsA:inst2.data[0]
ram_posy_in[1] => RAM16kx16bitsA:inst2.data[1]
ram_posy_in[2] => RAM16kx16bitsA:inst2.data[2]
ram_posy_in[3] => RAM16kx16bitsA:inst2.data[3]
ram_posy_in[4] => RAM16kx16bitsA:inst2.data[4]
ram_posy_in[5] => RAM16kx16bitsA:inst2.data[5]
ram_posy_in[6] => RAM16kx16bitsA:inst2.data[6]
ram_posy_in[7] => RAM16kx16bitsA:inst2.data[7]
ram_posy_in[8] => RAM16kx16bitsA:inst2.data[8]
ram_posy_in[9] => RAM16kx16bitsA:inst2.data[9]
ram_posy_in[10] => RAM16kx16bitsA:inst2.data[10]
ram_posy_in[11] => RAM16kx16bitsA:inst2.data[11]
ram_posy_in[12] => RAM16kx16bitsA:inst2.data[12]
ram_posy_in[13] => RAM16kx16bitsA:inst2.data[13]
ram_posy_in[14] => RAM16kx16bitsA:inst2.data[14]
ram_posy_in[15] => RAM16kx16bitsA:inst2.data[15]
ram_line_sync_in => RAM16kx1bit:inst3.data[0]
ram_posx_out[0] <= RAM16kx16bits:inst1.q[0]
ram_posx_out[1] <= RAM16kx16bits:inst1.q[1]
ram_posx_out[2] <= RAM16kx16bits:inst1.q[2]
ram_posx_out[3] <= RAM16kx16bits:inst1.q[3]
ram_posx_out[4] <= RAM16kx16bits:inst1.q[4]
ram_posx_out[5] <= RAM16kx16bits:inst1.q[5]
ram_posx_out[6] <= RAM16kx16bits:inst1.q[6]
ram_posx_out[7] <= RAM16kx16bits:inst1.q[7]
ram_posx_out[8] <= RAM16kx16bits:inst1.q[8]
ram_posx_out[9] <= RAM16kx16bits:inst1.q[9]
ram_posx_out[10] <= RAM16kx16bits:inst1.q[10]
ram_posx_out[11] <= RAM16kx16bits:inst1.q[11]
ram_posx_out[12] <= RAM16kx16bits:inst1.q[12]
ram_posx_out[13] <= RAM16kx16bits:inst1.q[13]
ram_posx_out[14] <= RAM16kx16bits:inst1.q[14]
ram_posx_out[15] <= RAM16kx16bits:inst1.q[15]
ram_posy_out[0] <= RAM16kx16bitsA:inst2.q[0]
ram_posy_out[1] <= RAM16kx16bitsA:inst2.q[1]
ram_posy_out[2] <= RAM16kx16bitsA:inst2.q[2]
ram_posy_out[3] <= RAM16kx16bitsA:inst2.q[3]
ram_posy_out[4] <= RAM16kx16bitsA:inst2.q[4]
ram_posy_out[5] <= RAM16kx16bitsA:inst2.q[5]
ram_posy_out[6] <= RAM16kx16bitsA:inst2.q[6]
ram_posy_out[7] <= RAM16kx16bitsA:inst2.q[7]
ram_posy_out[8] <= RAM16kx16bitsA:inst2.q[8]
ram_posy_out[9] <= RAM16kx16bitsA:inst2.q[9]
ram_posy_out[10] <= RAM16kx16bitsA:inst2.q[10]
ram_posy_out[11] <= RAM16kx16bitsA:inst2.q[11]
ram_posy_out[12] <= RAM16kx16bitsA:inst2.q[12]
ram_posy_out[13] <= RAM16kx16bitsA:inst2.q[13]
ram_posy_out[14] <= RAM16kx16bitsA:inst2.q[14]
ram_posy_out[15] <= RAM16kx16bitsA:inst2.q[15]
ram_line_sync_out <= RAM16kx1bit:inst3.q[0]


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_5sv1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_5sv1:auto_generated.rden_b
data_a[0] => altsyncram_5sv1:auto_generated.data_a[0]
data_a[1] => altsyncram_5sv1:auto_generated.data_a[1]
data_a[2] => altsyncram_5sv1:auto_generated.data_a[2]
data_a[3] => altsyncram_5sv1:auto_generated.data_a[3]
data_a[4] => altsyncram_5sv1:auto_generated.data_a[4]
data_a[5] => altsyncram_5sv1:auto_generated.data_a[5]
data_a[6] => altsyncram_5sv1:auto_generated.data_a[6]
data_a[7] => altsyncram_5sv1:auto_generated.data_a[7]
data_a[8] => altsyncram_5sv1:auto_generated.data_a[8]
data_a[9] => altsyncram_5sv1:auto_generated.data_a[9]
data_a[10] => altsyncram_5sv1:auto_generated.data_a[10]
data_a[11] => altsyncram_5sv1:auto_generated.data_a[11]
data_a[12] => altsyncram_5sv1:auto_generated.data_a[12]
data_a[13] => altsyncram_5sv1:auto_generated.data_a[13]
data_a[14] => altsyncram_5sv1:auto_generated.data_a[14]
data_a[15] => altsyncram_5sv1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_5sv1:auto_generated.address_a[0]
address_a[1] => altsyncram_5sv1:auto_generated.address_a[1]
address_a[2] => altsyncram_5sv1:auto_generated.address_a[2]
address_a[3] => altsyncram_5sv1:auto_generated.address_a[3]
address_a[4] => altsyncram_5sv1:auto_generated.address_a[4]
address_a[5] => altsyncram_5sv1:auto_generated.address_a[5]
address_a[6] => altsyncram_5sv1:auto_generated.address_a[6]
address_a[7] => altsyncram_5sv1:auto_generated.address_a[7]
address_a[8] => altsyncram_5sv1:auto_generated.address_a[8]
address_a[9] => altsyncram_5sv1:auto_generated.address_a[9]
address_a[10] => altsyncram_5sv1:auto_generated.address_a[10]
address_a[11] => altsyncram_5sv1:auto_generated.address_a[11]
address_a[12] => altsyncram_5sv1:auto_generated.address_a[12]
address_a[13] => altsyncram_5sv1:auto_generated.address_a[13]
address_b[0] => altsyncram_5sv1:auto_generated.address_b[0]
address_b[1] => altsyncram_5sv1:auto_generated.address_b[1]
address_b[2] => altsyncram_5sv1:auto_generated.address_b[2]
address_b[3] => altsyncram_5sv1:auto_generated.address_b[3]
address_b[4] => altsyncram_5sv1:auto_generated.address_b[4]
address_b[5] => altsyncram_5sv1:auto_generated.address_b[5]
address_b[6] => altsyncram_5sv1:auto_generated.address_b[6]
address_b[7] => altsyncram_5sv1:auto_generated.address_b[7]
address_b[8] => altsyncram_5sv1:auto_generated.address_b[8]
address_b[9] => altsyncram_5sv1:auto_generated.address_b[9]
address_b[10] => altsyncram_5sv1:auto_generated.address_b[10]
address_b[11] => altsyncram_5sv1:auto_generated.address_b[11]
address_b[12] => altsyncram_5sv1:auto_generated.address_b[12]
address_b[13] => altsyncram_5sv1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sv1:auto_generated.clock0
clock1 => altsyncram_5sv1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_5sv1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5sv1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5sv1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5sv1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5sv1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5sv1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5sv1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5sv1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5sv1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5sv1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5sv1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5sv1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5sv1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5sv1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5sv1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5sv1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_4hb:mux3.result[0]
q_b[1] <= mux_4hb:mux3.result[1]
q_b[2] <= mux_4hb:mux3.result[2]
q_b[3] <= mux_4hb:mux3.result[3]
q_b[4] <= mux_4hb:mux3.result[4]
q_b[5] <= mux_4hb:mux3.result[5]
q_b[6] <= mux_4hb:mux3.result[6]
q_b[7] <= mux_4hb:mux3.result[7]
q_b[8] <= mux_4hb:mux3.result[8]
q_b[9] <= mux_4hb:mux3.result[9]
q_b[10] <= mux_4hb:mux3.result[10]
q_b[11] <= mux_4hb:mux3.result[11]
q_b[12] <= mux_4hb:mux3.result[12]
q_b[13] <= mux_4hb:mux3.result[13]
q_b[14] <= mux_4hb:mux3.result[14]
q_b[15] <= mux_4hb:mux3.result[15]
rden_b => decode_5la:rden_decode_b.enable
rden_b => address_reg_b[0].ENA
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|decode_5la:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|mux_4hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_6sv1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_6sv1:auto_generated.rden_b
data_a[0] => altsyncram_6sv1:auto_generated.data_a[0]
data_a[1] => altsyncram_6sv1:auto_generated.data_a[1]
data_a[2] => altsyncram_6sv1:auto_generated.data_a[2]
data_a[3] => altsyncram_6sv1:auto_generated.data_a[3]
data_a[4] => altsyncram_6sv1:auto_generated.data_a[4]
data_a[5] => altsyncram_6sv1:auto_generated.data_a[5]
data_a[6] => altsyncram_6sv1:auto_generated.data_a[6]
data_a[7] => altsyncram_6sv1:auto_generated.data_a[7]
data_a[8] => altsyncram_6sv1:auto_generated.data_a[8]
data_a[9] => altsyncram_6sv1:auto_generated.data_a[9]
data_a[10] => altsyncram_6sv1:auto_generated.data_a[10]
data_a[11] => altsyncram_6sv1:auto_generated.data_a[11]
data_a[12] => altsyncram_6sv1:auto_generated.data_a[12]
data_a[13] => altsyncram_6sv1:auto_generated.data_a[13]
data_a[14] => altsyncram_6sv1:auto_generated.data_a[14]
data_a[15] => altsyncram_6sv1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_6sv1:auto_generated.address_a[0]
address_a[1] => altsyncram_6sv1:auto_generated.address_a[1]
address_a[2] => altsyncram_6sv1:auto_generated.address_a[2]
address_a[3] => altsyncram_6sv1:auto_generated.address_a[3]
address_a[4] => altsyncram_6sv1:auto_generated.address_a[4]
address_a[5] => altsyncram_6sv1:auto_generated.address_a[5]
address_a[6] => altsyncram_6sv1:auto_generated.address_a[6]
address_a[7] => altsyncram_6sv1:auto_generated.address_a[7]
address_a[8] => altsyncram_6sv1:auto_generated.address_a[8]
address_a[9] => altsyncram_6sv1:auto_generated.address_a[9]
address_a[10] => altsyncram_6sv1:auto_generated.address_a[10]
address_a[11] => altsyncram_6sv1:auto_generated.address_a[11]
address_a[12] => altsyncram_6sv1:auto_generated.address_a[12]
address_a[13] => altsyncram_6sv1:auto_generated.address_a[13]
address_b[0] => altsyncram_6sv1:auto_generated.address_b[0]
address_b[1] => altsyncram_6sv1:auto_generated.address_b[1]
address_b[2] => altsyncram_6sv1:auto_generated.address_b[2]
address_b[3] => altsyncram_6sv1:auto_generated.address_b[3]
address_b[4] => altsyncram_6sv1:auto_generated.address_b[4]
address_b[5] => altsyncram_6sv1:auto_generated.address_b[5]
address_b[6] => altsyncram_6sv1:auto_generated.address_b[6]
address_b[7] => altsyncram_6sv1:auto_generated.address_b[7]
address_b[8] => altsyncram_6sv1:auto_generated.address_b[8]
address_b[9] => altsyncram_6sv1:auto_generated.address_b[9]
address_b[10] => altsyncram_6sv1:auto_generated.address_b[10]
address_b[11] => altsyncram_6sv1:auto_generated.address_b[11]
address_b[12] => altsyncram_6sv1:auto_generated.address_b[12]
address_b[13] => altsyncram_6sv1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6sv1:auto_generated.clock0
clock1 => altsyncram_6sv1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_6sv1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6sv1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6sv1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6sv1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6sv1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6sv1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6sv1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6sv1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6sv1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6sv1:auto_generated.q_b[9]
q_b[10] <= altsyncram_6sv1:auto_generated.q_b[10]
q_b[11] <= altsyncram_6sv1:auto_generated.q_b[11]
q_b[12] <= altsyncram_6sv1:auto_generated.q_b[12]
q_b[13] <= altsyncram_6sv1:auto_generated.q_b[13]
q_b[14] <= altsyncram_6sv1:auto_generated.q_b[14]
q_b[15] <= altsyncram_6sv1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_4hb:mux3.result[0]
q_b[1] <= mux_4hb:mux3.result[1]
q_b[2] <= mux_4hb:mux3.result[2]
q_b[3] <= mux_4hb:mux3.result[3]
q_b[4] <= mux_4hb:mux3.result[4]
q_b[5] <= mux_4hb:mux3.result[5]
q_b[6] <= mux_4hb:mux3.result[6]
q_b[7] <= mux_4hb:mux3.result[7]
q_b[8] <= mux_4hb:mux3.result[8]
q_b[9] <= mux_4hb:mux3.result[9]
q_b[10] <= mux_4hb:mux3.result[10]
q_b[11] <= mux_4hb:mux3.result[11]
q_b[12] <= mux_4hb:mux3.result[12]
q_b[13] <= mux_4hb:mux3.result[13]
q_b[14] <= mux_4hb:mux3.result[14]
q_b[15] <= mux_4hb:mux3.result[15]
rden_b => decode_5la:rden_decode_b.enable
rden_b => address_reg_b[0].ENA
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|decode_5la:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|mux_4hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3
data[0] => data[0].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_k502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_k502:auto_generated.rden_b
data_a[0] => altsyncram_k502:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k502:auto_generated.address_a[0]
address_a[1] => altsyncram_k502:auto_generated.address_a[1]
address_a[2] => altsyncram_k502:auto_generated.address_a[2]
address_a[3] => altsyncram_k502:auto_generated.address_a[3]
address_a[4] => altsyncram_k502:auto_generated.address_a[4]
address_a[5] => altsyncram_k502:auto_generated.address_a[5]
address_a[6] => altsyncram_k502:auto_generated.address_a[6]
address_a[7] => altsyncram_k502:auto_generated.address_a[7]
address_a[8] => altsyncram_k502:auto_generated.address_a[8]
address_a[9] => altsyncram_k502:auto_generated.address_a[9]
address_a[10] => altsyncram_k502:auto_generated.address_a[10]
address_a[11] => altsyncram_k502:auto_generated.address_a[11]
address_a[12] => altsyncram_k502:auto_generated.address_a[12]
address_a[13] => altsyncram_k502:auto_generated.address_a[13]
address_b[0] => altsyncram_k502:auto_generated.address_b[0]
address_b[1] => altsyncram_k502:auto_generated.address_b[1]
address_b[2] => altsyncram_k502:auto_generated.address_b[2]
address_b[3] => altsyncram_k502:auto_generated.address_b[3]
address_b[4] => altsyncram_k502:auto_generated.address_b[4]
address_b[5] => altsyncram_k502:auto_generated.address_b[5]
address_b[6] => altsyncram_k502:auto_generated.address_b[6]
address_b[7] => altsyncram_k502:auto_generated.address_b[7]
address_b[8] => altsyncram_k502:auto_generated.address_b[8]
address_b[9] => altsyncram_k502:auto_generated.address_b[9]
address_b[10] => altsyncram_k502:auto_generated.address_b[10]
address_b[11] => altsyncram_k502:auto_generated.address_b[11]
address_b[12] => altsyncram_k502:auto_generated.address_b[12]
address_b[13] => altsyncram_k502:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k502:auto_generated.clock0
clock1 => altsyncram_k502:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_k502:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => decode_5la:decode2.data[0]
address_a[13] => decode_5la:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
q_b[0] <= mux_efb:mux3.result[0]
rden_b => decode_5la:rden_decode_b.enable
rden_b => address_reg_b[0].ENA
wren_a => decode_5la:decode2.enable
wren_a => decode_5la:wren_decode_a.enable


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|decode_5la:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|decode_5la:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|decode_5la:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|mux_efb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5
clk => pulse_gen_ena:inst00.clk
clk => line_sync_reg.CLK
clk => posy_reg[0].CLK
clk => posy_reg[1].CLK
clk => posy_reg[2].CLK
clk => posy_reg[3].CLK
clk => posy_reg[4].CLK
clk => posy_reg[5].CLK
clk => posy_reg[6].CLK
clk => posy_reg[7].CLK
clk => posy_reg[8].CLK
clk => posy_reg[9].CLK
clk => posy_reg[10].CLK
clk => posy_reg[11].CLK
clk => posy_reg[12].CLK
clk => posy_reg[13].CLK
clk => posy_reg[14].CLK
clk => posy_reg[15].CLK
clk => posx_reg[0].CLK
clk => posx_reg[1].CLK
clk => posx_reg[2].CLK
clk => posx_reg[3].CLK
clk => posx_reg[4].CLK
clk => posx_reg[5].CLK
clk => posx_reg[6].CLK
clk => posx_reg[7].CLK
clk => posx_reg[8].CLK
clk => posx_reg[9].CLK
clk => posx_reg[10].CLK
clk => posx_reg[11].CLK
clk => posx_reg[12].CLK
clk => posx_reg[13].CLK
clk => posx_reg[14].CLK
clk => posx_reg[15].CLK
clk => word2[0].CLK
clk => word2[1].CLK
clk => word2[2].CLK
clk => word2[3].CLK
clk => word2[4].CLK
clk => word2[5].CLK
clk => word2[6].CLK
clk => word2[7].CLK
clk => word2[8].CLK
clk => word2[9].CLK
clk => word2[10].CLK
clk => word2[11].CLK
clk => word2[12].CLK
clk => word2[13].CLK
clk => word2[14].CLK
clk => word2[15].CLK
clk => word2[16].CLK
clk => word2[17].CLK
clk => word2[18].CLK
clk => word2[19].CLK
clk => word1[0].CLK
clk => word1[1].CLK
clk => word1[2].CLK
clk => word1[3].CLK
clk => word1[4].CLK
clk => word1[5].CLK
clk => word1[6].CLK
clk => word1[7].CLK
clk => word1[8].CLK
clk => word1[9].CLK
clk => word1[10].CLK
clk => word1[11].CLK
clk => word1[12].CLK
clk => word1[13].CLK
clk => word1[14].CLK
clk => word1[15].CLK
clk => word1[16].CLK
clk => word1[17].CLK
clk => word1[18].CLK
clk => word1[19].CLK
clk => pulse_gen_ena:inst001.clk
clk => shift_reg1bit:inst0aa.clk
clk => shift_reg1bit:inst0ab.clk
clk => serializer_v1:inst1aa.clk_word
clk => serializer_v1:inst1ab.clk_word
clk => serializer_v1:inst1ac.clk_word
clk => serializer_v1:inst1ad.clk_word
clk => parity_bit_calc_sm:inst1.clk
clk => parity_bit_calc_sm:inst2.clk
clk_2 => galvo_clock_xy2.IN0
clk_2 => serializer_v1:inst1aa.clk_bit
clk_2 => cr.CLK
clk_2 => galvo_sync_xy2_reg.CLK
clk_2 => serializer_v1:inst1ab.clk_bit
clk_2 => serializer_v1:inst1ac.clk_bit
clk_2 => serializer_v1:inst1ad.clk_bit
clk_2 => binary_counter_v1:inst3.clk
ram_clk => pulse_gen_ena:inst00.input
resetn => pulse_gen_ena:inst00.resetn
resetn => pulse_gen_ena:inst001.resetn
resetn => serializer_v1:inst1aa.resetn
resetn => serializer_v1:inst1ab.resetn
resetn => serializer_v1:inst1ac.resetn
resetn => serializer_v1:inst1ad.resetn
resetn => parity_bit_calc_sm:inst1.resetn
resetn => parity_bit_calc_sm:inst2.resetn
resetn => cr_w.IN1
resetn => word2[0].ACLR
resetn => word2[1].ACLR
resetn => word2[2].ACLR
resetn => word2[3].ACLR
resetn => word2[4].ACLR
resetn => word2[5].ACLR
resetn => word2[6].ACLR
resetn => word2[7].ACLR
resetn => word2[8].ACLR
resetn => word2[9].ACLR
resetn => word2[10].ACLR
resetn => word2[11].ACLR
resetn => word2[12].ACLR
resetn => word2[13].ACLR
resetn => word2[14].ACLR
resetn => word2[15].ACLR
resetn => word2[16].ACLR
resetn => word2[17].ACLR
resetn => word2[18].ACLR
resetn => word2[19].ACLR
resetn => word1[0].ACLR
resetn => word1[1].ACLR
resetn => word1[2].ACLR
resetn => word1[3].ACLR
resetn => word1[4].ACLR
resetn => word1[5].ACLR
resetn => word1[6].ACLR
resetn => word1[7].ACLR
resetn => word1[8].ACLR
resetn => word1[9].ACLR
resetn => word1[10].ACLR
resetn => word1[11].ACLR
resetn => word1[12].ACLR
resetn => word1[13].ACLR
resetn => word1[14].ACLR
resetn => word1[15].ACLR
resetn => word1[16].ACLR
resetn => word1[17].ACLR
resetn => word1[18].ACLR
resetn => word1[19].ACLR
resetn => posx_reg[0].ACLR
resetn => posx_reg[1].ACLR
resetn => posx_reg[2].ACLR
resetn => posx_reg[3].ACLR
resetn => posx_reg[4].ACLR
resetn => posx_reg[5].ACLR
resetn => posx_reg[6].ACLR
resetn => posx_reg[7].ACLR
resetn => posx_reg[8].ACLR
resetn => posx_reg[9].ACLR
resetn => posx_reg[10].ACLR
resetn => posx_reg[11].ACLR
resetn => posx_reg[12].ACLR
resetn => posx_reg[13].ACLR
resetn => posx_reg[14].ACLR
resetn => posx_reg[15].ACLR
resetn => cr.ACLR
resetn => galvo_sync_xy2_reg.PRESET
resetn => posy_reg[0].ACLR
resetn => posy_reg[1].ACLR
resetn => posy_reg[2].ACLR
resetn => posy_reg[3].ACLR
resetn => posy_reg[4].ACLR
resetn => posy_reg[5].ACLR
resetn => posy_reg[6].ACLR
resetn => posy_reg[7].ACLR
resetn => posy_reg[8].ACLR
resetn => posy_reg[9].ACLR
resetn => posy_reg[10].ACLR
resetn => posy_reg[11].ACLR
resetn => posy_reg[12].ACLR
resetn => posy_reg[13].ACLR
resetn => posy_reg[14].ACLR
resetn => posy_reg[15].ACLR
resetn => line_sync_reg.ACLR
ram_posx_in[0] => posx_reg[0].DATAIN
ram_posx_in[1] => posx_reg[1].DATAIN
ram_posx_in[2] => posx_reg[2].DATAIN
ram_posx_in[3] => posx_reg[3].DATAIN
ram_posx_in[4] => posx_reg[4].DATAIN
ram_posx_in[5] => posx_reg[5].DATAIN
ram_posx_in[6] => posx_reg[6].DATAIN
ram_posx_in[7] => posx_reg[7].DATAIN
ram_posx_in[8] => posx_reg[8].DATAIN
ram_posx_in[9] => posx_reg[9].DATAIN
ram_posx_in[10] => posx_reg[10].DATAIN
ram_posx_in[11] => posx_reg[11].DATAIN
ram_posx_in[12] => posx_reg[12].DATAIN
ram_posx_in[13] => posx_reg[13].DATAIN
ram_posx_in[14] => posx_reg[14].DATAIN
ram_posx_in[15] => posx_reg[15].DATAIN
ram_posy_in[0] => posy_reg[0].DATAIN
ram_posy_in[1] => posy_reg[1].DATAIN
ram_posy_in[2] => posy_reg[2].DATAIN
ram_posy_in[3] => posy_reg[3].DATAIN
ram_posy_in[4] => posy_reg[4].DATAIN
ram_posy_in[5] => posy_reg[5].DATAIN
ram_posy_in[6] => posy_reg[6].DATAIN
ram_posy_in[7] => posy_reg[7].DATAIN
ram_posy_in[8] => posy_reg[8].DATAIN
ram_posy_in[9] => posy_reg[9].DATAIN
ram_posy_in[10] => posy_reg[10].DATAIN
ram_posy_in[11] => posy_reg[11].DATAIN
ram_posy_in[12] => posy_reg[12].DATAIN
ram_posy_in[13] => posy_reg[13].DATAIN
ram_posy_in[14] => posy_reg[14].DATAIN
ram_posy_in[15] => posy_reg[15].DATAIN
ram_line_sync_in => line_sync_reg.DATAIN
galvo_busy => galvo_clock_xy2.IN1
galvo_busy => pulse_gen_ena:inst00.ena
galvo_busy => pulse_gen_ena:inst001.ena
galvo_busy => binary_counter_v1:inst3.enable
galvo_ydata_xy2 <= galvo_ydata_xy2.DB_MAX_OUTPUT_PORT_TYPE
galvo_xdata_xy2 <= galvo_xdata_xy2.DB_MAX_OUTPUT_PORT_TYPE
galvo_sync_xy2 <= galvo_sync_xy2_reg.DB_MAX_OUTPUT_PORT_TYPE
galvo_clock_xy2 <= galvo_clock_xy2.DB_MAX_OUTPUT_PORT_TYPE
galvo_line_sync <= comb.DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[0] <= posx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[1] <= posx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[2] <= posx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[3] <= posx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[4] <= posx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[5] <= posx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[6] <= posx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[7] <= posx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[8] <= posx_reg[8].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[9] <= posx_reg[9].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[10] <= posx_reg[10].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[11] <= posx_reg[11].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[12] <= posx_reg[12].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[13] <= posx_reg[13].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[14] <= posx_reg[14].DB_MAX_OUTPUT_PORT_TYPE
posx_reg_out[15] <= posx_reg[15].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[0] <= posy_reg[0].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[1] <= posy_reg[1].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[2] <= posy_reg[2].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[3] <= posy_reg[3].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[4] <= posy_reg[4].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[5] <= posy_reg[5].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[6] <= posy_reg[6].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[7] <= posy_reg[7].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[8] <= posy_reg[8].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[9] <= posy_reg[9].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[10] <= posy_reg[10].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[11] <= posy_reg[11].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[12] <= posy_reg[12].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[13] <= posy_reg[13].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[14] <= posy_reg[14].DB_MAX_OUTPUT_PORT_TYPE
posy_reg_out[15] <= posy_reg[15].DB_MAX_OUTPUT_PORT_TYPE
line_sync_reg_out <= line_sync_reg.DB_MAX_OUTPUT_PORT_TYPE
p1_out <= parity_bit_calc_sm:inst1.p_bit
p2_out <= parity_bit_calc_sm:inst2.p_bit
word1_out[0] <= word1[0].DB_MAX_OUTPUT_PORT_TYPE
word1_out[1] <= word1[1].DB_MAX_OUTPUT_PORT_TYPE
word1_out[2] <= word1[2].DB_MAX_OUTPUT_PORT_TYPE
word1_out[3] <= word1[3].DB_MAX_OUTPUT_PORT_TYPE
word1_out[4] <= word1[4].DB_MAX_OUTPUT_PORT_TYPE
word1_out[5] <= word1[5].DB_MAX_OUTPUT_PORT_TYPE
word1_out[6] <= word1[6].DB_MAX_OUTPUT_PORT_TYPE
word1_out[7] <= word1[7].DB_MAX_OUTPUT_PORT_TYPE
word1_out[8] <= word1[8].DB_MAX_OUTPUT_PORT_TYPE
word1_out[9] <= word1[9].DB_MAX_OUTPUT_PORT_TYPE
word1_out[10] <= word1[10].DB_MAX_OUTPUT_PORT_TYPE
word1_out[11] <= word1[11].DB_MAX_OUTPUT_PORT_TYPE
word1_out[12] <= word1[12].DB_MAX_OUTPUT_PORT_TYPE
word1_out[13] <= word1[13].DB_MAX_OUTPUT_PORT_TYPE
word1_out[14] <= word1[14].DB_MAX_OUTPUT_PORT_TYPE
word1_out[15] <= word1[15].DB_MAX_OUTPUT_PORT_TYPE
word1_out[16] <= word1[16].DB_MAX_OUTPUT_PORT_TYPE
word1_out[17] <= word1[17].DB_MAX_OUTPUT_PORT_TYPE
word1_out[18] <= word1[18].DB_MAX_OUTPUT_PORT_TYPE
word1_out[19] <= word1[19].DB_MAX_OUTPUT_PORT_TYPE
word2_out[0] <= word2[0].DB_MAX_OUTPUT_PORT_TYPE
word2_out[1] <= word2[1].DB_MAX_OUTPUT_PORT_TYPE
word2_out[2] <= word2[2].DB_MAX_OUTPUT_PORT_TYPE
word2_out[3] <= word2[3].DB_MAX_OUTPUT_PORT_TYPE
word2_out[4] <= word2[4].DB_MAX_OUTPUT_PORT_TYPE
word2_out[5] <= word2[5].DB_MAX_OUTPUT_PORT_TYPE
word2_out[6] <= word2[6].DB_MAX_OUTPUT_PORT_TYPE
word2_out[7] <= word2[7].DB_MAX_OUTPUT_PORT_TYPE
word2_out[8] <= word2[8].DB_MAX_OUTPUT_PORT_TYPE
word2_out[9] <= word2[9].DB_MAX_OUTPUT_PORT_TYPE
word2_out[10] <= word2[10].DB_MAX_OUTPUT_PORT_TYPE
word2_out[11] <= word2[11].DB_MAX_OUTPUT_PORT_TYPE
word2_out[12] <= word2[12].DB_MAX_OUTPUT_PORT_TYPE
word2_out[13] <= word2[13].DB_MAX_OUTPUT_PORT_TYPE
word2_out[14] <= word2[14].DB_MAX_OUTPUT_PORT_TYPE
word2_out[15] <= word2[15].DB_MAX_OUTPUT_PORT_TYPE
word2_out[16] <= word2[16].DB_MAX_OUTPUT_PORT_TYPE
word2_out[17] <= word2[17].DB_MAX_OUTPUT_PORT_TYPE
word2_out[18] <= word2[18].DB_MAX_OUTPUT_PORT_TYPE
word2_out[19] <= word2[19].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst00
input => dff1.DATAIN
clk => dff2.CLK
clk => dff1.CLK
resetn => dff2.ACLR
resetn => dff1.ACLR
ena => dff1.ENA
ena => dff2.ENA
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst001
input => dff1.DATAIN
clk => dff2.CLK
clk => dff1.CLK
resetn => dff2.ACLR
resetn => dff1.ACLR
ena => dff1.ENA
ena => dff2.ENA
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => sr[8].CLK
clk => sr[9].CLK
clk => sr[10].CLK
clk => sr[11].CLK
clk => sr[12].CLK
clk => sr[13].CLK
clk => sr[14].CLK
clk => sr[15].CLK
clk => sr[16].CLK
clk => sr[17].CLK
clk => sr[18].CLK
clk => sr[19].CLK
clk => sr[20].CLK
clk => sr[21].CLK
enable => sr[0].ENA
enable => sr[1].ENA
enable => sr[2].ENA
enable => sr[3].ENA
enable => sr[4].ENA
enable => sr[5].ENA
enable => sr[6].ENA
enable => sr[7].ENA
enable => sr[8].ENA
enable => sr[9].ENA
enable => sr[10].ENA
enable => sr[11].ENA
enable => sr[12].ENA
enable => sr[13].ENA
enable => sr[14].ENA
enable => sr[15].ENA
enable => sr[16].ENA
enable => sr[17].ENA
enable => sr[18].ENA
enable => sr[19].ENA
enable => sr[20].ENA
enable => sr[21].ENA
sr_in => sr[0].DATAIN
sr_out <= sr[21].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => sr[8].CLK
clk => sr[9].CLK
clk => sr[10].CLK
clk => sr[11].CLK
clk => sr[12].CLK
clk => sr[13].CLK
clk => sr[14].CLK
clk => sr[15].CLK
clk => sr[16].CLK
clk => sr[17].CLK
clk => sr[18].CLK
clk => sr[19].CLK
clk => sr[20].CLK
clk => sr[21].CLK
clk => sr[22].CLK
clk => sr[23].CLK
clk => sr[24].CLK
clk => sr[25].CLK
clk => sr[26].CLK
clk => sr[27].CLK
clk => sr[28].CLK
clk => sr[29].CLK
clk => sr[30].CLK
clk => sr[31].CLK
clk => sr[32].CLK
clk => sr[33].CLK
clk => sr[34].CLK
clk => sr[35].CLK
clk => sr[36].CLK
clk => sr[37].CLK
clk => sr[38].CLK
clk => sr[39].CLK
clk => sr[40].CLK
clk => sr[41].CLK
clk => sr[42].CLK
clk => sr[43].CLK
clk => sr[44].CLK
clk => sr[45].CLK
clk => sr[46].CLK
clk => sr[47].CLK
clk => sr[48].CLK
clk => sr[49].CLK
clk => sr[50].CLK
clk => sr[51].CLK
clk => sr[52].CLK
clk => sr[53].CLK
clk => sr[54].CLK
clk => sr[55].CLK
clk => sr[56].CLK
clk => sr[57].CLK
clk => sr[58].CLK
clk => sr[59].CLK
clk => sr[60].CLK
clk => sr[61].CLK
clk => sr[62].CLK
clk => sr[63].CLK
clk => sr[64].CLK
clk => sr[65].CLK
clk => sr[66].CLK
clk => sr[67].CLK
clk => sr[68].CLK
clk => sr[69].CLK
clk => sr[70].CLK
clk => sr[71].CLK
clk => sr[72].CLK
clk => sr[73].CLK
clk => sr[74].CLK
clk => sr[75].CLK
clk => sr[76].CLK
clk => sr[77].CLK
clk => sr[78].CLK
clk => sr[79].CLK
clk => sr[80].CLK
clk => sr[81].CLK
clk => sr[82].CLK
clk => sr[83].CLK
clk => sr[84].CLK
clk => sr[85].CLK
clk => sr[86].CLK
clk => sr[87].CLK
clk => sr[88].CLK
clk => sr[89].CLK
clk => sr[90].CLK
clk => sr[91].CLK
clk => sr[92].CLK
clk => sr[93].CLK
clk => sr[94].CLK
clk => sr[95].CLK
clk => sr[96].CLK
clk => sr[97].CLK
clk => sr[98].CLK
clk => sr[99].CLK
clk => sr[100].CLK
clk => sr[101].CLK
clk => sr[102].CLK
clk => sr[103].CLK
clk => sr[104].CLK
clk => sr[105].CLK
clk => sr[106].CLK
clk => sr[107].CLK
clk => sr[108].CLK
clk => sr[109].CLK
clk => sr[110].CLK
clk => sr[111].CLK
clk => sr[112].CLK
clk => sr[113].CLK
clk => sr[114].CLK
clk => sr[115].CLK
clk => sr[116].CLK
clk => sr[117].CLK
clk => sr[118].CLK
clk => sr[119].CLK
clk => sr[120].CLK
clk => sr[121].CLK
clk => sr[122].CLK
clk => sr[123].CLK
clk => sr[124].CLK
clk => sr[125].CLK
clk => sr[126].CLK
clk => sr[127].CLK
clk => sr[128].CLK
clk => sr[129].CLK
clk => sr[130].CLK
clk => sr[131].CLK
clk => sr[132].CLK
clk => sr[133].CLK
clk => sr[134].CLK
clk => sr[135].CLK
clk => sr[136].CLK
clk => sr[137].CLK
clk => sr[138].CLK
clk => sr[139].CLK
clk => sr[140].CLK
clk => sr[141].CLK
clk => sr[142].CLK
clk => sr[143].CLK
clk => sr[144].CLK
clk => sr[145].CLK
clk => sr[146].CLK
clk => sr[147].CLK
clk => sr[148].CLK
clk => sr[149].CLK
clk => sr[150].CLK
clk => sr[151].CLK
clk => sr[152].CLK
clk => sr[153].CLK
clk => sr[154].CLK
clk => sr[155].CLK
clk => sr[156].CLK
clk => sr[157].CLK
clk => sr[158].CLK
clk => sr[159].CLK
clk => sr[160].CLK
clk => sr[161].CLK
clk => sr[162].CLK
clk => sr[163].CLK
clk => sr[164].CLK
clk => sr[165].CLK
clk => sr[166].CLK
clk => sr[167].CLK
clk => sr[168].CLK
clk => sr[169].CLK
clk => sr[170].CLK
clk => sr[171].CLK
clk => sr[172].CLK
clk => sr[173].CLK
clk => sr[174].CLK
clk => sr[175].CLK
clk => sr[176].CLK
clk => sr[177].CLK
clk => sr[178].CLK
clk => sr[179].CLK
clk => sr[180].CLK
clk => sr[181].CLK
clk => sr[182].CLK
clk => sr[183].CLK
clk => sr[184].CLK
clk => sr[185].CLK
clk => sr[186].CLK
clk => sr[187].CLK
clk => sr[188].CLK
clk => sr[189].CLK
clk => sr[190].CLK
clk => sr[191].CLK
clk => sr[192].CLK
clk => sr[193].CLK
clk => sr[194].CLK
clk => sr[195].CLK
clk => sr[196].CLK
clk => sr[197].CLK
clk => sr[198].CLK
clk => sr[199].CLK
clk => sr[200].CLK
clk => sr[201].CLK
clk => sr[202].CLK
clk => sr[203].CLK
clk => sr[204].CLK
clk => sr[205].CLK
clk => sr[206].CLK
clk => sr[207].CLK
clk => sr[208].CLK
clk => sr[209].CLK
clk => sr[210].CLK
clk => sr[211].CLK
clk => sr[212].CLK
clk => sr[213].CLK
clk => sr[214].CLK
clk => sr[215].CLK
clk => sr[216].CLK
clk => sr[217].CLK
clk => sr[218].CLK
clk => sr[219].CLK
clk => sr[220].CLK
clk => sr[221].CLK
clk => sr[222].CLK
clk => sr[223].CLK
clk => sr[224].CLK
clk => sr[225].CLK
clk => sr[226].CLK
clk => sr[227].CLK
clk => sr[228].CLK
clk => sr[229].CLK
clk => sr[230].CLK
clk => sr[231].CLK
clk => sr[232].CLK
clk => sr[233].CLK
clk => sr[234].CLK
clk => sr[235].CLK
clk => sr[236].CLK
clk => sr[237].CLK
clk => sr[238].CLK
clk => sr[239].CLK
clk => sr[240].CLK
clk => sr[241].CLK
clk => sr[242].CLK
clk => sr[243].CLK
clk => sr[244].CLK
clk => sr[245].CLK
clk => sr[246].CLK
clk => sr[247].CLK
clk => sr[248].CLK
clk => sr[249].CLK
clk => sr[250].CLK
clk => sr[251].CLK
clk => sr[252].CLK
clk => sr[253].CLK
clk => sr[254].CLK
clk => sr[255].CLK
clk => sr[256].CLK
clk => sr[257].CLK
clk => sr[258].CLK
clk => sr[259].CLK
clk => sr[260].CLK
clk => sr[261].CLK
clk => sr[262].CLK
clk => sr[263].CLK
clk => sr[264].CLK
clk => sr[265].CLK
clk => sr[266].CLK
clk => sr[267].CLK
clk => sr[268].CLK
clk => sr[269].CLK
clk => sr[270].CLK
clk => sr[271].CLK
clk => sr[272].CLK
clk => sr[273].CLK
clk => sr[274].CLK
clk => sr[275].CLK
clk => sr[276].CLK
clk => sr[277].CLK
clk => sr[278].CLK
clk => sr[279].CLK
clk => sr[280].CLK
clk => sr[281].CLK
clk => sr[282].CLK
clk => sr[283].CLK
clk => sr[284].CLK
clk => sr[285].CLK
clk => sr[286].CLK
clk => sr[287].CLK
clk => sr[288].CLK
clk => sr[289].CLK
clk => sr[290].CLK
clk => sr[291].CLK
clk => sr[292].CLK
clk => sr[293].CLK
clk => sr[294].CLK
clk => sr[295].CLK
clk => sr[296].CLK
clk => sr[297].CLK
clk => sr[298].CLK
clk => sr[299].CLK
clk => sr[300].CLK
clk => sr[301].CLK
clk => sr[302].CLK
clk => sr[303].CLK
clk => sr[304].CLK
clk => sr[305].CLK
clk => sr[306].CLK
clk => sr[307].CLK
clk => sr[308].CLK
clk => sr[309].CLK
clk => sr[310].CLK
clk => sr[311].CLK
clk => sr[312].CLK
clk => sr[313].CLK
clk => sr[314].CLK
clk => sr[315].CLK
clk => sr[316].CLK
clk => sr[317].CLK
clk => sr[318].CLK
clk => sr[319].CLK
clk => sr[320].CLK
clk => sr[321].CLK
clk => sr[322].CLK
clk => sr[323].CLK
clk => sr[324].CLK
clk => sr[325].CLK
clk => sr[326].CLK
clk => sr[327].CLK
clk => sr[328].CLK
clk => sr[329].CLK
clk => sr[330].CLK
clk => sr[331].CLK
clk => sr[332].CLK
clk => sr[333].CLK
clk => sr[334].CLK
clk => sr[335].CLK
clk => sr[336].CLK
clk => sr[337].CLK
clk => sr[338].CLK
clk => sr[339].CLK
clk => sr[340].CLK
clk => sr[341].CLK
clk => sr[342].CLK
clk => sr[343].CLK
clk => sr[344].CLK
clk => sr[345].CLK
clk => sr[346].CLK
clk => sr[347].CLK
clk => sr[348].CLK
clk => sr[349].CLK
clk => sr[350].CLK
clk => sr[351].CLK
clk => sr[352].CLK
clk => sr[353].CLK
clk => sr[354].CLK
clk => sr[355].CLK
clk => sr[356].CLK
clk => sr[357].CLK
clk => sr[358].CLK
clk => sr[359].CLK
clk => sr[360].CLK
clk => sr[361].CLK
clk => sr[362].CLK
clk => sr[363].CLK
clk => sr[364].CLK
clk => sr[365].CLK
clk => sr[366].CLK
clk => sr[367].CLK
clk => sr[368].CLK
clk => sr[369].CLK
clk => sr[370].CLK
clk => sr[371].CLK
clk => sr[372].CLK
clk => sr[373].CLK
clk => sr[374].CLK
clk => sr[375].CLK
clk => sr[376].CLK
clk => sr[377].CLK
clk => sr[378].CLK
clk => sr[379].CLK
clk => sr[380].CLK
clk => sr[381].CLK
clk => sr[382].CLK
clk => sr[383].CLK
clk => sr[384].CLK
clk => sr[385].CLK
clk => sr[386].CLK
clk => sr[387].CLK
clk => sr[388].CLK
clk => sr[389].CLK
clk => sr[390].CLK
clk => sr[391].CLK
clk => sr[392].CLK
clk => sr[393].CLK
clk => sr[394].CLK
clk => sr[395].CLK
clk => sr[396].CLK
clk => sr[397].CLK
clk => sr[398].CLK
clk => sr[399].CLK
clk => sr[400].CLK
clk => sr[401].CLK
clk => sr[402].CLK
clk => sr[403].CLK
clk => sr[404].CLK
clk => sr[405].CLK
clk => sr[406].CLK
clk => sr[407].CLK
clk => sr[408].CLK
clk => sr[409].CLK
clk => sr[410].CLK
clk => sr[411].CLK
clk => sr[412].CLK
clk => sr[413].CLK
clk => sr[414].CLK
clk => sr[415].CLK
clk => sr[416].CLK
clk => sr[417].CLK
clk => sr[418].CLK
clk => sr[419].CLK
clk => sr[420].CLK
clk => sr[421].CLK
clk => sr[422].CLK
clk => sr[423].CLK
clk => sr[424].CLK
clk => sr[425].CLK
clk => sr[426].CLK
clk => sr[427].CLK
clk => sr[428].CLK
clk => sr[429].CLK
clk => sr[430].CLK
clk => sr[431].CLK
clk => sr[432].CLK
clk => sr[433].CLK
clk => sr[434].CLK
clk => sr[435].CLK
clk => sr[436].CLK
clk => sr[437].CLK
clk => sr[438].CLK
clk => sr[439].CLK
clk => sr[440].CLK
clk => sr[441].CLK
clk => sr[442].CLK
clk => sr[443].CLK
clk => sr[444].CLK
clk => sr[445].CLK
clk => sr[446].CLK
clk => sr[447].CLK
clk => sr[448].CLK
clk => sr[449].CLK
clk => sr[450].CLK
clk => sr[451].CLK
clk => sr[452].CLK
clk => sr[453].CLK
clk => sr[454].CLK
clk => sr[455].CLK
clk => sr[456].CLK
clk => sr[457].CLK
clk => sr[458].CLK
clk => sr[459].CLK
clk => sr[460].CLK
clk => sr[461].CLK
clk => sr[462].CLK
clk => sr[463].CLK
clk => sr[464].CLK
clk => sr[465].CLK
clk => sr[466].CLK
clk => sr[467].CLK
clk => sr[468].CLK
clk => sr[469].CLK
clk => sr[470].CLK
clk => sr[471].CLK
clk => sr[472].CLK
clk => sr[473].CLK
clk => sr[474].CLK
clk => sr[475].CLK
clk => sr[476].CLK
clk => sr[477].CLK
clk => sr[478].CLK
clk => sr[479].CLK
clk => sr[480].CLK
clk => sr[481].CLK
clk => sr[482].CLK
clk => sr[483].CLK
clk => sr[484].CLK
clk => sr[485].CLK
clk => sr[486].CLK
clk => sr[487].CLK
clk => sr[488].CLK
clk => sr[489].CLK
clk => sr[490].CLK
clk => sr[491].CLK
clk => sr[492].CLK
clk => sr[493].CLK
clk => sr[494].CLK
clk => sr[495].CLK
clk => sr[496].CLK
clk => sr[497].CLK
clk => sr[498].CLK
clk => sr[499].CLK
enable => sr[0].ENA
enable => sr[1].ENA
enable => sr[2].ENA
enable => sr[3].ENA
enable => sr[4].ENA
enable => sr[5].ENA
enable => sr[6].ENA
enable => sr[7].ENA
enable => sr[8].ENA
enable => sr[9].ENA
enable => sr[10].ENA
enable => sr[11].ENA
enable => sr[12].ENA
enable => sr[13].ENA
enable => sr[14].ENA
enable => sr[15].ENA
enable => sr[16].ENA
enable => sr[17].ENA
enable => sr[18].ENA
enable => sr[19].ENA
enable => sr[20].ENA
enable => sr[21].ENA
enable => sr[22].ENA
enable => sr[23].ENA
enable => sr[24].ENA
enable => sr[25].ENA
enable => sr[26].ENA
enable => sr[27].ENA
enable => sr[28].ENA
enable => sr[29].ENA
enable => sr[30].ENA
enable => sr[31].ENA
enable => sr[32].ENA
enable => sr[33].ENA
enable => sr[34].ENA
enable => sr[35].ENA
enable => sr[36].ENA
enable => sr[37].ENA
enable => sr[38].ENA
enable => sr[39].ENA
enable => sr[40].ENA
enable => sr[41].ENA
enable => sr[42].ENA
enable => sr[43].ENA
enable => sr[44].ENA
enable => sr[45].ENA
enable => sr[46].ENA
enable => sr[47].ENA
enable => sr[48].ENA
enable => sr[49].ENA
enable => sr[50].ENA
enable => sr[51].ENA
enable => sr[52].ENA
enable => sr[53].ENA
enable => sr[54].ENA
enable => sr[55].ENA
enable => sr[56].ENA
enable => sr[57].ENA
enable => sr[58].ENA
enable => sr[59].ENA
enable => sr[60].ENA
enable => sr[61].ENA
enable => sr[62].ENA
enable => sr[63].ENA
enable => sr[64].ENA
enable => sr[65].ENA
enable => sr[66].ENA
enable => sr[67].ENA
enable => sr[68].ENA
enable => sr[69].ENA
enable => sr[70].ENA
enable => sr[71].ENA
enable => sr[72].ENA
enable => sr[73].ENA
enable => sr[74].ENA
enable => sr[75].ENA
enable => sr[76].ENA
enable => sr[77].ENA
enable => sr[78].ENA
enable => sr[79].ENA
enable => sr[80].ENA
enable => sr[81].ENA
enable => sr[82].ENA
enable => sr[83].ENA
enable => sr[84].ENA
enable => sr[85].ENA
enable => sr[86].ENA
enable => sr[87].ENA
enable => sr[88].ENA
enable => sr[89].ENA
enable => sr[90].ENA
enable => sr[91].ENA
enable => sr[92].ENA
enable => sr[93].ENA
enable => sr[94].ENA
enable => sr[95].ENA
enable => sr[96].ENA
enable => sr[97].ENA
enable => sr[98].ENA
enable => sr[99].ENA
enable => sr[100].ENA
enable => sr[101].ENA
enable => sr[102].ENA
enable => sr[103].ENA
enable => sr[104].ENA
enable => sr[105].ENA
enable => sr[106].ENA
enable => sr[107].ENA
enable => sr[108].ENA
enable => sr[109].ENA
enable => sr[110].ENA
enable => sr[111].ENA
enable => sr[112].ENA
enable => sr[113].ENA
enable => sr[114].ENA
enable => sr[115].ENA
enable => sr[116].ENA
enable => sr[117].ENA
enable => sr[118].ENA
enable => sr[119].ENA
enable => sr[120].ENA
enable => sr[121].ENA
enable => sr[122].ENA
enable => sr[123].ENA
enable => sr[124].ENA
enable => sr[125].ENA
enable => sr[126].ENA
enable => sr[127].ENA
enable => sr[128].ENA
enable => sr[129].ENA
enable => sr[130].ENA
enable => sr[131].ENA
enable => sr[132].ENA
enable => sr[133].ENA
enable => sr[134].ENA
enable => sr[135].ENA
enable => sr[136].ENA
enable => sr[137].ENA
enable => sr[138].ENA
enable => sr[139].ENA
enable => sr[140].ENA
enable => sr[141].ENA
enable => sr[142].ENA
enable => sr[143].ENA
enable => sr[144].ENA
enable => sr[145].ENA
enable => sr[146].ENA
enable => sr[147].ENA
enable => sr[148].ENA
enable => sr[149].ENA
enable => sr[150].ENA
enable => sr[151].ENA
enable => sr[152].ENA
enable => sr[153].ENA
enable => sr[154].ENA
enable => sr[155].ENA
enable => sr[156].ENA
enable => sr[157].ENA
enable => sr[158].ENA
enable => sr[159].ENA
enable => sr[160].ENA
enable => sr[161].ENA
enable => sr[162].ENA
enable => sr[163].ENA
enable => sr[164].ENA
enable => sr[165].ENA
enable => sr[166].ENA
enable => sr[167].ENA
enable => sr[168].ENA
enable => sr[169].ENA
enable => sr[170].ENA
enable => sr[171].ENA
enable => sr[172].ENA
enable => sr[173].ENA
enable => sr[174].ENA
enable => sr[175].ENA
enable => sr[176].ENA
enable => sr[177].ENA
enable => sr[178].ENA
enable => sr[179].ENA
enable => sr[180].ENA
enable => sr[181].ENA
enable => sr[182].ENA
enable => sr[183].ENA
enable => sr[184].ENA
enable => sr[185].ENA
enable => sr[186].ENA
enable => sr[187].ENA
enable => sr[188].ENA
enable => sr[189].ENA
enable => sr[190].ENA
enable => sr[191].ENA
enable => sr[192].ENA
enable => sr[193].ENA
enable => sr[194].ENA
enable => sr[195].ENA
enable => sr[196].ENA
enable => sr[197].ENA
enable => sr[198].ENA
enable => sr[199].ENA
enable => sr[200].ENA
enable => sr[201].ENA
enable => sr[202].ENA
enable => sr[203].ENA
enable => sr[204].ENA
enable => sr[205].ENA
enable => sr[206].ENA
enable => sr[207].ENA
enable => sr[208].ENA
enable => sr[209].ENA
enable => sr[210].ENA
enable => sr[211].ENA
enable => sr[212].ENA
enable => sr[213].ENA
enable => sr[214].ENA
enable => sr[215].ENA
enable => sr[216].ENA
enable => sr[217].ENA
enable => sr[218].ENA
enable => sr[219].ENA
enable => sr[220].ENA
enable => sr[221].ENA
enable => sr[222].ENA
enable => sr[223].ENA
enable => sr[224].ENA
enable => sr[225].ENA
enable => sr[226].ENA
enable => sr[227].ENA
enable => sr[228].ENA
enable => sr[229].ENA
enable => sr[230].ENA
enable => sr[231].ENA
enable => sr[232].ENA
enable => sr[233].ENA
enable => sr[234].ENA
enable => sr[235].ENA
enable => sr[236].ENA
enable => sr[237].ENA
enable => sr[238].ENA
enable => sr[239].ENA
enable => sr[240].ENA
enable => sr[241].ENA
enable => sr[242].ENA
enable => sr[243].ENA
enable => sr[244].ENA
enable => sr[245].ENA
enable => sr[246].ENA
enable => sr[247].ENA
enable => sr[248].ENA
enable => sr[249].ENA
enable => sr[250].ENA
enable => sr[251].ENA
enable => sr[252].ENA
enable => sr[253].ENA
enable => sr[254].ENA
enable => sr[255].ENA
enable => sr[256].ENA
enable => sr[257].ENA
enable => sr[258].ENA
enable => sr[259].ENA
enable => sr[260].ENA
enable => sr[261].ENA
enable => sr[262].ENA
enable => sr[263].ENA
enable => sr[264].ENA
enable => sr[265].ENA
enable => sr[266].ENA
enable => sr[267].ENA
enable => sr[268].ENA
enable => sr[269].ENA
enable => sr[270].ENA
enable => sr[271].ENA
enable => sr[272].ENA
enable => sr[273].ENA
enable => sr[274].ENA
enable => sr[275].ENA
enable => sr[276].ENA
enable => sr[277].ENA
enable => sr[278].ENA
enable => sr[279].ENA
enable => sr[280].ENA
enable => sr[281].ENA
enable => sr[282].ENA
enable => sr[283].ENA
enable => sr[284].ENA
enable => sr[285].ENA
enable => sr[286].ENA
enable => sr[287].ENA
enable => sr[288].ENA
enable => sr[289].ENA
enable => sr[290].ENA
enable => sr[291].ENA
enable => sr[292].ENA
enable => sr[293].ENA
enable => sr[294].ENA
enable => sr[295].ENA
enable => sr[296].ENA
enable => sr[297].ENA
enable => sr[298].ENA
enable => sr[299].ENA
enable => sr[300].ENA
enable => sr[301].ENA
enable => sr[302].ENA
enable => sr[303].ENA
enable => sr[304].ENA
enable => sr[305].ENA
enable => sr[306].ENA
enable => sr[307].ENA
enable => sr[308].ENA
enable => sr[309].ENA
enable => sr[310].ENA
enable => sr[311].ENA
enable => sr[312].ENA
enable => sr[313].ENA
enable => sr[314].ENA
enable => sr[315].ENA
enable => sr[316].ENA
enable => sr[317].ENA
enable => sr[318].ENA
enable => sr[319].ENA
enable => sr[320].ENA
enable => sr[321].ENA
enable => sr[322].ENA
enable => sr[323].ENA
enable => sr[324].ENA
enable => sr[325].ENA
enable => sr[326].ENA
enable => sr[327].ENA
enable => sr[328].ENA
enable => sr[329].ENA
enable => sr[330].ENA
enable => sr[331].ENA
enable => sr[332].ENA
enable => sr[333].ENA
enable => sr[334].ENA
enable => sr[335].ENA
enable => sr[336].ENA
enable => sr[337].ENA
enable => sr[338].ENA
enable => sr[339].ENA
enable => sr[340].ENA
enable => sr[341].ENA
enable => sr[342].ENA
enable => sr[343].ENA
enable => sr[344].ENA
enable => sr[345].ENA
enable => sr[346].ENA
enable => sr[347].ENA
enable => sr[348].ENA
enable => sr[349].ENA
enable => sr[350].ENA
enable => sr[351].ENA
enable => sr[352].ENA
enable => sr[353].ENA
enable => sr[354].ENA
enable => sr[355].ENA
enable => sr[356].ENA
enable => sr[357].ENA
enable => sr[358].ENA
enable => sr[359].ENA
enable => sr[360].ENA
enable => sr[361].ENA
enable => sr[362].ENA
enable => sr[363].ENA
enable => sr[364].ENA
enable => sr[365].ENA
enable => sr[366].ENA
enable => sr[367].ENA
enable => sr[368].ENA
enable => sr[369].ENA
enable => sr[370].ENA
enable => sr[371].ENA
enable => sr[372].ENA
enable => sr[373].ENA
enable => sr[374].ENA
enable => sr[375].ENA
enable => sr[376].ENA
enable => sr[377].ENA
enable => sr[378].ENA
enable => sr[379].ENA
enable => sr[380].ENA
enable => sr[381].ENA
enable => sr[382].ENA
enable => sr[383].ENA
enable => sr[384].ENA
enable => sr[385].ENA
enable => sr[386].ENA
enable => sr[387].ENA
enable => sr[388].ENA
enable => sr[389].ENA
enable => sr[390].ENA
enable => sr[391].ENA
enable => sr[392].ENA
enable => sr[393].ENA
enable => sr[394].ENA
enable => sr[395].ENA
enable => sr[396].ENA
enable => sr[397].ENA
enable => sr[398].ENA
enable => sr[399].ENA
enable => sr[400].ENA
enable => sr[401].ENA
enable => sr[402].ENA
enable => sr[403].ENA
enable => sr[404].ENA
enable => sr[405].ENA
enable => sr[406].ENA
enable => sr[407].ENA
enable => sr[408].ENA
enable => sr[409].ENA
enable => sr[410].ENA
enable => sr[411].ENA
enable => sr[412].ENA
enable => sr[413].ENA
enable => sr[414].ENA
enable => sr[415].ENA
enable => sr[416].ENA
enable => sr[417].ENA
enable => sr[418].ENA
enable => sr[419].ENA
enable => sr[420].ENA
enable => sr[421].ENA
enable => sr[422].ENA
enable => sr[423].ENA
enable => sr[424].ENA
enable => sr[425].ENA
enable => sr[426].ENA
enable => sr[427].ENA
enable => sr[428].ENA
enable => sr[429].ENA
enable => sr[430].ENA
enable => sr[431].ENA
enable => sr[432].ENA
enable => sr[433].ENA
enable => sr[434].ENA
enable => sr[435].ENA
enable => sr[436].ENA
enable => sr[437].ENA
enable => sr[438].ENA
enable => sr[439].ENA
enable => sr[440].ENA
enable => sr[441].ENA
enable => sr[442].ENA
enable => sr[443].ENA
enable => sr[444].ENA
enable => sr[445].ENA
enable => sr[446].ENA
enable => sr[447].ENA
enable => sr[448].ENA
enable => sr[449].ENA
enable => sr[450].ENA
enable => sr[451].ENA
enable => sr[452].ENA
enable => sr[453].ENA
enable => sr[454].ENA
enable => sr[455].ENA
enable => sr[456].ENA
enable => sr[457].ENA
enable => sr[458].ENA
enable => sr[459].ENA
enable => sr[460].ENA
enable => sr[461].ENA
enable => sr[462].ENA
enable => sr[463].ENA
enable => sr[464].ENA
enable => sr[465].ENA
enable => sr[466].ENA
enable => sr[467].ENA
enable => sr[468].ENA
enable => sr[469].ENA
enable => sr[470].ENA
enable => sr[471].ENA
enable => sr[472].ENA
enable => sr[473].ENA
enable => sr[474].ENA
enable => sr[475].ENA
enable => sr[476].ENA
enable => sr[477].ENA
enable => sr[478].ENA
enable => sr[479].ENA
enable => sr[480].ENA
enable => sr[481].ENA
enable => sr[482].ENA
enable => sr[483].ENA
enable => sr[484].ENA
enable => sr[485].ENA
enable => sr[486].ENA
enable => sr[487].ENA
enable => sr[488].ENA
enable => sr[489].ENA
enable => sr[490].ENA
enable => sr[491].ENA
enable => sr[492].ENA
enable => sr[493].ENA
enable => sr[494].ENA
enable => sr[495].ENA
enable => sr[496].ENA
enable => sr[497].ENA
enable => sr[498].ENA
enable => sr[499].ENA
sr_in => sr[0].DATAIN
sr_out <= sr[499].DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa
clk_word => busy.CLK
clk_word => word_in_reg[0].CLK
clk_word => word_in_reg[1].CLK
clk_word => word_in_reg[2].CLK
clk_word => word_in_reg[3].CLK
clk_word => word_in_reg[4].CLK
clk_word => word_in_reg[5].CLK
clk_word => word_in_reg[6].CLK
clk_word => word_in_reg[7].CLK
clk_word => word_in_reg[8].CLK
clk_word => word_in_reg[9].CLK
clk_word => word_in_reg[10].CLK
clk_word => word_in_reg[11].CLK
clk_word => word_in_reg[12].CLK
clk_word => word_in_reg[13].CLK
clk_word => word_in_reg[14].CLK
clk_word => word_in_reg[15].CLK
clk_word => word_in_reg[16].CLK
clk_word => word_in_reg[17].CLK
clk_word => word_in_reg[18].CLK
clk_word => word_in_reg[19].CLK
clk_bit => bit_out_done.CLK
clk_bit => index[0].CLK
clk_bit => index[1].CLK
clk_bit => index[2].CLK
clk_bit => index[3].CLK
clk_bit => index[4].CLK
clk_bit => index[5].CLK
clk_bit => index[6].CLK
clk_bit => index[7].CLK
clk_bit => index[8].CLK
clk_bit => index[9].CLK
clk_bit => index[10].CLK
clk_bit => index[11].CLK
clk_bit => index[12].CLK
clk_bit => index[13].CLK
clk_bit => index[14].CLK
clk_bit => index[15].CLK
clk_bit => index[16].CLK
clk_bit => index[17].CLK
clk_bit => index[18].CLK
clk_bit => index[19].CLK
clk_bit => index[20].CLK
clk_bit => index[21].CLK
clk_bit => index[22].CLK
clk_bit => index[23].CLK
clk_bit => index[24].CLK
clk_bit => index[25].CLK
clk_bit => index[26].CLK
clk_bit => index[27].CLK
clk_bit => index[28].CLK
clk_bit => index[29].CLK
clk_bit => index[30].CLK
clk_bit => index[31].CLK
clk_bit => bit_valid~reg0.CLK
clk_bit => bit_out~reg0.CLK
resetn => bit_out_done.ACLR
resetn => index[0].ACLR
resetn => index[1].ACLR
resetn => index[2].PRESET
resetn => index[3].ACLR
resetn => index[4].PRESET
resetn => index[5].ACLR
resetn => index[6].ACLR
resetn => index[7].ACLR
resetn => index[8].ACLR
resetn => index[9].ACLR
resetn => index[10].ACLR
resetn => index[11].ACLR
resetn => index[12].ACLR
resetn => index[13].ACLR
resetn => index[14].ACLR
resetn => index[15].ACLR
resetn => index[16].ACLR
resetn => index[17].ACLR
resetn => index[18].ACLR
resetn => index[19].ACLR
resetn => index[20].ACLR
resetn => index[21].ACLR
resetn => index[22].ACLR
resetn => index[23].ACLR
resetn => index[24].ACLR
resetn => index[25].ACLR
resetn => index[26].ACLR
resetn => index[27].ACLR
resetn => index[28].ACLR
resetn => index[29].ACLR
resetn => index[30].ACLR
resetn => index[31].ACLR
resetn => bit_valid~reg0.ACLR
resetn => bit_out~reg0.ACLR
resetn => process_0.IN1
word_in[0] => word_in_reg[0].DATAIN
word_in[1] => word_in_reg[1].DATAIN
word_in[2] => word_in_reg[2].DATAIN
word_in[3] => word_in_reg[3].DATAIN
word_in[4] => word_in_reg[4].DATAIN
word_in[5] => word_in_reg[5].DATAIN
word_in[6] => word_in_reg[6].DATAIN
word_in[7] => word_in_reg[7].DATAIN
word_in[8] => word_in_reg[8].DATAIN
word_in[9] => word_in_reg[9].DATAIN
word_in[10] => word_in_reg[10].DATAIN
word_in[11] => word_in_reg[11].DATAIN
word_in[12] => word_in_reg[12].DATAIN
word_in[13] => word_in_reg[13].DATAIN
word_in[14] => word_in_reg[14].DATAIN
word_in[15] => word_in_reg[15].DATAIN
word_in[16] => word_in_reg[16].DATAIN
word_in[17] => word_in_reg[17].DATAIN
word_in[18] => word_in_reg[18].DATAIN
word_in[19] => word_in_reg[19].DATAIN
word_valid => word_in_reg[19].ENA
word_valid => word_in_reg[18].ENA
word_valid => word_in_reg[17].ENA
word_valid => word_in_reg[16].ENA
word_valid => word_in_reg[15].ENA
word_valid => word_in_reg[14].ENA
word_valid => word_in_reg[13].ENA
word_valid => word_in_reg[12].ENA
word_valid => word_in_reg[11].ENA
word_valid => word_in_reg[10].ENA
word_valid => word_in_reg[9].ENA
word_valid => word_in_reg[8].ENA
word_valid => word_in_reg[7].ENA
word_valid => word_in_reg[6].ENA
word_valid => word_in_reg[5].ENA
word_valid => word_in_reg[4].ENA
word_valid => word_in_reg[3].ENA
word_valid => word_in_reg[2].ENA
word_valid => word_in_reg[1].ENA
word_valid => word_in_reg[0].ENA
word_valid => busy.ENA
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab
clk_word => busy.CLK
clk_word => word_in_reg[0].CLK
clk_word => word_in_reg[1].CLK
clk_word => word_in_reg[2].CLK
clk_word => word_in_reg[3].CLK
clk_word => word_in_reg[4].CLK
clk_word => word_in_reg[5].CLK
clk_word => word_in_reg[6].CLK
clk_word => word_in_reg[7].CLK
clk_word => word_in_reg[8].CLK
clk_word => word_in_reg[9].CLK
clk_word => word_in_reg[10].CLK
clk_word => word_in_reg[11].CLK
clk_word => word_in_reg[12].CLK
clk_word => word_in_reg[13].CLK
clk_word => word_in_reg[14].CLK
clk_word => word_in_reg[15].CLK
clk_word => word_in_reg[16].CLK
clk_word => word_in_reg[17].CLK
clk_word => word_in_reg[18].CLK
clk_word => word_in_reg[19].CLK
clk_bit => bit_out_done.CLK
clk_bit => index[0].CLK
clk_bit => index[1].CLK
clk_bit => index[2].CLK
clk_bit => index[3].CLK
clk_bit => index[4].CLK
clk_bit => index[5].CLK
clk_bit => index[6].CLK
clk_bit => index[7].CLK
clk_bit => index[8].CLK
clk_bit => index[9].CLK
clk_bit => index[10].CLK
clk_bit => index[11].CLK
clk_bit => index[12].CLK
clk_bit => index[13].CLK
clk_bit => index[14].CLK
clk_bit => index[15].CLK
clk_bit => index[16].CLK
clk_bit => index[17].CLK
clk_bit => index[18].CLK
clk_bit => index[19].CLK
clk_bit => index[20].CLK
clk_bit => index[21].CLK
clk_bit => index[22].CLK
clk_bit => index[23].CLK
clk_bit => index[24].CLK
clk_bit => index[25].CLK
clk_bit => index[26].CLK
clk_bit => index[27].CLK
clk_bit => index[28].CLK
clk_bit => index[29].CLK
clk_bit => index[30].CLK
clk_bit => index[31].CLK
clk_bit => bit_valid~reg0.CLK
clk_bit => bit_out~reg0.CLK
resetn => bit_out_done.ACLR
resetn => index[0].ACLR
resetn => index[1].ACLR
resetn => index[2].PRESET
resetn => index[3].ACLR
resetn => index[4].PRESET
resetn => index[5].ACLR
resetn => index[6].ACLR
resetn => index[7].ACLR
resetn => index[8].ACLR
resetn => index[9].ACLR
resetn => index[10].ACLR
resetn => index[11].ACLR
resetn => index[12].ACLR
resetn => index[13].ACLR
resetn => index[14].ACLR
resetn => index[15].ACLR
resetn => index[16].ACLR
resetn => index[17].ACLR
resetn => index[18].ACLR
resetn => index[19].ACLR
resetn => index[20].ACLR
resetn => index[21].ACLR
resetn => index[22].ACLR
resetn => index[23].ACLR
resetn => index[24].ACLR
resetn => index[25].ACLR
resetn => index[26].ACLR
resetn => index[27].ACLR
resetn => index[28].ACLR
resetn => index[29].ACLR
resetn => index[30].ACLR
resetn => index[31].ACLR
resetn => bit_valid~reg0.ACLR
resetn => bit_out~reg0.ACLR
resetn => process_0.IN1
word_in[0] => word_in_reg[0].DATAIN
word_in[1] => word_in_reg[1].DATAIN
word_in[2] => word_in_reg[2].DATAIN
word_in[3] => word_in_reg[3].DATAIN
word_in[4] => word_in_reg[4].DATAIN
word_in[5] => word_in_reg[5].DATAIN
word_in[6] => word_in_reg[6].DATAIN
word_in[7] => word_in_reg[7].DATAIN
word_in[8] => word_in_reg[8].DATAIN
word_in[9] => word_in_reg[9].DATAIN
word_in[10] => word_in_reg[10].DATAIN
word_in[11] => word_in_reg[11].DATAIN
word_in[12] => word_in_reg[12].DATAIN
word_in[13] => word_in_reg[13].DATAIN
word_in[14] => word_in_reg[14].DATAIN
word_in[15] => word_in_reg[15].DATAIN
word_in[16] => word_in_reg[16].DATAIN
word_in[17] => word_in_reg[17].DATAIN
word_in[18] => word_in_reg[18].DATAIN
word_in[19] => word_in_reg[19].DATAIN
word_valid => word_in_reg[19].ENA
word_valid => word_in_reg[18].ENA
word_valid => word_in_reg[17].ENA
word_valid => word_in_reg[16].ENA
word_valid => word_in_reg[15].ENA
word_valid => word_in_reg[14].ENA
word_valid => word_in_reg[13].ENA
word_valid => word_in_reg[12].ENA
word_valid => word_in_reg[11].ENA
word_valid => word_in_reg[10].ENA
word_valid => word_in_reg[9].ENA
word_valid => word_in_reg[8].ENA
word_valid => word_in_reg[7].ENA
word_valid => word_in_reg[6].ENA
word_valid => word_in_reg[5].ENA
word_valid => word_in_reg[4].ENA
word_valid => word_in_reg[3].ENA
word_valid => word_in_reg[2].ENA
word_valid => word_in_reg[1].ENA
word_valid => word_in_reg[0].ENA
word_valid => busy.ENA
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac
clk_word => busy.CLK
clk_word => word_in_reg[0].CLK
clk_word => word_in_reg[1].CLK
clk_word => word_in_reg[2].CLK
clk_word => word_in_reg[3].CLK
clk_word => word_in_reg[4].CLK
clk_word => word_in_reg[5].CLK
clk_word => word_in_reg[6].CLK
clk_word => word_in_reg[7].CLK
clk_word => word_in_reg[8].CLK
clk_word => word_in_reg[9].CLK
clk_word => word_in_reg[10].CLK
clk_word => word_in_reg[11].CLK
clk_word => word_in_reg[12].CLK
clk_word => word_in_reg[13].CLK
clk_word => word_in_reg[14].CLK
clk_word => word_in_reg[15].CLK
clk_word => word_in_reg[16].CLK
clk_word => word_in_reg[17].CLK
clk_word => word_in_reg[18].CLK
clk_word => word_in_reg[19].CLK
clk_bit => bit_out_done.CLK
clk_bit => index[0].CLK
clk_bit => index[1].CLK
clk_bit => index[2].CLK
clk_bit => index[3].CLK
clk_bit => index[4].CLK
clk_bit => index[5].CLK
clk_bit => index[6].CLK
clk_bit => index[7].CLK
clk_bit => index[8].CLK
clk_bit => index[9].CLK
clk_bit => index[10].CLK
clk_bit => index[11].CLK
clk_bit => index[12].CLK
clk_bit => index[13].CLK
clk_bit => index[14].CLK
clk_bit => index[15].CLK
clk_bit => index[16].CLK
clk_bit => index[17].CLK
clk_bit => index[18].CLK
clk_bit => index[19].CLK
clk_bit => index[20].CLK
clk_bit => index[21].CLK
clk_bit => index[22].CLK
clk_bit => index[23].CLK
clk_bit => index[24].CLK
clk_bit => index[25].CLK
clk_bit => index[26].CLK
clk_bit => index[27].CLK
clk_bit => index[28].CLK
clk_bit => index[29].CLK
clk_bit => index[30].CLK
clk_bit => index[31].CLK
clk_bit => bit_valid~reg0.CLK
clk_bit => bit_out~reg0.CLK
resetn => bit_out_done.ACLR
resetn => index[0].ACLR
resetn => index[1].ACLR
resetn => index[2].PRESET
resetn => index[3].ACLR
resetn => index[4].PRESET
resetn => index[5].ACLR
resetn => index[6].ACLR
resetn => index[7].ACLR
resetn => index[8].ACLR
resetn => index[9].ACLR
resetn => index[10].ACLR
resetn => index[11].ACLR
resetn => index[12].ACLR
resetn => index[13].ACLR
resetn => index[14].ACLR
resetn => index[15].ACLR
resetn => index[16].ACLR
resetn => index[17].ACLR
resetn => index[18].ACLR
resetn => index[19].ACLR
resetn => index[20].ACLR
resetn => index[21].ACLR
resetn => index[22].ACLR
resetn => index[23].ACLR
resetn => index[24].ACLR
resetn => index[25].ACLR
resetn => index[26].ACLR
resetn => index[27].ACLR
resetn => index[28].ACLR
resetn => index[29].ACLR
resetn => index[30].ACLR
resetn => index[31].ACLR
resetn => bit_valid~reg0.ACLR
resetn => bit_out~reg0.ACLR
resetn => process_0.IN1
word_in[0] => word_in_reg[0].DATAIN
word_in[1] => word_in_reg[1].DATAIN
word_in[2] => word_in_reg[2].DATAIN
word_in[3] => word_in_reg[3].DATAIN
word_in[4] => word_in_reg[4].DATAIN
word_in[5] => word_in_reg[5].DATAIN
word_in[6] => word_in_reg[6].DATAIN
word_in[7] => word_in_reg[7].DATAIN
word_in[8] => word_in_reg[8].DATAIN
word_in[9] => word_in_reg[9].DATAIN
word_in[10] => word_in_reg[10].DATAIN
word_in[11] => word_in_reg[11].DATAIN
word_in[12] => word_in_reg[12].DATAIN
word_in[13] => word_in_reg[13].DATAIN
word_in[14] => word_in_reg[14].DATAIN
word_in[15] => word_in_reg[15].DATAIN
word_in[16] => word_in_reg[16].DATAIN
word_in[17] => word_in_reg[17].DATAIN
word_in[18] => word_in_reg[18].DATAIN
word_in[19] => word_in_reg[19].DATAIN
word_valid => word_in_reg[19].ENA
word_valid => word_in_reg[18].ENA
word_valid => word_in_reg[17].ENA
word_valid => word_in_reg[16].ENA
word_valid => word_in_reg[15].ENA
word_valid => word_in_reg[14].ENA
word_valid => word_in_reg[13].ENA
word_valid => word_in_reg[12].ENA
word_valid => word_in_reg[11].ENA
word_valid => word_in_reg[10].ENA
word_valid => word_in_reg[9].ENA
word_valid => word_in_reg[8].ENA
word_valid => word_in_reg[7].ENA
word_valid => word_in_reg[6].ENA
word_valid => word_in_reg[5].ENA
word_valid => word_in_reg[4].ENA
word_valid => word_in_reg[3].ENA
word_valid => word_in_reg[2].ENA
word_valid => word_in_reg[1].ENA
word_valid => word_in_reg[0].ENA
word_valid => busy.ENA
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad
clk_word => busy.CLK
clk_word => word_in_reg[0].CLK
clk_word => word_in_reg[1].CLK
clk_word => word_in_reg[2].CLK
clk_word => word_in_reg[3].CLK
clk_word => word_in_reg[4].CLK
clk_word => word_in_reg[5].CLK
clk_word => word_in_reg[6].CLK
clk_word => word_in_reg[7].CLK
clk_word => word_in_reg[8].CLK
clk_word => word_in_reg[9].CLK
clk_word => word_in_reg[10].CLK
clk_word => word_in_reg[11].CLK
clk_word => word_in_reg[12].CLK
clk_word => word_in_reg[13].CLK
clk_word => word_in_reg[14].CLK
clk_word => word_in_reg[15].CLK
clk_word => word_in_reg[16].CLK
clk_word => word_in_reg[17].CLK
clk_word => word_in_reg[18].CLK
clk_word => word_in_reg[19].CLK
clk_bit => bit_out_done.CLK
clk_bit => index[0].CLK
clk_bit => index[1].CLK
clk_bit => index[2].CLK
clk_bit => index[3].CLK
clk_bit => index[4].CLK
clk_bit => index[5].CLK
clk_bit => index[6].CLK
clk_bit => index[7].CLK
clk_bit => index[8].CLK
clk_bit => index[9].CLK
clk_bit => index[10].CLK
clk_bit => index[11].CLK
clk_bit => index[12].CLK
clk_bit => index[13].CLK
clk_bit => index[14].CLK
clk_bit => index[15].CLK
clk_bit => index[16].CLK
clk_bit => index[17].CLK
clk_bit => index[18].CLK
clk_bit => index[19].CLK
clk_bit => index[20].CLK
clk_bit => index[21].CLK
clk_bit => index[22].CLK
clk_bit => index[23].CLK
clk_bit => index[24].CLK
clk_bit => index[25].CLK
clk_bit => index[26].CLK
clk_bit => index[27].CLK
clk_bit => index[28].CLK
clk_bit => index[29].CLK
clk_bit => index[30].CLK
clk_bit => index[31].CLK
clk_bit => bit_valid~reg0.CLK
clk_bit => bit_out~reg0.CLK
resetn => bit_out_done.ACLR
resetn => index[0].ACLR
resetn => index[1].ACLR
resetn => index[2].PRESET
resetn => index[3].ACLR
resetn => index[4].PRESET
resetn => index[5].ACLR
resetn => index[6].ACLR
resetn => index[7].ACLR
resetn => index[8].ACLR
resetn => index[9].ACLR
resetn => index[10].ACLR
resetn => index[11].ACLR
resetn => index[12].ACLR
resetn => index[13].ACLR
resetn => index[14].ACLR
resetn => index[15].ACLR
resetn => index[16].ACLR
resetn => index[17].ACLR
resetn => index[18].ACLR
resetn => index[19].ACLR
resetn => index[20].ACLR
resetn => index[21].ACLR
resetn => index[22].ACLR
resetn => index[23].ACLR
resetn => index[24].ACLR
resetn => index[25].ACLR
resetn => index[26].ACLR
resetn => index[27].ACLR
resetn => index[28].ACLR
resetn => index[29].ACLR
resetn => index[30].ACLR
resetn => index[31].ACLR
resetn => bit_valid~reg0.ACLR
resetn => bit_out~reg0.ACLR
resetn => process_0.IN1
word_in[0] => word_in_reg[0].DATAIN
word_in[1] => word_in_reg[1].DATAIN
word_in[2] => word_in_reg[2].DATAIN
word_in[3] => word_in_reg[3].DATAIN
word_in[4] => word_in_reg[4].DATAIN
word_in[5] => word_in_reg[5].DATAIN
word_in[6] => word_in_reg[6].DATAIN
word_in[7] => word_in_reg[7].DATAIN
word_in[8] => word_in_reg[8].DATAIN
word_in[9] => word_in_reg[9].DATAIN
word_in[10] => word_in_reg[10].DATAIN
word_in[11] => word_in_reg[11].DATAIN
word_in[12] => word_in_reg[12].DATAIN
word_in[13] => word_in_reg[13].DATAIN
word_in[14] => word_in_reg[14].DATAIN
word_in[15] => word_in_reg[15].DATAIN
word_in[16] => word_in_reg[16].DATAIN
word_in[17] => word_in_reg[17].DATAIN
word_in[18] => word_in_reg[18].DATAIN
word_in[19] => word_in_reg[19].DATAIN
word_valid => word_in_reg[19].ENA
word_valid => word_in_reg[18].ENA
word_valid => word_in_reg[17].ENA
word_valid => word_in_reg[16].ENA
word_valid => word_in_reg[15].ENA
word_valid => word_in_reg[14].ENA
word_valid => word_in_reg[13].ENA
word_valid => word_in_reg[12].ENA
word_valid => word_in_reg[11].ENA
word_valid => word_in_reg[10].ENA
word_valid => word_in_reg[9].ENA
word_valid => word_in_reg[8].ENA
word_valid => word_in_reg[7].ENA
word_valid => word_in_reg[6].ENA
word_valid => word_in_reg[5].ENA
word_valid => word_in_reg[4].ENA
word_valid => word_in_reg[3].ENA
word_valid => word_in_reg[2].ENA
word_valid => word_in_reg[1].ENA
word_valid => word_in_reg[0].ENA
word_valid => busy.ENA
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1
clk => word_valid_reg.CLK
clk => busy.CLK
clk => target_bit.CLK
clk => word_in_reg[0].CLK
clk => word_in_reg[1].CLK
clk => word_in_reg[2].CLK
clk => word_in_reg[3].CLK
clk => word_in_reg[4].CLK
clk => word_in_reg[5].CLK
clk => word_in_reg[6].CLK
clk => word_in_reg[7].CLK
clk => word_in_reg[8].CLK
clk => word_in_reg[9].CLK
clk => word_in_reg[10].CLK
clk => word_in_reg[11].CLK
clk => word_in_reg[12].CLK
clk => word_in_reg[13].CLK
clk => word_in_reg[14].CLK
clk => word_in_reg[15].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
clk => index[8].CLK
clk => index[9].CLK
clk => index[10].CLK
clk => index[11].CLK
clk => index[12].CLK
clk => index[13].CLK
clk => index[14].CLK
clk => index[15].CLK
clk => index[16].CLK
clk => num_of_ones[0].CLK
clk => num_of_ones[1].CLK
clk => num_of_ones[2].CLK
clk => num_of_ones[3].CLK
clk => num_of_ones[4].CLK
clk => num_of_ones[5].CLK
clk => num_of_ones[6].CLK
clk => num_of_ones[7].CLK
clk => num_of_ones[8].CLK
clk => num_of_ones[9].CLK
clk => num_of_ones[10].CLK
clk => num_of_ones[11].CLK
clk => num_of_ones[12].CLK
clk => num_of_ones[13].CLK
clk => num_of_ones[14].CLK
clk => num_of_ones[15].CLK
clk => p_valid~reg0.CLK
clk => p_bit~reg0.CLK
clk => state~10.DATAIN
resetn => busy.ACLR
resetn => target_bit.ACLR
resetn => word_in_reg[0].ACLR
resetn => word_in_reg[1].ACLR
resetn => word_in_reg[2].ACLR
resetn => word_in_reg[3].ACLR
resetn => word_in_reg[4].ACLR
resetn => word_in_reg[5].ACLR
resetn => word_in_reg[6].ACLR
resetn => word_in_reg[7].ACLR
resetn => word_in_reg[8].ACLR
resetn => word_in_reg[9].ACLR
resetn => word_in_reg[10].ACLR
resetn => word_in_reg[11].ACLR
resetn => word_in_reg[12].ACLR
resetn => word_in_reg[13].ACLR
resetn => word_in_reg[14].ACLR
resetn => word_in_reg[15].ACLR
resetn => index[0].ACLR
resetn => index[1].ACLR
resetn => index[2].ACLR
resetn => index[3].ACLR
resetn => index[4].ACLR
resetn => index[5].ACLR
resetn => index[6].ACLR
resetn => index[7].ACLR
resetn => index[8].ACLR
resetn => index[9].ACLR
resetn => index[10].ACLR
resetn => index[11].ACLR
resetn => index[12].ACLR
resetn => index[13].ACLR
resetn => index[14].ACLR
resetn => index[15].ACLR
resetn => index[16].ACLR
resetn => num_of_ones[0].ACLR
resetn => num_of_ones[1].ACLR
resetn => num_of_ones[2].ACLR
resetn => num_of_ones[3].ACLR
resetn => num_of_ones[4].ACLR
resetn => num_of_ones[5].ACLR
resetn => num_of_ones[6].ACLR
resetn => num_of_ones[7].ACLR
resetn => num_of_ones[8].ACLR
resetn => num_of_ones[9].ACLR
resetn => num_of_ones[10].ACLR
resetn => num_of_ones[11].ACLR
resetn => num_of_ones[12].ACLR
resetn => num_of_ones[13].ACLR
resetn => num_of_ones[14].ACLR
resetn => num_of_ones[15].ACLR
resetn => p_valid~reg0.ACLR
resetn => p_bit~reg0.ACLR
resetn => state~12.DATAIN
resetn => word_valid_reg.ENA
word_in[0] => Selector22.IN2
word_in[1] => Selector21.IN2
word_in[2] => Selector20.IN2
word_in[3] => Selector19.IN2
word_in[4] => Selector18.IN2
word_in[5] => Selector17.IN2
word_in[6] => Selector16.IN2
word_in[7] => Selector15.IN2
word_in[8] => Selector14.IN2
word_in[9] => Selector13.IN2
word_in[10] => Selector12.IN2
word_in[11] => Selector11.IN2
word_in[12] => Selector10.IN2
word_in[13] => Selector9.IN2
word_in[14] => Selector8.IN2
word_in[15] => Selector7.IN2
word_valid => word_valid_reg.DATAB
p_bit <= p_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_valid <= p_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[0] <= num_of_ones[0].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[1] <= num_of_ones[1].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[2] <= num_of_ones[2].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[3] <= num_of_ones[3].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[4] <= num_of_ones[4].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[5] <= num_of_ones[5].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[6] <= num_of_ones[6].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[7] <= num_of_ones[7].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[8] <= num_of_ones[8].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[9] <= num_of_ones[9].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[10] <= num_of_ones[10].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[11] <= num_of_ones[11].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[12] <= num_of_ones[12].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[13] <= num_of_ones[13].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[14] <= num_of_ones[14].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[15] <= num_of_ones[15].DB_MAX_OUTPUT_PORT_TYPE
index_out[0] <= index[0].DB_MAX_OUTPUT_PORT_TYPE
index_out[1] <= index[1].DB_MAX_OUTPUT_PORT_TYPE
index_out[2] <= index[2].DB_MAX_OUTPUT_PORT_TYPE
index_out[3] <= index[3].DB_MAX_OUTPUT_PORT_TYPE
index_out[4] <= index[4].DB_MAX_OUTPUT_PORT_TYPE
index_out[5] <= index[5].DB_MAX_OUTPUT_PORT_TYPE
index_out[6] <= index[6].DB_MAX_OUTPUT_PORT_TYPE
index_out[7] <= index[7].DB_MAX_OUTPUT_PORT_TYPE
index_out[8] <= index[8].DB_MAX_OUTPUT_PORT_TYPE
index_out[9] <= index[9].DB_MAX_OUTPUT_PORT_TYPE
index_out[10] <= index[10].DB_MAX_OUTPUT_PORT_TYPE
index_out[11] <= index[11].DB_MAX_OUTPUT_PORT_TYPE
index_out[12] <= index[12].DB_MAX_OUTPUT_PORT_TYPE
index_out[13] <= index[13].DB_MAX_OUTPUT_PORT_TYPE
index_out[14] <= index[14].DB_MAX_OUTPUT_PORT_TYPE
index_out[15] <= index[15].DB_MAX_OUTPUT_PORT_TYPE
index_out[16] <= index[16].DB_MAX_OUTPUT_PORT_TYPE
busy_out <= busy.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2
clk => word_valid_reg.CLK
clk => busy.CLK
clk => target_bit.CLK
clk => word_in_reg[0].CLK
clk => word_in_reg[1].CLK
clk => word_in_reg[2].CLK
clk => word_in_reg[3].CLK
clk => word_in_reg[4].CLK
clk => word_in_reg[5].CLK
clk => word_in_reg[6].CLK
clk => word_in_reg[7].CLK
clk => word_in_reg[8].CLK
clk => word_in_reg[9].CLK
clk => word_in_reg[10].CLK
clk => word_in_reg[11].CLK
clk => word_in_reg[12].CLK
clk => word_in_reg[13].CLK
clk => word_in_reg[14].CLK
clk => word_in_reg[15].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
clk => index[8].CLK
clk => index[9].CLK
clk => index[10].CLK
clk => index[11].CLK
clk => index[12].CLK
clk => index[13].CLK
clk => index[14].CLK
clk => index[15].CLK
clk => index[16].CLK
clk => num_of_ones[0].CLK
clk => num_of_ones[1].CLK
clk => num_of_ones[2].CLK
clk => num_of_ones[3].CLK
clk => num_of_ones[4].CLK
clk => num_of_ones[5].CLK
clk => num_of_ones[6].CLK
clk => num_of_ones[7].CLK
clk => num_of_ones[8].CLK
clk => num_of_ones[9].CLK
clk => num_of_ones[10].CLK
clk => num_of_ones[11].CLK
clk => num_of_ones[12].CLK
clk => num_of_ones[13].CLK
clk => num_of_ones[14].CLK
clk => num_of_ones[15].CLK
clk => p_valid~reg0.CLK
clk => p_bit~reg0.CLK
clk => state~10.DATAIN
resetn => busy.ACLR
resetn => target_bit.ACLR
resetn => word_in_reg[0].ACLR
resetn => word_in_reg[1].ACLR
resetn => word_in_reg[2].ACLR
resetn => word_in_reg[3].ACLR
resetn => word_in_reg[4].ACLR
resetn => word_in_reg[5].ACLR
resetn => word_in_reg[6].ACLR
resetn => word_in_reg[7].ACLR
resetn => word_in_reg[8].ACLR
resetn => word_in_reg[9].ACLR
resetn => word_in_reg[10].ACLR
resetn => word_in_reg[11].ACLR
resetn => word_in_reg[12].ACLR
resetn => word_in_reg[13].ACLR
resetn => word_in_reg[14].ACLR
resetn => word_in_reg[15].ACLR
resetn => index[0].ACLR
resetn => index[1].ACLR
resetn => index[2].ACLR
resetn => index[3].ACLR
resetn => index[4].ACLR
resetn => index[5].ACLR
resetn => index[6].ACLR
resetn => index[7].ACLR
resetn => index[8].ACLR
resetn => index[9].ACLR
resetn => index[10].ACLR
resetn => index[11].ACLR
resetn => index[12].ACLR
resetn => index[13].ACLR
resetn => index[14].ACLR
resetn => index[15].ACLR
resetn => index[16].ACLR
resetn => num_of_ones[0].ACLR
resetn => num_of_ones[1].ACLR
resetn => num_of_ones[2].ACLR
resetn => num_of_ones[3].ACLR
resetn => num_of_ones[4].ACLR
resetn => num_of_ones[5].ACLR
resetn => num_of_ones[6].ACLR
resetn => num_of_ones[7].ACLR
resetn => num_of_ones[8].ACLR
resetn => num_of_ones[9].ACLR
resetn => num_of_ones[10].ACLR
resetn => num_of_ones[11].ACLR
resetn => num_of_ones[12].ACLR
resetn => num_of_ones[13].ACLR
resetn => num_of_ones[14].ACLR
resetn => num_of_ones[15].ACLR
resetn => p_valid~reg0.ACLR
resetn => p_bit~reg0.ACLR
resetn => state~12.DATAIN
resetn => word_valid_reg.ENA
word_in[0] => Selector22.IN2
word_in[1] => Selector21.IN2
word_in[2] => Selector20.IN2
word_in[3] => Selector19.IN2
word_in[4] => Selector18.IN2
word_in[5] => Selector17.IN2
word_in[6] => Selector16.IN2
word_in[7] => Selector15.IN2
word_in[8] => Selector14.IN2
word_in[9] => Selector13.IN2
word_in[10] => Selector12.IN2
word_in[11] => Selector11.IN2
word_in[12] => Selector10.IN2
word_in[13] => Selector9.IN2
word_in[14] => Selector8.IN2
word_in[15] => Selector7.IN2
word_valid => word_valid_reg.DATAB
p_bit <= p_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_valid <= p_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[0] <= num_of_ones[0].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[1] <= num_of_ones[1].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[2] <= num_of_ones[2].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[3] <= num_of_ones[3].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[4] <= num_of_ones[4].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[5] <= num_of_ones[5].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[6] <= num_of_ones[6].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[7] <= num_of_ones[7].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[8] <= num_of_ones[8].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[9] <= num_of_ones[9].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[10] <= num_of_ones[10].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[11] <= num_of_ones[11].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[12] <= num_of_ones[12].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[13] <= num_of_ones[13].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[14] <= num_of_ones[14].DB_MAX_OUTPUT_PORT_TYPE
num_of_ones_out[15] <= num_of_ones[15].DB_MAX_OUTPUT_PORT_TYPE
index_out[0] <= index[0].DB_MAX_OUTPUT_PORT_TYPE
index_out[1] <= index[1].DB_MAX_OUTPUT_PORT_TYPE
index_out[2] <= index[2].DB_MAX_OUTPUT_PORT_TYPE
index_out[3] <= index[3].DB_MAX_OUTPUT_PORT_TYPE
index_out[4] <= index[4].DB_MAX_OUTPUT_PORT_TYPE
index_out[5] <= index[5].DB_MAX_OUTPUT_PORT_TYPE
index_out[6] <= index[6].DB_MAX_OUTPUT_PORT_TYPE
index_out[7] <= index[7].DB_MAX_OUTPUT_PORT_TYPE
index_out[8] <= index[8].DB_MAX_OUTPUT_PORT_TYPE
index_out[9] <= index[9].DB_MAX_OUTPUT_PORT_TYPE
index_out[10] <= index[10].DB_MAX_OUTPUT_PORT_TYPE
index_out[11] <= index[11].DB_MAX_OUTPUT_PORT_TYPE
index_out[12] <= index[12].DB_MAX_OUTPUT_PORT_TYPE
index_out[13] <= index[13].DB_MAX_OUTPUT_PORT_TYPE
index_out[14] <= index[14].DB_MAX_OUTPUT_PORT_TYPE
index_out[15] <= index[15].DB_MAX_OUTPUT_PORT_TYPE
index_out[16] <= index[16].DB_MAX_OUTPUT_PORT_TYPE
busy_out <= busy.DB_MAX_OUTPUT_PORT_TYPE


|c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3
clk => cout~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cout~reg0.ENA
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cnt.OUTPUTSELECT
enable => cout.OUTPUTSELECT
q[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~reg0.DB_MAX_OUTPUT_PORT_TYPE


