parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "C:\fpga\simon\all_in_one\all_in_one\hls\csim\code_analyzer\output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location C:\fpga\simon\all_in_one
parallelismSelector::VERBO: FPGA clock frequency is set to 100 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location C:\fpga\simon\all_in_one\all_in_one\hls\csim\code_analyzer\.internal\instrument\app_0\annotated.bc
parallelismSelector::VERBO: FPGA frequency: 100000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 100000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: C:\fpga\Vitis\2024.2\vcxx\data\platform\logic\zynquplus.logic
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 47232, FFs: 94464, DSPs: 240, BRAMs: 300, URAMs: 0)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 47232, FFs: 94464, DSPs: 240, BRAMs: 300, URAMs: 0)
parallelismSelector::VERBO: Code Analyzer Id: 1
parallelismSelector::VERBO: Dataflow Hardware Function: _Z27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "C:\fpga\simon\all_in_one\all_in_one\hls\csim\code_analyzer\.internal\dataflow\1\recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              1662 <- {1662}
                              1663 <- {1663}
                              1664 <- {1664}
                              1665 <- {1665}
                              1666 <- {1666}
                              1667 <- {1667}
                              1668 <- {1668}
                              1669 <- {1669}
                              1670 <- {1670}
                              1671 <- {1671}
                              1672 <- {1672}
                              1673 <- {1673}
                              1674 <- {1674}
                              1675 <- {1675}
                              1676 <- {1676}
                              1677 <- {1677}
                              1709 <- {14}
                              1710 <- {15}
                              1712 <- {12}
                              1714 <- {1672, 1940}
                              1718 <- {13}
                              1722 <- {7}
                              1723 <- {8}
                              1724 <- {9}
                              1725 <- {11}
                              1726 <- {10}
                              1823 <- {9, 1724}
                              1922 <- {1923}
                              1925 <- {1670}
                              1926 <- {1671}
                              1927 <- {1672}
                              1928 <- {1673}
                              1929 <- {1674}
                              1930 <- {1675}
                              1931 <- {1676}
                              1932 <- {1677}
                              1933 <- {1934}
                              1935 <- {1934}
                              1937 <- {1938}
                              1939 <- {1938}
                              1940 <- {1672}
                              1941 <- {1942}
                              1943 <- {1942}
                              1945 <- {1923}
                              1946 <- {1947}
                              1948 <- {1947}
                              1949 <- {1670}
                              1950 <- {1671}
                              1951 <- {1673}
                              1952 <- {1674}
                              1953 <- {1675}
                              1954 <- {1676}
                              1955 <- {1677}
                            
parallelismSelector::VERBO: Variable ID '1709' is missing a corresponding variable info. Preferring variable ID '14' as a better representative instead.
parallelismSelector::VERBO: Variable ID '1710' is missing a corresponding variable info. Preferring variable ID '15' as a better representative instead.
parallelismSelector::VERBO: Variable ID '1712' is missing a corresponding variable info. Preferring variable ID '12' as a better representative instead.
parallelismSelector::VERBO: Variable ID '1718' is missing a corresponding variable info. Preferring variable ID '13' as a better representative instead.
parallelismSelector::WARNG: WARNING: [SIM 211-207] Code Analyzer does not display the impact of the pipeline pragma in dataflow regions (C:\fpga\simon\all_in_one\systolic_array.cpp:397:1)
parallelismSelector::WARNG: WARNING: [SIM 211-203] Code Analyzer does not display the impact of the unroll pragma for tasks (C:\fpga\simon\all_in_one\systolic_array.cpp:516:1)
parallelismSelector::WARNG: WARNING: [HLS 211-200] Code Analyzer will not display the impact of 'unroll' (C:\fpga\simon\all_in_one\systolic_array.cpp:106:1) as the loop has been optimized out
parallelismSelector::WARNG: WARNING: [HLS 211-200] Code Analyzer will not display the impact of 'pipeline' (C:\fpga\simon\all_in_one\systolic_array.cpp:269:1) as the pipelined function is not the top-level hardware function
parallelismSelector::WARNG: WARNING: [HLS 211-200] Code Analyzer will not display the impact of 'pipeline' (C:\fpga\simon\all_in_one\systolic_array.cpp:307:1) as the pipelined function is not the top-level hardware function
parallelismSelector::WARNG: WARNING: [HLS 211-200] Code Analyzer will not display the impact of 'pipeline' (C:\fpga\simon\all_in_one:0:0) as the pipelined function is not the top-level hardware function
parallelismSelector::VERBO: No optimization objective set
parallelismSelector::VERBO: Variable ID '1709' is missing a corresponding variable info. Preferring variable ID '14' as a better representative instead.
parallelismSelector::VERBO: Variable ID '1710' is missing a corresponding variable info. Preferring variable ID '15' as a better representative instead.
parallelismSelector::VERBO: Variable ID '1712' is missing a corresponding variable info. Preferring variable ID '12' as a better representative instead.
parallelismSelector::VERBO: Variable ID '1718' is missing a corresponding variable info. Preferring variable ID '13' as a better representative instead.
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'LR' C:/fpga/simon/all_in_one\systolic_array.cpp:23:0 VariableId 6
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId=--
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'A' C:/fpga/simon/all_in_one\systolic_array.cpp:408:0 VariableId 7
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 36 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'B' C:/fpga/simon/all_in_one\systolic_array.cpp:409:0 VariableId 8
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 36 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'C' C:/fpga/simon/all_in_one\systolic_array.cpp:410:0 VariableId 9
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 36 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'states' C:/fpga/simon/all_in_one\systolic_array.cpp:413:0 VariableId 10
                                  ElementBitsize=384
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 4 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'done_array' C:/fpga/simon/all_in_one\systolic_array.cpp:414:0 VariableId 11
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 4 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_st' C:/fpga/simon/all_in_one\systolic_array.cpp:417:0 VariableId 12
                                  ElementBitsize=128
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'tx_st' C:/fpga/simon/all_in_one\systolic_array.cpp:418:0 VariableId 13
                                  ElementBitsize=128
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_data' C:/fpga/simon/all_in_one\systolic_array.cpp:419:0 VariableId 14
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_valid' C:/fpga/simon/all_in_one\systolic_array.cpp:420:0 VariableId 15
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'fsm_state' C:/fpga/simon/all_in_one\systolic_array.cpp:423:0 VariableId 16
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'load_count' C:/fpga/simon/all_in_one\systolic_array.cpp:424:0 VariableId 17
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'send_count' C:/fpga/simon/all_in_one\systolic_array.cpp:425:0 VariableId 18
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'internal_busy' C:/fpga/simon/all_in_one\systolic_array.cpp:426:0 VariableId 19
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'internal_done' C:/fpga/simon/all_in_one\systolic_array.cpp:427:0 VariableId 20
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in0' C:/fpga/simon/all_in_one\systolic_array.cpp:358:0 VariableId 1662
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in1' C:/fpga/simon/all_in_one\systolic_array.cpp:359:0 VariableId 1663
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in2' C:/fpga/simon/all_in_one\systolic_array.cpp:360:0 VariableId 1664
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in3' C:/fpga/simon/all_in_one\systolic_array.cpp:361:0 VariableId 1665
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'start_in' C:/fpga/simon/all_in_one\systolic_array.cpp:362:0 VariableId 1666
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'tx_in' C:/fpga/simon/all_in_one\systolic_array.cpp:363:0 VariableId 1667
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'clk_in' C:/fpga/simon/all_in_one\systolic_array.cpp:364:0 VariableId 1668
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rst_in' C:/fpga/simon/all_in_one\systolic_array.cpp:365:0 VariableId 1669
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'done_out' C:/fpga/simon/all_in_one\systolic_array.cpp:368:0 VariableId 1670
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'busy_out' C:/fpga/simon/all_in_one\systolic_array.cpp:369:0 VariableId 1671
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_out' C:/fpga/simon/all_in_one\systolic_array.cpp:370:0 VariableId 1672
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out4' C:/fpga/simon/all_in_one\systolic_array.cpp:371:0 VariableId 1673
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out5' C:/fpga/simon/all_in_one\systolic_array.cpp:372:0 VariableId 1674
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out6' C:/fpga/simon/all_in_one\systolic_array.cpp:373:0 VariableId 1675
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out7' C:/fpga/simon/all_in_one\systolic_array.cpp:374:0 VariableId 1676
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out8' C:/fpga/simon/all_in_one\systolic_array.cpp:375:0 VariableId 1677
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_pin' C:/fpga/simon/all_in_one\systolic_array.cpp:268:0 VariableId 1708
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 704
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'tx_pin' C:/fpga/simon/all_in_one\systolic_array.cpp:306:0 VariableId 1714
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 705
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'A' C:/fpga/simon/all_in_one\systolic_array.cpp:91:0 VariableId 1722
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 9 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'B' C:/fpga/simon/all_in_one\systolic_array.cpp:92:0 VariableId 1723
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 9 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'C' C:/fpga/simon/all_in_one\systolic_array.cpp:93:0 VariableId 1724
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 9 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'done' C:/fpga/simon/all_in_one\systolic_array.cpp:94:0 VariableId 1725
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'state' C:/fpga/simon/all_in_one\systolic_array.cpp:95:0 VariableId 1726
                                  ElementBitsize=384
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode' C:/fpga/simon/all_in_one\systolic_array.cpp:96:0 VariableId 1727
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1767
                                  ElementBitsize=33
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1770
                                  ElementBitsize=33
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1774
                                  ElementBitsize=53
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1801
                                  ElementBitsize=53
                                  IsHlsStream=no
                                  FunctionId= 706
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' C:/fpga/simon/all_in_one\systolic_array.cpp:28:0 VariableId 1805
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 707
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' C:/fpga/simon/all_in_one\systolic_array.cpp:32:0 VariableId 1812
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 708
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'arr' C:/fpga/simon/all_in_one\systolic_array.cpp:59:0 VariableId 1823
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 709
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 9 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1829
                                  ElementBitsize=33
                                  IsHlsStream=no
                                  FunctionId= 709
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1832
                                  ElementBitsize=33
                                  IsHlsStream=no
                                  FunctionId= 709
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1838
                                  ElementBitsize=53
                                  IsHlsStream=no
                                  FunctionId= 709
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1845
                                  ElementBitsize=53
                                  IsHlsStream=no
                                  FunctionId= 709
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' C:/fpga/simon/all_in_one\systolic_array.cpp:43:0 VariableId 1846
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 710
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1849
                                  ElementBitsize=55
                                  IsHlsStream=no
                                  FunctionId= 710
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1850
                                  ElementBitsize=64
                                  IsHlsStream=no
                                  FunctionId= 710
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1853
                                  ElementBitsize=55
                                  IsHlsStream=no
                                  FunctionId= 710
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'x' C:/fpga/simon/all_in_one\systolic_array.cpp:50:0 VariableId 1855
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1864
                                  ElementBitsize=55
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1868
                                  ElementBitsize=55
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1869
                                  ElementBitsize=55
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1873
                                  ElementBitsize=55
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1887
                                  ElementBitsize=33
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'unnamed' unknown source VariableId 1917
                                  ElementBitsize=33
                                  IsHlsStream=no
                                  FunctionId= 711
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in0' C:/fpga/simon/all_in_one\systolic_array.cpp:358:0 VariableId 1918
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 712
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in1' C:/fpga/simon/all_in_one\systolic_array.cpp:359:0 VariableId 1919
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 712
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in2' C:/fpga/simon/all_in_one\systolic_array.cpp:360:0 VariableId 1920
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 712
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode_in3' C:/fpga/simon/all_in_one\systolic_array.cpp:361:0 VariableId 1921
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 712
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode' C:/fpga/simon/all_in_one\systolic_array.cpp:400:0 VariableId 1922
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 712
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode' C:/fpga/simon/all_in_one\systolic_array.cpp:400:0 VariableId 1923
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rst_in' C:/fpga/simon/all_in_one\systolic_array.cpp:365:0 VariableId 1924
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'done_out' C:/fpga/simon/all_in_one\systolic_array.cpp:368:0 VariableId 1925
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'busy_out' C:/fpga/simon/all_in_one\systolic_array.cpp:369:0 VariableId 1926
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_out' C:/fpga/simon/all_in_one\systolic_array.cpp:370:0 VariableId 1927
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out4' C:/fpga/simon/all_in_one\systolic_array.cpp:371:0 VariableId 1928
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out5' C:/fpga/simon/all_in_one\systolic_array.cpp:372:0 VariableId 1929
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out6' C:/fpga/simon/all_in_one\systolic_array.cpp:373:0 VariableId 1930
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out7' C:/fpga/simon/all_in_one\systolic_array.cpp:374:0 VariableId 1931
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out8' C:/fpga/simon/all_in_one\systolic_array.cpp:375:0 VariableId 1932
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1933
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 713
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1934
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'tx_in' C:/fpga/simon/all_in_one\systolic_array.cpp:363:0 VariableId 1936
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 714
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1937
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 714
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1938
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'rx_out' C:/fpga/simon/all_in_one\systolic_array.cpp:370:0 VariableId 1940
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 715
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1941
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 715
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1942
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'start_in' C:/fpga/simon/all_in_one\systolic_array.cpp:362:0 VariableId 1944
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 716
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[ ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'opcode' C:/fpga/simon/all_in_one\systolic_array.cpp:400:0 VariableId 1945
                                  ElementBitsize=8
                                  IsHlsStream=no
                                  FunctionId= 716
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1946
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 716
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     '{Return Token}' C:/fpga/simon/all_in_one\systolic_array.cpp:0:0 VariableId 1947
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 703
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=no
                                  Elements=[ ]
                                  HasInsertionLoc=no
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'done_out' C:/fpga/simon/all_in_one\systolic_array.cpp:368:0 VariableId 1949
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'busy_out' C:/fpga/simon/all_in_one\systolic_array.cpp:369:0 VariableId 1950
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out4' C:/fpga/simon/all_in_one\systolic_array.cpp:371:0 VariableId 1951
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out5' C:/fpga/simon/all_in_one\systolic_array.cpp:372:0 VariableId 1952
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out6' C:/fpga/simon/all_in_one\systolic_array.cpp:373:0 VariableId 1953
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out7' C:/fpga/simon/all_in_one\systolic_array.cpp:374:0 VariableId 1954
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out8' C:/fpga/simon/all_in_one\systolic_array.cpp:375:0 VariableId 1955
                                  ElementBitsize=1
                                  IsHlsStream=no
                                  FunctionId= 717
                                  IsArray=no
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[-- ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 7 is mapped to the object with value: 7
                             Object with value: 8 is mapped to the object with value: 8
                             Object with value: 9 is mapped to the object with value: 9
                             Object with value: 10 is mapped to the object with value: 10
                             Object with value: 11 is mapped to the object with value: 11
                             Object with value: 1709 is mapped to the object with value: 14
                             Object with value: 1710 is mapped to the object with value: 15
                             Object with value: 1712 is mapped to the object with value: 12
                             Object with value: 1718 is mapped to the object with value: 13
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1922 is mapped to the object with value: 1923
                             Object with value: 1933 is mapped to the object with value: 1934
                             Object with value: 1937 is mapped to the object with value: 1938
                             Object with value: 1941 is mapped to the object with value: 1942
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 27, Trip Count: (Static=4, Dynamic [x10]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:431:9, Vars=11,
                               +- Loop with id 28, Trip Count: (Static=9, Dynamic [x40]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:436:13, Vars=7,8,9,10,
                            +- Loop with id 29, Trip Count: (Static=4 !Inconsistent!, Dynamic Min/Avg/Max=0/0/0 [x0]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:515:9, Vars=11,
                               +- Loop with id 44, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:155:9, Vars=9,10,
                               +- Loop with id 43, Trip Count: (Static=8), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:224:13, Vars=9,
                               +- Loop with id 42, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:229:13, Vars=9,
                               +- Loop with id 41, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:209:13, Vars=9,
                               +- Loop with id 40, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:215:13, Vars=9,
                               +- Loop with id 39, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:201:13, Vars=9,
                               +- Loop with id 37, Trip Count: (Static=8), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:183:13, Vars=9,
                               +- Loop with id 36, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:188:13, Vars=9,
                               +- Loop with id 38, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:195:13, Vars=7,8,9,
                               +- Loop with id 35, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:172:13, Vars=9,
                               +- Loop with id 34, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:166:13, Vars=9,
                               +- Loop with id 32, Trip Count: (Static=3), [PerfectNest], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:137:13, Vars=7,
                                  +- Loop with id 33, Trip Count: (Static=3), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:139:17, Vars=8,10,
                               +- Loop with id 31, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:122:17, Vars=10,
                               +- Loop with id 46, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:61:5, Vars=9,
                               +- Loop with id 45, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:67:9, Vars=9,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 27, Trip Count: (Static=4, Dynamic [x10]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:431:9, Vars=11,
                               +- Loop with id 28, Trip Count: (Static=9, Dynamic [x40]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:436:13, Vars=7,8,9,10,
                            +- Loop with id 29, Trip Count: (Static=4 !Inconsistent!, Dynamic Min/Avg/Max=0/0/0 [x0]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:515:9, Vars=11,
                               +- Loop with id 44, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:155:9, Vars=9,10,
                               +- Loop with id 43, Trip Count: (Static=8), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:224:13, Vars=9,
                               +- Loop with id 42, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:229:13, Vars=9,
                               +- Loop with id 41, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:209:13, Vars=9,
                               +- Loop with id 40, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:215:13, Vars=9,
                               +- Loop with id 39, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:201:13, Vars=9,
                               +- Loop with id 37, Trip Count: (Static=8), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:183:13, Vars=9,
                               +- Loop with id 36, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:188:13, Vars=9,
                               +- Loop with id 38, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:195:13, Vars=7,8,9,
                               +- Loop with id 35, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:172:13, Vars=9,
                               +- Loop with id 34, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:166:13, Vars=9,
                               +- Loop with id 32, Trip Count: (Static=3), [PerfectNest], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:137:13, Vars=7,
                                  +- Loop with id 33, Trip Count: (Static=3), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:139:17, Vars=8,10,
                               +- Loop with id 31, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:122:17, Vars=10,
                               +- Loop with id 46, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:61:5, Vars=9,
                               +- Loop with id 45, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:67:9, Vars=9,
                            
parallelismSelector::VERBO: Function 'systolic_top_uart_4parallel' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F703_R2_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F703_R3_Switch' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T5_F703_R31_Call' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T6_F703_R32_Call' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T7_F703_R33_Switch' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T8_F703_R92_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'uart_rx' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'uart_tx' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'systolic_array' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'relu' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'leaky_relu' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'softmax' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'sigmoid' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'exp_fixed' inlined as per Vitis C++ heuristic
parallelismSelector::VERBO: Function 'uart_rx' not inlined as per function pipelining pragma
parallelismSelector::VERBO: Function 'uart_tx' not inlined as per function pipelining pragma
parallelismSelector::VERBO: Function 'systolic_array' not inlined as per function pipelining pragma
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 27, Trip Count: (Static=4, Dynamic [x10]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:431:9, Vars=11,
                               +- Loop with id 28, Trip Count: (Static=9, Dynamic [x40]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:436:13, Vars=7,8,9,10,
                            +- Loop with id 29, Trip Count: (Static=4 !Inconsistent!, Dynamic Min/Avg/Max=0/0/0 [x0]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:515:9, Vars=11,
                               +- Loop with id 44, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:155:9, Vars=9,10,
                               +- Loop with id 43, Trip Count: (Static=8), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:224:13, Vars=9,
                               +- Loop with id 42, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:229:13, Vars=9,
                               +- Loop with id 41, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:209:13, Vars=9,
                               +- Loop with id 40, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:215:13, Vars=9,
                               +- Loop with id 39, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:201:13, Vars=9,
                               +- Loop with id 37, Trip Count: (Static=8), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:183:13, Vars=9,
                               +- Loop with id 36, Trip Count: (Static=8), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:188:13, Vars=9,
                               +- Loop with id 38, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:195:13, Vars=7,8,9,
                               +- Loop with id 35, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:172:13, Vars=9,
                               +- Loop with id 34, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:166:13, Vars=9,
                               +- Loop with id 32, Trip Count: (Static=3), [PerfectNest], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:137:13, Vars=7,
                                  +- Loop with id 33, Trip Count: (Static=3), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:139:17, Vars=8,10,
                               +- Loop with id 31, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:122:17, Vars=10,
                               +- Loop with id 46, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:61:5, Vars=9,
                               +- Loop with id 45, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:67:9, Vars=9,
                            
parallelismSelector::VERBO: Cannot find VarId of argument call21
parallelismSelector::VERBO: Cannot find VarId of argument call23
parallelismSelector::VERBO: Cannot find VarId of argument call
parallelismSelector::VERBO: Cannot find VarId of argument call5
parallelismSelector::VERBO: Cannot find VarId of argument call11
parallelismSelector::VERBO: Cannot find VarId of argument call14
parallelismSelector::VERBO: 
                            The following user pragmas were detected in the application:
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:269:1: warning: User pragma 'function pipeline' found in function uart_rx
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:307:1: warning: User pragma 'function pipeline' found in function uart_tx
parallelismSelector::VERBO: C:\fpga\simon\all_in_one:0:0: warning: User pragma 'function pipeline' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:123:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:138:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:140:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:167:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:173:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:189:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:184:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:196:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:202:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:216:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:210:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:230:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:225:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: C:\fpga\simon\all_in_one\systolic_array.cpp:156:1: warning: User pragma 'unroll' found in function systolic_array
parallelismSelector::VERBO: Max iterations for loop 27 are 4
parallelismSelector::VERBO:  - loop 27 is "C:/fpga/simon/all_in_one\systolic_array.cpp":431:9
parallelismSelector::VERBO: Max iterations for loop 28 are 9
parallelismSelector::VERBO:  - loop 28 is "C:/fpga/simon/all_in_one\systolic_array.cpp":436:13
parallelismSelector::VERBO: Max iterations for loop 29 are 4
parallelismSelector::VERBO:  - loop 29 is "C:/fpga/simon/all_in_one\systolic_array.cpp":515:9
parallelismSelector::VERBO: Max iterations for loop 44 are 9
parallelismSelector::VERBO:  - loop 44 is "C:/fpga/simon/all_in_one\systolic_array.cpp":155:9
parallelismSelector::VERBO: Max iterations for loop 43 are 8
parallelismSelector::VERBO:  - loop 43 is "C:/fpga/simon/all_in_one\systolic_array.cpp":224:13
parallelismSelector::VERBO: Max iterations for loop 42 are 8
parallelismSelector::VERBO:  - loop 42 is "C:/fpga/simon/all_in_one\systolic_array.cpp":229:13
parallelismSelector::VERBO: Max iterations for loop 41 are 9
parallelismSelector::VERBO:  - loop 41 is "C:/fpga/simon/all_in_one\systolic_array.cpp":209:13
parallelismSelector::VERBO: Max iterations for loop 40 are 8
parallelismSelector::VERBO:  - loop 40 is "C:/fpga/simon/all_in_one\systolic_array.cpp":215:13
parallelismSelector::VERBO: Max iterations for loop 39 are 9
parallelismSelector::VERBO:  - loop 39 is "C:/fpga/simon/all_in_one\systolic_array.cpp":201:13
parallelismSelector::VERBO: Max iterations for loop 37 are 8
parallelismSelector::VERBO:  - loop 37 is "C:/fpga/simon/all_in_one\systolic_array.cpp":183:13
parallelismSelector::VERBO: Max iterations for loop 36 are 8
parallelismSelector::VERBO:  - loop 36 is "C:/fpga/simon/all_in_one\systolic_array.cpp":188:13
parallelismSelector::VERBO: Max iterations for loop 38 are 9
parallelismSelector::VERBO:  - loop 38 is "C:/fpga/simon/all_in_one\systolic_array.cpp":195:13
parallelismSelector::VERBO: Max iterations for loop 35 are 9
parallelismSelector::VERBO:  - loop 35 is "C:/fpga/simon/all_in_one\systolic_array.cpp":172:13
parallelismSelector::VERBO: Max iterations for loop 34 are 9
parallelismSelector::VERBO:  - loop 34 is "C:/fpga/simon/all_in_one\systolic_array.cpp":166:13
parallelismSelector::VERBO: Max iterations for loop 32 are 3
parallelismSelector::VERBO:  - loop 32 is "C:/fpga/simon/all_in_one\systolic_array.cpp":137:13
parallelismSelector::VERBO: Max iterations for loop 33 are 3
parallelismSelector::VERBO:  - loop 33 is "C:/fpga/simon/all_in_one\systolic_array.cpp":139:17
parallelismSelector::VERBO: Max iterations for loop 31 are 9
parallelismSelector::VERBO:  - loop 31 is "C:/fpga/simon/all_in_one\systolic_array.cpp":122:17
parallelismSelector::VERBO: Max iterations for loop 46 are 9
parallelismSelector::VERBO:  - loop 46 is "C:/fpga/simon/all_in_one\systolic_array.cpp":61:5
parallelismSelector::VERBO: Max iterations for loop 45 are 9
parallelismSelector::VERBO:  - loop 45 is "C:/fpga/simon/all_in_one\systolic_array.cpp":67:9
parallelismSelector::VERBO: Partitioning variable 'A' C:/fpga/simon/all_in_one\systolic_array.cpp:408:0 VariableId 7
parallelismSelector::VERBO: Partitioning variable 'B' C:/fpga/simon/all_in_one\systolic_array.cpp:409:0 VariableId 8
parallelismSelector::VERBO: Partitioning variable 'C' C:/fpga/simon/all_in_one\systolic_array.cpp:410:0 VariableId 9
parallelismSelector::VERBO: Partitioning variable 'states' C:/fpga/simon/all_in_one\systolic_array.cpp:413:0 VariableId 10
parallelismSelector::VERBO: Partitioning variable 'done_array' C:/fpga/simon/all_in_one\systolic_array.cpp:414:0 VariableId 11
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 44)
                               +- pipeline, unroll with factors 1, 8 (LoopId 43)
                               +- pipeline, unroll with factors 1, 2, 4, 8, unroll/pipeline with factors 2, 4 (LoopId 42)
                               +- pipeline, unroll with factors 1, 9 (LoopId 41)
                               +- pipeline, unroll with factors 1, 2, 4, 8, unroll/pipeline with factors 2, 4 (LoopId 40)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 39)
                               +- pipeline, unroll with factors 1, 8 (LoopId 37)
                               +- pipeline, unroll with factors 1, 2, 4, 8, unroll/pipeline with factors 2, 4 (LoopId 36)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 38)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 35)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 34)
                               +- pipeline, unroll with factors 1, 3 (LoopId 32)
                                  +- pipeline, unroll with factors 1, 3 (LoopId 33)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 44)
                               +- pipeline, unroll with factors 1, 8 (LoopId 43)
                               +- pipeline, unroll with factors 1, 2, 4, 8, unroll/pipeline with factors 2, 4 (LoopId 42)
                               +- pipeline, unroll with factors 1, 9 (LoopId 41)
                               +- pipeline, unroll with factors 1, 2, 4, 8, unroll/pipeline with factors 2, 4 (LoopId 40)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 39)
                               +- pipeline, unroll with factors 1, 8 (LoopId 37)
                               +- pipeline, unroll with factors 1, 2, 4, 8, unroll/pipeline with factors 2, 4 (LoopId 36)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 38)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 35)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 34)
                               +- pipeline, unroll with factors 1, 3 (LoopId 32)
                                  +- pipeline, unroll with factors 1, 3 (LoopId 33)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 27, Trip Count: (Static=4, Dynamic [x10]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:431:9, Vars=11,
                               +- Loop with id 28, Trip Count: (Static=9, Dynamic [x40]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:436:13, Vars=7,8,9,10,
                            +- Loop with id 29, Trip Count: (Static=4 !Inconsistent!, Dynamic Min/Avg/Max=0/0/0 [x0]), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:515:9, Vars=11,
                               +- Loop with id 44, Trip Count: (Static=9), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:155:9, Vars=9,10,
                               +- Loop with id 43, Trip Count: (Static=8), [User Pragma], [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:224:13, Vars=9,
                               +- Loop with id 42, Trip Count: (Static=8), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:229:13, Vars=9,
                               +- Loop with id 41, Trip Count: (Static=9), [User Pragma], [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:209:13, Vars=9,
                               +- Loop with id 40, Trip Count: (Static=8), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:215:13, Vars=9,
                               +- Loop with id 39, Trip Count: (Static=9), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:201:13, Vars=9,
                               +- Loop with id 37, Trip Count: (Static=8), [User Pragma], [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:183:13, Vars=9,
                               +- Loop with id 36, Trip Count: (Static=8), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:188:13, Vars=9,
                               +- Loop with id 38, Trip Count: (Static=9), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:195:13, Vars=7,8,9,
                               +- Loop with id 35, Trip Count: (Static=9), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:172:13, Vars=9,
                               +- Loop with id 34, Trip Count: (Static=9), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:166:13, Vars=9,
                               +- Loop with id 32, Trip Count: (Static=3), [PerfectNest], [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:137:13, Vars=7,
                                  +- Loop with id 33, Trip Count: (Static=3), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:139:17, Vars=8,10,
                               +- Loop with id 31, Trip Count: (Static=9), [User Pragma], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:122:17, Vars=10,
                               +- Loop with id 46, Trip Count: (Static=9), [RAW], Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:61:5, Vars=9,
                               +- Loop with id 45, Trip Count: (Static=9), Loc=C:/fpga/simon/all_in_one\systolic_array.cpp:67:9, Vars=9,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 703
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1662
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1663
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1664
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1665
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1669
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=14
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=15
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=16
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=17
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=18
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=19
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=20
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1667
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1934
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=14
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=15
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1938
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1672
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1666
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1942
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1923
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=6
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=14
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=15
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=16
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=17
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=18
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=16
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=17
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=18
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=19
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=20
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1947
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=19
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=20
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1670
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1671
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1673
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1674
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1675
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1676
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1677
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1670
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1671
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1672
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1673
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1674
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1675
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1676
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=1677
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=16
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=17
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=18
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=12
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=13
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=14
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=15
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=16
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=17
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=18
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=19
parallelismSelector::VERBO: DataflowConstrainer: Has no VariableSettingSpace: VarId=20
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=7
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=8
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=9
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=10
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=11
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: cyclic 1, 2 complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 2, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: Removing unroll factor 2 from loop 27 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 3 from loop 28 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 2 from loop 29 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing unroll factor 3 from loop 45 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1, 2, 3, 4, 6, 9, 12, 18 complete} (VariableName C) (VariableId 9)
                            Partition {dim 0: complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: complete} (VariableName done_array) (VariableId 11)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 27)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (LoopId 28)
                            +- pipeline, unroll with factors 1, 4, unroll/pipeline with factors 2 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- pipeline, unroll with factors 1, 9 (LoopId 46)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (LoopId 45)
                            
parallelismSelector::VERBO: Initial branch after performance pragma constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1} (VariableName C) (VariableId 9)
                            Partition {dim 0: complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: complete} (VariableName done_array) (VariableId 11)
                            +- unroll with factors 1 (LoopId 27)
                               +- unroll with factors 1 (LoopId 28)
                            +- unroll with factors 1 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- unroll with factors 1 (LoopId 46)
                               +- unroll with factors 1 (LoopId 45)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1} (VariableName C) (VariableId 9)
                            Partition {dim 0: complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: complete} (VariableName done_array) (VariableId 11)
                            +- unroll with factors 1 (LoopId 27)
                               +- unroll with factors 1 (LoopId 28)
                            +- unroll with factors 1 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- unroll with factors 1 (LoopId 46)
                               +- unroll with factors 1 (LoopId 45)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName A) (VariableId 7)
                            Partition {dim 0: cyclic 1} (VariableName B) (VariableId 8)
                            Partition {dim 0: cyclic 1} (VariableName C) (VariableId 9)
                            Partition {dim 0: complete} (VariableName states) (VariableId 10)
                            Partition {dim 0: complete} (VariableName done_array) (VariableId 11)
                            +- unroll with factors 1 (LoopId 27)
                               +- unroll with factors 1 (LoopId 28)
                            +- unroll with factors 1 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- unroll with factors 1 (LoopId 46)
                               +- unroll with factors 1 (LoopId 45)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 7)
                            Partition {dim 0: cyclic 1} (VariableId 8)
                            Partition {dim 0: cyclic 1} (VariableId 9)
                            Partition {dim 0: complete} (VariableId 10)
                            Partition {dim 0: complete} (VariableId 11)
                            +- unroll with factors 1 (LoopId 27)
                               +- unroll with factors 1 (LoopId 28)
                            +- unroll with factors 1 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- unroll with factors 1 (LoopId 46)
                               +- unroll with factors 1 (LoopId 45)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: systolic_top_uart_4parallel
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(273 F=712) (1922->1923)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1922 is mapped to the object with value: 1923
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F703_R2_Atomic" (FunctionId 712):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F703_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(274 F=713) (1925->1670)(1926->1671)(1927->1672)(1928->1673)(1929->1674)(1930->1675)(1931->1676)(1932->1677)(1933->1934)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1925 is mapped to the object with value: 1670
                             Object with value: 1926 is mapped to the object with value: 1671
                             Object with value: 1927 is mapped to the object with value: 1672
                             Object with value: 1928 is mapped to the object with value: 1673
                             Object with value: 1929 is mapped to the object with value: 1674
                             Object with value: 1930 is mapped to the object with value: 1675
                             Object with value: 1931 is mapped to the object with value: 1676
                             Object with value: 1932 is mapped to the object with value: 1677
                             Object with value: 1933 is mapped to the object with value: 1934
                            
parallelismSelector::VERBO: Analyzing Loop "for.body25" (LoopId 28):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 28
parallelismSelector::VERBO:          - EndCycles: for.body25 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body25
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 27):
parallelismSelector::VERBO:         LoopId: 28, TC: 9, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 9
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 28): 9
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 27
parallelismSelector::VERBO:          - EndCycles: for.body_iso5 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: for.body25 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body_iso4 -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 14}
parallelismSelector::VERBO:        - Critical path: for.body_iso5, for.end, for.body25, for.body, for.body_iso4
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F703_R3_Switch" (FunctionId 713):
parallelismSelector::VERBO:         LoopId: 27, TC: 4, IL: {1: 14}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 56
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 27): 56
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F703_R3_Switch
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso3 -> {1: 69}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 58}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso0 -> {1: 63}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso2 -> {1: 68}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso1 -> {1: 64}
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 59}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 69}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 69}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end48_iso3, for.end, for.end48_iso0, for.end48_iso2, for.end48_iso1, for.body, for.end48, if.then, UnifiedReturnBlock
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(275 F=714) (1937->1938)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(284 F=704) (1709->14)(1710->15)(1712->12)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1709 is mapped to the object with value: 14
                             Object with value: 1710 is mapped to the object with value: 15
                             Object with value: 1712 is mapped to the object with value: 12
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: Analyzing Function "uart_rx" (FunctionId 704):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7uart_rxbRjRbbR11UartRxState
parallelismSelector::VERBO:          - EndCycles: if.end38 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: if.then11 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then3 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: land.lhs.true -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.then16 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.then2 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end22 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end8 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.end23 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then26 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then3_iso0 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then32 -> {1: 9}
parallelismSelector::VERBO:          - EndCycles: if.end36 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: if.end37 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11}
parallelismSelector::VERBO:        - Critical path: if.end38, if.then11, entry, land.lhs.true, if.then16, if.end22, if.end23, if.then26, if.then32, if.end36, if.end37, if.else
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F703_R31_Call" (FunctionId 714):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F703_R31_Call
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end_iso8 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 13}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 13}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, if.end_iso8, UnifiedReturnBlock
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(276 F=715) (1940->1672)(1941->1942)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(285 F=705) (1714->1940)(1718->13)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1714 is mapped to the object with value: 1672
                             Object with value: 1718 is mapped to the object with value: 13
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: Analyzing Function "uart_tx" (FunctionId 705):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7uart_txRbbjbR11UartTxState
parallelismSelector::VERBO:          - EndCycles: if.then2 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.else14 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then17 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.end44 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.end41 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.else31 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.end42 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then23 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.end43 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then34 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.else36 -> {1: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: if.else14, entry, if.then17, if.end44, if.end41, if.else31, if.end42, if.end43, if.then34, if.else36
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T6_F703_R32_Call" (FunctionId 715):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T6_F703_R32_Call
parallelismSelector::VERBO:          - EndCycles: if.end_iso9 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end_iso9_iso0 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 11}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11}
parallelismSelector::VERBO:        - Critical path: if.end_iso9, newFuncRoot, if.end_iso9_iso0, UnifiedReturnBlock
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(277 F=716) (1945->1923)(1946->1947)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(286 F=706) (1722->7)(1723->8)(1724->9)(1725->11)(1726->10)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Loop "for.body16" (LoopId 31):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 31
parallelismSelector::VERBO:          - EndCycles: for.body16 -> {9: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 1}
parallelismSelector::VERBO:        - Critical path: for.body16
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0}, OwnedIIMem: {9: 0}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body37" (LoopId 33):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 33
parallelismSelector::VERBO:          - EndCycles: if.end.i.i.i.i.i -> {3: 7}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i122 -> {3: 8}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {3: 9}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit102 -> {3: 2}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit112 -> {3: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i119 -> {3: 6}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i109 -> {3: 3}
parallelismSelector::VERBO:          - EndCycles: for.body37 -> {3: 1}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i99 -> {3: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {3: 9}
parallelismSelector::VERBO:        - Critical path: if.end.i.i.i.i.i, if.then.i.i122, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit102, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit112, if.then.i.i.i.i.i119, if.then.i.i.i.i109, for.body37, if.then.i.i.i.i99
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {3: 0}, OwnedIIMem: {3: 0}, NestedIIMem: {3: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body34" (LoopId 32):
parallelismSelector::VERBO:         LoopId: 33, TC: 3, IL: {3: 9}, IIMem: {3: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 3 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 33): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 32
parallelismSelector::VERBO:          - EndCycles: for.end59 -> {3: 9}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {3: 9}
parallelismSelector::VERBO:          - EndCycles: for.body34 -> {3: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {3: 9}
parallelismSelector::VERBO:        - Critical path: for.end59, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, for.body34, for.body37
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {3: 2}, OwnedIIMem: {3: 0.5}, NestedIIMem: {3: 1.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(279 F=707) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "relu" (FunctionId 707):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL4relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: cond.true -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: cond.false -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: cond.end -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: entry, cond.true, cond.false, cond.end
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body91" (LoopId 34):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 34
parallelismSelector::VERBO:          - EndCycles: for.body91_iso0 -> {9: 4}
parallelismSelector::VERBO:          - EndCycles: for.body91_iso1 -> {9: 4}
parallelismSelector::VERBO:          - EndCycles: for.body91 -> {9: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 4}
parallelismSelector::VERBO:        - Critical path: for.body91_iso0, for.body91_iso1, for.body91
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(280 F=708) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "leaky_relu" (FunctionId 708):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z10leaky_relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: return -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.59.exit -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 4}
parallelismSelector::VERBO:        - Critical path: if.then.i.i.i.i, entry, if.else, return, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.59.exit
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body111" (LoopId 35):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 35
parallelismSelector::VERBO:          - EndCycles: for.body111 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: for.body111_iso3 -> {9: 6}
parallelismSelector::VERBO:          - EndCycles: for.body111_iso2 -> {9: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 6}
parallelismSelector::VERBO:        - Critical path: for.body111, for.body111_iso3, for.body111_iso2
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body149" (LoopId 36):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 36
parallelismSelector::VERBO:          - EndCycles: for.body149 -> {8: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 1}
parallelismSelector::VERBO:        - Critical path: for.body149
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body134" (LoopId 37):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 37
parallelismSelector::VERBO:          - EndCycles: if.then138 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: for.body134 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: if.end141 -> {8: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 2}
parallelismSelector::VERBO:        - Critical path: if.then138, for.body134, if.end141
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=58:1 -> 60:0 -> 58:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body160" (LoopId 38):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 38
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i62 -> {9: 4}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i70 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: for.body160 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit73 -> {9: 3}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i48 -> {9: 8}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i53 -> {9: 6}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmiILi64ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE5minusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 7}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi65ELi25ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 9}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 9}
parallelismSelector::VERBO:        - Critical path: if.then.i.i.i.i62, if.then.i.i.i.i70, for.body160, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit73, if.then.i.i.i.i48, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i53, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmiILi64ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE5minusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi65ELi25ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(282 F=710) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "sigmoid" (FunctionId 710):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7sigmoid8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit -> {1: 45}
parallelismSelector::VERBO:          - EndCycles: if.then67.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.end.i.i -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then54.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ed.17.exit -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.then37.i.i.i -> {1: 50}
parallelismSelector::VERBO:          - EndCycles: if.else70.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.else50.i.i.i -> {1: 51}
parallelismSelector::VERBO:          - EndCycles: if.then52.i.i.i -> {1: 52}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i -> {1: 48}
parallelismSelector::VERBO:          - EndCycles: if.else58.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.else.i.i.i -> {1: 50}
parallelismSelector::VERBO:          - EndCycles: if.else62.i.i.i -> {1: 52}
parallelismSelector::VERBO:          - EndCycles: if.else.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.end.i.i.i -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then4.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.then46.i.i.i -> {1: 51}
parallelismSelector::VERBO:          - EndCycles: if.end9.i.i -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 53}
parallelismSelector::VERBO:        - Critical path: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit, if.then67.i.i.i, if.end.i.i, if.then54.i.i.i, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ed.17.exit, if.else70.i.i.i, if.else50.i.i.i, if.then52.i.i.i, if.then.i.i.i, if.else58.i.i.i, if.else.i.i.i, if.else62.i.i.i, if.else.i.i, if.end.i.i.i, entry, if.then4.i.i, if.end9.i.i
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body183" (LoopId 39):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 39
parallelismSelector::VERBO:          - EndCycles: for.body183 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: for.body183_iso4 -> {9: 55}
parallelismSelector::VERBO:          - EndCycles: for.body183_iso5 -> {9: 55}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 55}
parallelismSelector::VERBO:        - Critical path: for.body183, for.body183_iso4, for.body183_iso5
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body220" (LoopId 40):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 40
parallelismSelector::VERBO:          - EndCycles: for.body220 -> {8: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 1}
parallelismSelector::VERBO:        - Critical path: for.body220
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body204" (LoopId 41):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 41
parallelismSelector::VERBO:          - EndCycles: for.body204 -> {9: 1}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i -> {9: 1}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i -> {9: 3}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i -> {9: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 5}
parallelismSelector::VERBO:        - Critical path: for.body204, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i.i, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, if.then.i.i
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body247" (LoopId 42):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 42
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {8: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 1}
parallelismSelector::VERBO:        - Critical path: for.body247
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body232" (LoopId 43):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 43
parallelismSelector::VERBO:          - EndCycles: for.body232 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: if.end239 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: if.then236 -> {8: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 2}
parallelismSelector::VERBO:        - Critical path: for.body232, if.end239, if.then236
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=94:1 -> 96:0 -> 94:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body75" (LoopId 44):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 44
parallelismSelector::VERBO:          - EndCycles: for.body75 -> {9: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 2}
parallelismSelector::VERBO:        - Critical path: for.body75
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(281 F=709) (1823->1724)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Loop "for.body13" (LoopId 45):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 45
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i6 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body13 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 59}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 60}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 61}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 61}
parallelismSelector::VERBO:        - Critical path: if.then.i.i.i.i6, for.body13, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(283 F=711) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "exp_fixed" (FunctionId 711):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL9exp_fixed8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: return -> {1: 255}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi86ELi46ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi117ELi57ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 117}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i20 -> {1: 118}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i49 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end9 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i69 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i40 -> {1: 116}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi128ELi48ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 250}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i13 -> {1: 251}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi118ELi58ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi149ELi69ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 252}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi85ELi45ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 253}
parallelismSelector::VERBO:          - EndCycles: if.then7 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi150ELi70ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 254}
parallelismSelector::VERBO:          - EndCycles: if.then40 -> {1: 255}
parallelismSelector::VERBO:          - EndCycles: if.end41 -> {1: 255}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi64ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i77 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi96ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 115}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 255}
parallelismSelector::VERBO:        - Critical path: return, _ZNK13ap_fixed_baseILi86ELi46ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi117ELi57ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i20, if.then.i.i.i.i49, entry, if.end9, if.then.i.i.i.i69, if.then.i.i.i.i40, _ZNK13ap_fixed_baseILi128ELi48ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i13, _ZNK13ap_fixed_baseILi118ELi58ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi149ELi69ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, _ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi85ELi45ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.end, if.then.i.i.i.i, if.then7, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi150ELi70ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then40, if.end41, _ZNK13ap_fixed_baseILi64ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i77, if.then, _ZNK13ap_fixed_baseILi96ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 46):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 46
parallelismSelector::VERBO:          - EndCycles: for.body_iso0 -> {1: 257}
parallelismSelector::VERBO:          - EndCycles: for.body_iso1 -> {1: 257}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i15 -> {1: 258}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i -> {1: 262}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 263}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i -> {1: 261}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 263}
parallelismSelector::VERBO:        - Critical path: for.body_iso0, for.body_iso1, if.then.i.i.i.i.i15, if.then.i.i, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, for.body, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "softmax" (FunctionId 709):
parallelismSelector::VERBO:         LoopId: 46, TC: 9, IL: {1: 263}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 2367
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 46): 2367
parallelismSelector::VERBO:         LoopId: 45, TC: 9, IL: {1: 61}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 549
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 45): 549
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7softmaxP8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: for.end24 -> {1: 2920}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2370}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 2369}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 2920}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 2368}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 2919}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2920}
parallelismSelector::VERBO:        - Critical path: for.end24, entry, for.body13, if.then, for.end, if.end, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, for.body, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "systolic_array" (FunctionId 706):
parallelismSelector::VERBO:         LoopId: 32, TC: 3, IL: {3: 9}, IIMem: {3: 2}, IIDep 0
parallelismSelector::VERBO:         	unroll 3 Cycles: 13
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 32): 13
parallelismSelector::VERBO:         LoopId: 44, TC: 9, IL: {9: 2}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 5
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 44): 5
parallelismSelector::VERBO:         LoopId: 31, TC: 9, IL: {9: 1}, IIMem: {9: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 0
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 31): 0
parallelismSelector::VERBO:         LoopId: 34, TC: 9, IL: {9: 4}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 7
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 34): 7
parallelismSelector::VERBO:         LoopId: 38, TC: 9, IL: {9: 9}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 12
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 38): 12
parallelismSelector::VERBO:         LoopId: 37, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 8 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 37): 8
parallelismSelector::VERBO:         LoopId: 35, TC: 9, IL: {9: 6}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 9
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 35): 9
parallelismSelector::VERBO:         LoopId: 39, TC: 9, IL: {9: 55}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 58
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 39): 58
parallelismSelector::VERBO:         LoopId: 36, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 8 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 36): 3
parallelismSelector::VERBO:         LoopId: 41, TC: 9, IL: {9: 5}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 41): 8
parallelismSelector::VERBO:         LoopId: 43, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 8 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 43): 8
parallelismSelector::VERBO:         LoopId: 42, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 8 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 42): 3
parallelismSelector::VERBO:         LoopId: 40, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 8 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 40): 3
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL14systolic_arraybbP8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PS_ILi32ELi12ELS0_5ELS1_3ELi0EERbR16systolic_state_th
parallelismSelector::VERBO:          - EndCycles: LeafBlock -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: for.end83 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: sw.bb -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end62 -> {1: 20}
parallelismSelector::VERBO:          - EndCycles: NodeBlock26 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: LeafBlock20 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: LeafBlock22 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: sw.bb27 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: NodeBlock10 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: LeafBlock1 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: NodeBlock14 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: if.end26 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: NodeBlock24 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: NodeBlock16 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: if.then10 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: sw.bb71 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: LeafBlock8 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: sw.bb85 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: for.end23 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.end25 -> {1: 9}
parallelismSelector::VERBO:          - EndCycles: for.end59 -> {1: 19}
parallelismSelector::VERBO:          - EndCycles: if.end70 -> {1: 23}
parallelismSelector::VERBO:          - EndCycles: sw.bb86 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: LeafBlock18 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: if.then67 -> {1: 21}
parallelismSelector::VERBO:          - EndCycles: NodeBlock12 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: NodeBlock28 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: sw.bb87 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: for.body91_iso1 -> {1: 21}
parallelismSelector::VERBO:          - EndCycles: for.end106 -> {1: 22}
parallelismSelector::VERBO:          - EndCycles: if.end69 -> {1: 22}
parallelismSelector::VERBO:          - EndCycles: sw.bb107 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: for.body16 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: for.body75 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: NodeBlock6 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: NodeBlock -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.then30 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then7 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: sw.bb156 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: sw.bb128 -> {1: 2936}
parallelismSelector::VERBO:          - EndCycles: for.body111_iso3 -> {1: 24}
parallelismSelector::VERBO:          - EndCycles: sw.bb200 -> {1: 16}
parallelismSelector::VERBO:          - EndCycles: for.end210 -> {1: 25}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: for.end127 -> {1: 25}
parallelismSelector::VERBO:          - EndCycles: for.body149 -> {1: 26}
parallelismSelector::VERBO:          - EndCycles: for.end155 -> {1: 27}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 24}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 32}
parallelismSelector::VERBO:          - EndCycles: sw.bb227 -> {1: 16}
parallelismSelector::VERBO:          - EndCycles: for.end226 -> {1: 38}
parallelismSelector::VERBO:          - EndCycles: for.end242 -> {1: 25}
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {1: 28}
parallelismSelector::VERBO:          - EndCycles: NewDefault5 -> {1: 16}
parallelismSelector::VERBO:          - EndCycles: for.end144 -> {1: 23}
parallelismSelector::VERBO:          - EndCycles: for.body220 -> {1: 37}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i21 -> {1: 26}
parallelismSelector::VERBO:          - EndCycles: sw.epilog -> {1: 2937}
parallelismSelector::VERBO:          - EndCycles: sw.bb129 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 34}
parallelismSelector::VERBO:          - EndCycles: for.end178 -> {1: 27}
parallelismSelector::VERBO:          - EndCycles: sw.bb179 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: for.body183_iso5 -> {1: 73}
parallelismSelector::VERBO:          - EndCycles: if.end239 -> {1: 24}
parallelismSelector::VERBO:          - EndCycles: NewDefault -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end253 -> {1: 29}
parallelismSelector::VERBO:          - EndCycles: sw.epilog256 -> {1: 2937}
parallelismSelector::VERBO:          - EndCycles: if.end141 -> {1: 22}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi65ELi25ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 26}
parallelismSelector::VERBO:          - EndCycles: for.end199 -> {1: 74}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2937}
parallelismSelector::VERBO:        - Critical path: for.end83, NodeBlock10, LeafBlock1, NodeBlock14, sw.bb71, LeafBlock8, NodeBlock12, for.body75, NodeBlock, entry, sw.bb128, sw.epilog, sw.epilog256
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body77" (LoopId 29):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 29
parallelismSelector::VERBO:          - EndCycles: for.body77_iso1 -> {1: 2938}
parallelismSelector::VERBO:          - EndCycles: for.body77_iso0 -> {1: 2938}
parallelismSelector::VERBO:          - EndCycles: for.body77 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2938}
parallelismSelector::VERBO:        - Critical path: for.body77_iso1, for.body77_iso0, for.body77
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=16:1 -> 18:4 -> 16:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T7_F703_R33_Switch" (FunctionId 716):
parallelismSelector::VERBO:         LoopId: 29, TC: 4, IL: {1: 2938}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 11752
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 29): 11752
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T7_F703_R33_Switch
parallelismSelector::VERBO:          - EndCycles: if.end71 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then111 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: NodeBlock3 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: land.lhs.true -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: LeafBlock -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.end109 -> {1: 11760}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvaEv.exit -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 11761}
parallelismSelector::VERBO:          - EndCycles: if.then19.i.i.i -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: land.lhs.true.i.i.i -> {1: 9}
parallelismSelector::VERBO:          - EndCycles: if.then52 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: sw.epilog -> {1: 11761}
parallelismSelector::VERBO:          - EndCycles: if.then59 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: sw.bb62 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: sw.bb73 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end50 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end61 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then70 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end119 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: if.end118 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: if.then49 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end107 -> {1: 11758}
parallelismSelector::VERBO:          - EndCycles: for.body77_iso1 -> {1: 11757}
parallelismSelector::VERBO:          - EndCycles: NodeBlock5 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.end60 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.end72 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then108 -> {1: 11759}
parallelismSelector::VERBO:          - EndCycles: LeafBlock1 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.then117 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: if.end_iso11 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: NodeBlock -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: sw.bb51 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.then63 -> {1: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11761}
parallelismSelector::VERBO:        - Critical path: NodeBlock3, if.end109, UnifiedReturnBlock, sw.epilog, sw.bb73, newFuncRoot, for.end107, for.body77_iso1, NodeBlock5, if.then108, for.body77, if.end_iso11
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(278 F=717) (1949->1670)(1950->1671)(1951->1673)(1952->1674)(1953->1675)(1954->1676)(1955->1677)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1949 is mapped to the object with value: 1670
                             Object with value: 1950 is mapped to the object with value: 1671
                             Object with value: 1951 is mapped to the object with value: 1673
                             Object with value: 1952 is mapped to the object with value: 1674
                             Object with value: 1953 is mapped to the object with value: 1675
                             Object with value: 1954 is mapped to the object with value: 1676
                             Object with value: 1955 is mapped to the object with value: 1677
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T8_F703_R92_Atomic" (FunctionId 717):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T8_F703_R92_Atomic
parallelismSelector::VERBO:          - EndCycles: sw.epilog_iso20 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: return.exitStub -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: sw.epilog_iso20, return.exitStub, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "systolic_top_uart_4parallel" (FunctionId 703):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: return -> {1: 11863}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 86}
parallelismSelector::VERBO:          - EndCycles: codeRepl6 -> {1: 11860}
parallelismSelector::VERBO:          - EndCycles: codeRepl8 -> {1: 11863}
parallelismSelector::VERBO:          - EndCycles: codeRepl4 -> {1: 98}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 72}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11863}
parallelismSelector::VERBO:        - Critical path: entry, return, codeRepl2, codeRepl6, codeRepl8, codeRepl4, codeRepl, codeRepl1
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 28, TC: 9, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 28, TC: 9, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 9
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 27, TC: 4, IL: {1: 14}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 14
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 27, TC: 4, IL: {1: 14}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 56
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 31, TC: 9, IL: {9: 1}, IIMem: {9: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 31, TC: 9, IL: {9: 1}, IIMem: {9: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 0
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 33, TC: 3, IL: {3: 9}, IIMem: {3: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 33, TC: 3, IL: {3: 9}, IIMem: {3: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 32, TC: 3, IL: {3: 9}, IIMem: {3: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 13
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 32, TC: 3, IL: {3: 9}, IIMem: {3: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 13
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 34, TC: 9, IL: {9: 4}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 7
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 34, TC: 9, IL: {9: 4}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 7
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 35, TC: 9, IL: {9: 6}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 9
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 35, TC: 9, IL: {9: 6}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 9
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 36, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 36, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 37, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 37, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 38, TC: 9, IL: {9: 9}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 12
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 38, TC: 9, IL: {9: 9}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 12
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 39, TC: 9, IL: {9: 55}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 58
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 39, TC: 9, IL: {9: 55}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 58
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 40, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 40, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 41, TC: 9, IL: {9: 5}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 41, TC: 9, IL: {9: 5}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 42, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 42, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 43, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 43, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 44, TC: 9, IL: {9: 2}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 5
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 44, TC: 9, IL: {9: 2}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 5
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 45, TC: 9, IL: {1: 61}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 61
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 45, TC: 9, IL: {1: 61}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 549
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 46, TC: 9, IL: {1: 263}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 263
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 46, TC: 9, IL: {1: 263}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2367
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 29, TC: 4, IL: {1: 2938}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 2938
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 29, TC: 4, IL: {1: 2938}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 11752
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_ : 703
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(273 F=712) (1922->1923)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1922 is mapped to the object with value: 1923
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F703_R2_Atomic : 712
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(274 F=713) (1925->1670)(1926->1671)(1927->1672)(1928->1673)(1929->1674)(1930->1675)(1931->1676)(1932->1677)(1933->1934)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1925 is mapped to the object with value: 1670
                             Object with value: 1926 is mapped to the object with value: 1671
                             Object with value: 1927 is mapped to the object with value: 1672
                             Object with value: 1928 is mapped to the object with value: 1673
                             Object with value: 1929 is mapped to the object with value: 1674
                             Object with value: 1930 is mapped to the object with value: 1675
                             Object with value: 1931 is mapped to the object with value: 1676
                             Object with value: 1932 is mapped to the object with value: 1677
                             Object with value: 1933 is mapped to the object with value: 1934
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F703_R3_Switch : 713
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 27
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 28
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {28: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 161 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 28 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {27: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 238 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 238 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(275 F=714) (1937->1938)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F703_R31_Call : 714
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(284 F=704) (1709->14)(1710->15)(1712->12)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1709 is mapped to the object with value: 14
                             Object with value: 1710 is mapped to the object with value: 15
                             Object with value: 1712 is mapped to the object with value: 12
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7uart_rxbRjRbbR11UartRxState : 704
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 180 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 180 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(276 F=715) (1940->1672)(1941->1942)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T6_F703_R32_Call : 715
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(285 F=705) (1714->1940)(1718->13)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1714 is mapped to the object with value: 1672
                             Object with value: 1718 is mapped to the object with value: 13
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7uart_txRbbjbR11UartTxState : 705
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 135 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 135 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(277 F=716) (1945->1923)(1946->1947)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T7_F703_R33_Switch : 716
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 29
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(286 F=706) (1722->7)(1723->8)(1724->9)(1725->11)(1726->10)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL14systolic_arraybbP8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PS_ILi32ELi12ELS0_5ELS1_3ELi0EERbR16systolic_state_th : 706
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 31
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {31: 4}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 180 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 32
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 33
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 717 FFs: 0 DSPs: 9 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 239 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {33: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 33 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {32: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2611 FFs: 0 DSPs: 27 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 104 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 34
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(279 F=707) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL4relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 707
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {34: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 560 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 35
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(280 F=708) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z10leaky_relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 708
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 60 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {35: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 920 FFs: 0 DSPs: 27 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 80 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 36
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {36: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 37
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {37: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 420 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 38
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {38: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2055 FFs: 0 DSPs: 27 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 195 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 39
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(282 F=710) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7sigmoid8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 710
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0 Total unshareable area: LUTs: 865 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0 Self unshareable area: LUTs: 865 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {39: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 7266 FFs: 3412 DSPs: 58 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 7266 FFs: 3412 DSPs: 58 BRAMs: 0 Total unshareable area: LUTs: 8165 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0 Self unshareable area: LUTs: 885 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 40
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {40: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 41
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {41: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 946 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 94 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 42
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {42: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 43
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {43: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 420 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 44
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {44: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 280 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(281 F=709) (1823->1724)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7softmaxP8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 709
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 45
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {45: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 122 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 66 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 46
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(283 F=711) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL9exp_fixed8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 711
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 940 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 940 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {46: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1090 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 1034 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 3440 FFs: 3636 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1232 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 3524 FFs: 3636 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10790 FFs: 7048 DSPs: 61 BRAMs: 0 Total unshareable area: LUTs: 18953 FFs: 0 DSPs: 115 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 3524 FFs: 3636 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 1616 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {29: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 79 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 54 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 355 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 276 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(278 F=717) (1949->1670)(1950->1671)(1951->1673)(1952->1674)(1953->1675)(1954->1676)(1955->1677)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1949 is mapped to the object with value: 1670
                             Object with value: 1950 is mapped to the object with value: 1671
                             Object with value: 1951 is mapped to the object with value: 1673
                             Object with value: 1952 is mapped to the object with value: 1674
                             Object with value: 1953 is mapped to the object with value: 1675
                             Object with value: 1954 is mapped to the object with value: 1676
                             Object with value: 1955 is mapped to the object with value: 1677
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T8_F703_R92_Atomic : 717
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 7
parallelismSelector::VERBO:     Array bits: 1152. Elements: 36. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 8
parallelismSelector::VERBO:     Array bits: 1152. Elements: 36. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 9
parallelismSelector::VERBO:     Array bits: 1152. Elements: 36. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 10
parallelismSelector::VERBO:     Array bits: 1536. Elements: 4. Element bits: 384
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 96 LUTs and 1536 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 11
parallelismSelector::VERBO:     Array bits: 4. Elements: 4. Element bits: 1
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 16 LUTs and 4 FFs
parallelismSelector::VERBO: Is valid space because UsedArea.Max <= GlobalConstr.AreaConstr
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 7)
                               +- Penalty on LoopId 27: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 28: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 8)
                               +- Penalty on LoopId 27: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 28: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 9)
                               +- Penalty on LoopId 27: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 28: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 44: {9: lat/intv 4} (unroll: latency/interval)
                               +- Penalty on LoopId 45: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 46: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: complete} (VariableId 10)
                            Partition {dim 0: complete} (VariableId 11)
                               +- Penalty on LoopId 27: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 29: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 27), min-max latency/interval: {unroll 1: lat/intv 56}
                               +- Access to VariableId 7: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 8: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 9: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 11: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 28), min-max latency/interval: {unroll 1: lat/intv 9}
                                  +- Access to VariableId 7: {1: lat/intv 0} (unroll: latency/interval)
                                  +- Access to VariableId 8: {1: lat/intv 0} (unroll: latency/interval)
                                  +- Access to VariableId 9: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 29), min-max latency/interval: {unroll 1: lat/intv 11752}
                               +- Access to VariableId 11: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 9 (LoopId 44), min-max latency/interval: {unroll 9: lat/intv 5}
                                  +- Access to VariableId 9: {9: lat/intv 4} (unroll: latency/interval)
                               +- unroll with factors 8 (LoopId 43), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 8 (LoopId 42), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 9 (LoopId 41), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 8 (LoopId 40), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 9 (LoopId 39), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 8 (LoopId 37), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 8 (LoopId 36), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 9 (LoopId 38), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 9 (LoopId 35), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 9 (LoopId 34), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 3 (LoopId 32), min-max latency/interval: {unroll 1: lat/intv 0}
                                  +- unroll with factors 3 (LoopId 33), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 9 (LoopId 31), min-max latency/interval: {unroll 1: lat/intv 0}
                               +- unroll with factors 1 (LoopId 46), min-max latency/interval: {unroll 1: lat/intv 2367}
                                  +- Access to VariableId 9: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 45), min-max latency/interval: {unroll 1: lat/intv 549}
                                  +- Access to VariableId 9: {1: lat/intv 0} (unroll: latency/interval)
                            Id: 0 contains valid solution: --, min-max latency/interval:  lat 11863 intv 11864, min-max area:  LUTs: 30811 FFs: 8588 DSPs: 176 BRAMs: 3
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 30811, FFs: 8588, DSPs: 176, BRAMs: 3, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 30811, FFs: 8588, DSPs: 176, BRAMs: 3, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 7)
                            Partition {dim 0: cyclic 1} (VariableId 8)
                            Partition {dim 0: cyclic 1} (VariableId 9)
                            Partition {dim 0: complete} (VariableId 10)
                            Partition {dim 0: complete} (VariableId 11)
                            +- unroll with factors 1 (LoopId 27)
                               +- unroll with factors 1 (LoopId 28)
                            +- unroll with factors 1 (LoopId 29)
                               +- unroll with factors 9 (LoopId 44)
                               +- unroll with factors 8 (LoopId 43)
                               +- unroll with factors 8 (LoopId 42)
                               +- unroll with factors 9 (LoopId 41)
                               +- unroll with factors 8 (LoopId 40)
                               +- unroll with factors 9 (LoopId 39)
                               +- unroll with factors 8 (LoopId 37)
                               +- unroll with factors 8 (LoopId 36)
                               +- unroll with factors 9 (LoopId 38)
                               +- unroll with factors 9 (LoopId 35)
                               +- unroll with factors 9 (LoopId 34)
                               +- unroll with factors 3 (LoopId 32)
                                  +- unroll with factors 3 (LoopId 33)
                               +- unroll with factors 9 (LoopId 31)
                               +- unroll with factors 1 (LoopId 46)
                               +- unroll with factors 1 (LoopId 45)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: systolic_top_uart_4parallel
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(273 F=712) (1922->1923)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1922 is mapped to the object with value: 1923
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F703_R2_Atomic" (FunctionId 712):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F703_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 0}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 0}
parallelismSelector::VERBO:        - Critical path: newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(274 F=713) (1925->1670)(1926->1671)(1927->1672)(1928->1673)(1929->1674)(1930->1675)(1931->1676)(1932->1677)(1933->1934)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1925 is mapped to the object with value: 1670
                             Object with value: 1926 is mapped to the object with value: 1671
                             Object with value: 1927 is mapped to the object with value: 1672
                             Object with value: 1928 is mapped to the object with value: 1673
                             Object with value: 1929 is mapped to the object with value: 1674
                             Object with value: 1930 is mapped to the object with value: 1675
                             Object with value: 1931 is mapped to the object with value: 1676
                             Object with value: 1932 is mapped to the object with value: 1677
                             Object with value: 1933 is mapped to the object with value: 1934
                            
parallelismSelector::VERBO: Analyzing Loop "for.body25" (LoopId 28):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 28
parallelismSelector::VERBO:          - EndCycles: for.body25 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: for.body25
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 27):
parallelismSelector::VERBO:         LoopId: 28, TC: 9, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 9
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 28): 9
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 27
parallelismSelector::VERBO:          - EndCycles: for.body_iso5 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: for.body25 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.body_iso4 -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 14}
parallelismSelector::VERBO:        - Critical path: for.body_iso5, for.end, for.body25, for.body, for.body_iso4
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F703_R3_Switch" (FunctionId 713):
parallelismSelector::VERBO:         LoopId: 27, TC: 4, IL: {1: 14}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 56
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 27): 56
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F703_R3_Switch
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso3 -> {1: 69}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 58}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso0 -> {1: 63}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso2 -> {1: 68}
parallelismSelector::VERBO:          - EndCycles: for.end48_iso1 -> {1: 64}
parallelismSelector::VERBO:          - EndCycles: for.end48 -> {1: 59}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 69}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 69}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end48_iso3, for.end, for.end48_iso0, for.end48_iso2, for.end48_iso1, for.body, for.end48, if.then, UnifiedReturnBlock
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(275 F=714) (1937->1938)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(284 F=704) (1709->14)(1710->15)(1712->12)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1709 is mapped to the object with value: 14
                             Object with value: 1710 is mapped to the object with value: 15
                             Object with value: 1712 is mapped to the object with value: 12
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: Analyzing Function "uart_rx" (FunctionId 704):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7uart_rxbRjRbbR11UartRxState
parallelismSelector::VERBO:          - EndCycles: if.end38 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: if.then11 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then3 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: land.lhs.true -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.then16 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.then2 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end22 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end8 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.end23 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then26 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then3_iso0 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then32 -> {1: 9}
parallelismSelector::VERBO:          - EndCycles: if.end36 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: if.end37 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11}
parallelismSelector::VERBO:        - Critical path: if.end38, if.then11, entry, land.lhs.true, if.then16, if.end22, if.end23, if.then26, if.then32, if.end36, if.end37, if.else
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T5_F703_R31_Call" (FunctionId 714):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T5_F703_R31_Call
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end_iso8 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 13}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 13}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, if.end_iso8, UnifiedReturnBlock
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(276 F=715) (1940->1672)(1941->1942)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(285 F=705) (1714->1940)(1718->13)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1714 is mapped to the object with value: 1672
                             Object with value: 1718 is mapped to the object with value: 13
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: Analyzing Function "uart_tx" (FunctionId 705):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7uart_txRbbjbR11UartTxState
parallelismSelector::VERBO:          - EndCycles: if.then2 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.else14 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then17 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.end44 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.end41 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.else31 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.end42 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then23 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.end43 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then34 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.else36 -> {1: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 8}
parallelismSelector::VERBO:        - Critical path: if.else14, entry, if.then17, if.end44, if.end41, if.else31, if.end42, if.end43, if.then34, if.else36
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T6_F703_R32_Call" (FunctionId 715):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T6_F703_R32_Call
parallelismSelector::VERBO:          - EndCycles: if.end_iso9 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end_iso9_iso0 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 11}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11}
parallelismSelector::VERBO:        - Critical path: if.end_iso9, newFuncRoot, if.end_iso9_iso0, UnifiedReturnBlock
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(277 F=716) (1945->1923)(1946->1947)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(286 F=706) (1722->7)(1723->8)(1724->9)(1725->11)(1726->10)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Loop "for.body16" (LoopId 31):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 31
parallelismSelector::VERBO:          - EndCycles: for.body16 -> {9: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 1}
parallelismSelector::VERBO:        - Critical path: for.body16
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0}, OwnedIIMem: {9: 0}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body37" (LoopId 33):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 33
parallelismSelector::VERBO:          - EndCycles: if.end.i.i.i.i.i -> {3: 7}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i122 -> {3: 8}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {3: 9}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit102 -> {3: 2}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit112 -> {3: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i119 -> {3: 6}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i109 -> {3: 3}
parallelismSelector::VERBO:          - EndCycles: for.body37 -> {3: 1}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i99 -> {3: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {3: 9}
parallelismSelector::VERBO:        - Critical path: if.end.i.i.i.i.i, if.then.i.i122, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit102, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit112, if.then.i.i.i.i.i119, if.then.i.i.i.i109, for.body37, if.then.i.i.i.i99
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {3: 0}, OwnedIIMem: {3: 0}, NestedIIMem: {3: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body34" (LoopId 32):
parallelismSelector::VERBO:         LoopId: 33, TC: 3, IL: {3: 9}, IIMem: {3: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 3 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 33): 8
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 32
parallelismSelector::VERBO:          - EndCycles: for.end59 -> {3: 9}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {3: 9}
parallelismSelector::VERBO:          - EndCycles: for.body34 -> {3: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {3: 9}
parallelismSelector::VERBO:        - Critical path: for.end59, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, for.body34, for.body37
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {3: 2}, OwnedIIMem: {3: 0.5}, NestedIIMem: {3: 1.5}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(279 F=707) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "relu" (FunctionId 707):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL4relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: cond.true -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: cond.false -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: cond.end -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: entry, cond.true, cond.false, cond.end
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body91" (LoopId 34):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 34
parallelismSelector::VERBO:          - EndCycles: for.body91_iso0 -> {9: 4}
parallelismSelector::VERBO:          - EndCycles: for.body91_iso1 -> {9: 4}
parallelismSelector::VERBO:          - EndCycles: for.body91 -> {9: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 4}
parallelismSelector::VERBO:        - Critical path: for.body91_iso0, for.body91_iso1, for.body91
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(280 F=708) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "leaky_relu" (FunctionId 708):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z10leaky_relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: return -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.59.exit -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 4}
parallelismSelector::VERBO:        - Critical path: if.then.i.i.i.i, entry, if.else, return, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.59.exit
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body111" (LoopId 35):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 35
parallelismSelector::VERBO:          - EndCycles: for.body111 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: for.body111_iso3 -> {9: 6}
parallelismSelector::VERBO:          - EndCycles: for.body111_iso2 -> {9: 6}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 6}
parallelismSelector::VERBO:        - Critical path: for.body111, for.body111_iso3, for.body111_iso2
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body149" (LoopId 36):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 36
parallelismSelector::VERBO:          - EndCycles: for.body149 -> {8: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 1}
parallelismSelector::VERBO:        - Critical path: for.body149
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body134" (LoopId 37):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 37
parallelismSelector::VERBO:          - EndCycles: if.then138 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: for.body134 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: if.end141 -> {8: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 2}
parallelismSelector::VERBO:        - Critical path: if.then138, for.body134, if.end141
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=58:1 -> 60:0 -> 58:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body160" (LoopId 38):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 38
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i62 -> {9: 4}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i70 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: for.body160 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit73 -> {9: 3}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i48 -> {9: 8}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i53 -> {9: 6}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmiILi64ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE5minusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 7}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi65ELi25ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 9}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 9}
parallelismSelector::VERBO:        - Critical path: if.then.i.i.i.i62, if.then.i.i.i.i70, for.body160, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit73, if.then.i.i.i.i48, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i53, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmiILi64ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE5minusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi65ELi25ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(282 F=710) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "sigmoid" (FunctionId 710):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7sigmoid8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit -> {1: 45}
parallelismSelector::VERBO:          - EndCycles: if.then67.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.end.i.i -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then54.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ed.17.exit -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.then37.i.i.i -> {1: 50}
parallelismSelector::VERBO:          - EndCycles: if.else70.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.else50.i.i.i -> {1: 51}
parallelismSelector::VERBO:          - EndCycles: if.then52.i.i.i -> {1: 52}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i -> {1: 48}
parallelismSelector::VERBO:          - EndCycles: if.else58.i.i.i -> {1: 53}
parallelismSelector::VERBO:          - EndCycles: if.else.i.i.i -> {1: 50}
parallelismSelector::VERBO:          - EndCycles: if.else62.i.i.i -> {1: 52}
parallelismSelector::VERBO:          - EndCycles: if.else.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.end.i.i.i -> {1: 49}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then4.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.then46.i.i.i -> {1: 51}
parallelismSelector::VERBO:          - EndCycles: if.end9.i.i -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 53}
parallelismSelector::VERBO:        - Critical path: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit, if.then67.i.i.i, if.end.i.i, if.then54.i.i.i, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ed.17.exit, if.else70.i.i.i, if.else50.i.i.i, if.then52.i.i.i, if.then.i.i.i, if.else58.i.i.i, if.else.i.i.i, if.else62.i.i.i, if.else.i.i, if.end.i.i.i, entry, if.then4.i.i, if.end9.i.i
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body183" (LoopId 39):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 39
parallelismSelector::VERBO:          - EndCycles: for.body183 -> {9: 2}
parallelismSelector::VERBO:          - EndCycles: for.body183_iso4 -> {9: 55}
parallelismSelector::VERBO:          - EndCycles: for.body183_iso5 -> {9: 55}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 55}
parallelismSelector::VERBO:        - Critical path: for.body183, for.body183_iso4, for.body183_iso5
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body220" (LoopId 40):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 40
parallelismSelector::VERBO:          - EndCycles: for.body220 -> {8: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 1}
parallelismSelector::VERBO:        - Critical path: for.body220
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body204" (LoopId 41):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 41
parallelismSelector::VERBO:          - EndCycles: for.body204 -> {9: 1}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {9: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i -> {9: 1}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i -> {9: 3}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i -> {9: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 5}
parallelismSelector::VERBO:        - Critical path: for.body204, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i.i, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, if.then.i.i
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body247" (LoopId 42):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 42
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {8: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 1}
parallelismSelector::VERBO:        - Critical path: for.body247
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body232" (LoopId 43):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 43
parallelismSelector::VERBO:          - EndCycles: for.body232 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: if.end239 -> {8: 2}
parallelismSelector::VERBO:          - EndCycles: if.then236 -> {8: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {8: 2}
parallelismSelector::VERBO:        - Critical path: for.body232, if.end239, if.then236
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=94:1 -> 96:0 -> 94:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {8: 0.5}, OwnedIIMem: {8: 0.5}, NestedIIMem: {8: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body75" (LoopId 44):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 44
parallelismSelector::VERBO:          - EndCycles: for.body75 -> {9: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {9: 2}
parallelismSelector::VERBO:        - Critical path: for.body75
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {9: 0.5}, OwnedIIMem: {9: 0.5}, NestedIIMem: {9: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(281 F=709) (1823->1724)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Loop "for.body13" (LoopId 45):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 45
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i6 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: for.body13 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 59}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 60}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 61}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 61}
parallelismSelector::VERBO:        - Critical path: if.then.i.i.i.i6, for.body13, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(283 F=711) 
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: Analyzing Function "exp_fixed" (FunctionId 711):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL9exp_fixed8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: return -> {1: 255}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi86ELi46ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi117ELi57ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 117}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i20 -> {1: 118}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i49 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end9 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i69 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i40 -> {1: 116}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi128ELi48ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 250}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i13 -> {1: 251}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi118ELi58ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi149ELi69ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 252}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi85ELi45ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 253}
parallelismSelector::VERBO:          - EndCycles: if.then7 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi150ELi70ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 254}
parallelismSelector::VERBO:          - EndCycles: if.then40 -> {1: 255}
parallelismSelector::VERBO:          - EndCycles: if.end41 -> {1: 255}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi64ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i77 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi96ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 115}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 255}
parallelismSelector::VERBO:        - Critical path: return, _ZNK13ap_fixed_baseILi86ELi46ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi117ELi57ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i20, if.then.i.i.i.i49, entry, if.end9, if.then.i.i.i.i69, if.then.i.i.i.i40, _ZNK13ap_fixed_baseILi128ELi48ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i13, _ZNK13ap_fixed_baseILi118ELi58ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi149ELi69ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, _ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi85ELi45ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.end, if.then.i.i.i.i, if.then7, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi150ELi70ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then40, if.end41, _ZNK13ap_fixed_baseILi64ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, if.then.i.i.i.i77, if.then, _ZNK13ap_fixed_baseILi96ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body" (LoopId 46):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 46
parallelismSelector::VERBO:          - EndCycles: for.body_iso0 -> {1: 257}
parallelismSelector::VERBO:          - EndCycles: for.body_iso1 -> {1: 257}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i15 -> {1: 258}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i -> {1: 262}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 263}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i -> {1: 261}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 263}
parallelismSelector::VERBO:        - Critical path: for.body_iso0, for.body_iso1, if.then.i.i.i.i.i15, if.then.i.i, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, for.body, _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEplILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4plusERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "softmax" (FunctionId 709):
parallelismSelector::VERBO:         LoopId: 46, TC: 9, IL: {1: 263}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 2367
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 46): 2367
parallelismSelector::VERBO:         LoopId: 45, TC: 9, IL: {1: 61}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 549
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 45): 549
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL7softmaxP8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE
parallelismSelector::VERBO:          - EndCycles: for.end24 -> {1: 2920}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.then -> {1: 2370}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 2369}
parallelismSelector::VERBO:          - EndCycles: if.end -> {1: 2920}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 2368}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 2919}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2920}
parallelismSelector::VERBO:        - Critical path: for.end24, entry, for.body13, if.then, for.end, if.end, _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, for.body, _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "systolic_array" (FunctionId 706):
parallelismSelector::VERBO:         LoopId: 32, TC: 3, IL: {3: 9}, IIMem: {3: 2}, IIDep 0
parallelismSelector::VERBO:         	unroll 3 Cycles: 13
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 32): 13
parallelismSelector::VERBO:         LoopId: 44, TC: 9, IL: {9: 2}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 5
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 44): 5
parallelismSelector::VERBO:         LoopId: 31, TC: 9, IL: {9: 1}, IIMem: {9: 0}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 0
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 31): 0
parallelismSelector::VERBO:         LoopId: 34, TC: 9, IL: {9: 4}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 7
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 34): 7
parallelismSelector::VERBO:         LoopId: 38, TC: 9, IL: {9: 9}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 12
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 38): 12
parallelismSelector::VERBO:         LoopId: 37, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 8 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 37): 8
parallelismSelector::VERBO:         LoopId: 35, TC: 9, IL: {9: 6}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 9
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 35): 9
parallelismSelector::VERBO:         LoopId: 39, TC: 9, IL: {9: 55}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 58
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 39): 58
parallelismSelector::VERBO:         LoopId: 36, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 8 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 36): 3
parallelismSelector::VERBO:         LoopId: 41, TC: 9, IL: {9: 5}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 9 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 41): 8
parallelismSelector::VERBO:         LoopId: 43, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 8 Cycles: 8
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 43): 8
parallelismSelector::VERBO:         LoopId: 42, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 8 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 42): 3
parallelismSelector::VERBO:         LoopId: 40, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:         	unroll 8 Cycles: 3
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 40): 3
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _ZL14systolic_arraybbP8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PS_ILi32ELi12ELS0_5ELS1_3ELi0EERbR16systolic_state_th
parallelismSelector::VERBO:          - EndCycles: LeafBlock -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.else -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: for.end83 -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: sw.bb -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end62 -> {1: 20}
parallelismSelector::VERBO:          - EndCycles: NodeBlock26 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: LeafBlock20 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: LeafBlock22 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: sw.bb27 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: NodeBlock10 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: LeafBlock1 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: NodeBlock14 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: if.end26 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: NodeBlock24 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: NodeBlock16 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: if.then10 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: sw.bb71 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: LeafBlock8 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: sw.bb85 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: for.end23 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.end25 -> {1: 9}
parallelismSelector::VERBO:          - EndCycles: for.end59 -> {1: 19}
parallelismSelector::VERBO:          - EndCycles: if.end70 -> {1: 23}
parallelismSelector::VERBO:          - EndCycles: sw.bb86 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: LeafBlock18 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: if.then67 -> {1: 21}
parallelismSelector::VERBO:          - EndCycles: NodeBlock12 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: NodeBlock28 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: sw.bb87 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: for.body91_iso1 -> {1: 21}
parallelismSelector::VERBO:          - EndCycles: for.end106 -> {1: 22}
parallelismSelector::VERBO:          - EndCycles: if.end69 -> {1: 22}
parallelismSelector::VERBO:          - EndCycles: sw.bb107 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: for.body16 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: for.body75 -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: NodeBlock6 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: NodeBlock -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.then30 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then7 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: sw.bb156 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: sw.bb128 -> {1: 2936}
parallelismSelector::VERBO:          - EndCycles: for.body111_iso3 -> {1: 24}
parallelismSelector::VERBO:          - EndCycles: sw.bb200 -> {1: 16}
parallelismSelector::VERBO:          - EndCycles: for.end210 -> {1: 25}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i -> {1: 33}
parallelismSelector::VERBO:          - EndCycles: for.end127 -> {1: 25}
parallelismSelector::VERBO:          - EndCycles: for.body149 -> {1: 26}
parallelismSelector::VERBO:          - EndCycles: for.end155 -> {1: 27}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 24}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi12ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 32}
parallelismSelector::VERBO:          - EndCycles: sw.bb227 -> {1: 16}
parallelismSelector::VERBO:          - EndCycles: for.end226 -> {1: 38}
parallelismSelector::VERBO:          - EndCycles: for.end242 -> {1: 25}
parallelismSelector::VERBO:          - EndCycles: for.body247 -> {1: 28}
parallelismSelector::VERBO:          - EndCycles: NewDefault5 -> {1: 16}
parallelismSelector::VERBO:          - EndCycles: for.end144 -> {1: 23}
parallelismSelector::VERBO:          - EndCycles: for.body220 -> {1: 37}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i21 -> {1: 26}
parallelismSelector::VERBO:          - EndCycles: sw.epilog -> {1: 2937}
parallelismSelector::VERBO:          - EndCycles: sw.bb129 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi33ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 34}
parallelismSelector::VERBO:          - EndCycles: for.end178 -> {1: 27}
parallelismSelector::VERBO:          - EndCycles: sw.bb179 -> {1: 15}
parallelismSelector::VERBO:          - EndCycles: for.body183_iso5 -> {1: 73}
parallelismSelector::VERBO:          - EndCycles: if.end239 -> {1: 24}
parallelismSelector::VERBO:          - EndCycles: NewDefault -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end253 -> {1: 29}
parallelismSelector::VERBO:          - EndCycles: sw.epilog256 -> {1: 2937}
parallelismSelector::VERBO:          - EndCycles: if.end141 -> {1: 22}
parallelismSelector::VERBO:          - EndCycles: _ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi65ELi25ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 26}
parallelismSelector::VERBO:          - EndCycles: for.end199 -> {1: 74}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2937}
parallelismSelector::VERBO:        - Critical path: for.end83, NodeBlock10, LeafBlock1, NodeBlock14, sw.bb71, LeafBlock8, NodeBlock12, for.body75, NodeBlock, entry, sw.bb128, sw.epilog, sw.epilog256
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "for.body77" (LoopId 29):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 29
parallelismSelector::VERBO:          - EndCycles: for.body77_iso1 -> {1: 2938}
parallelismSelector::VERBO:          - EndCycles: for.body77_iso0 -> {1: 2938}
parallelismSelector::VERBO:          - EndCycles: for.body77 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2938}
parallelismSelector::VERBO:        - Critical path: for.body77_iso1, for.body77_iso0, for.body77
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=16:1 -> 18:4 -> 16:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0}, OwnedIIMem: {1: 0}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T7_F703_R33_Switch" (FunctionId 716):
parallelismSelector::VERBO:         LoopId: 29, TC: 4, IL: {1: 2938}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 11752
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 29): 11752
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T7_F703_R33_Switch
parallelismSelector::VERBO:          - EndCycles: if.end71 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.then111 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: NodeBlock3 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: land.lhs.true -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: LeafBlock -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.end109 -> {1: 11760}
parallelismSelector::VERBO:          - EndCycles: _ZNK13ap_fixed_baseILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvaEv.exit -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: UnifiedReturnBlock -> {1: 11761}
parallelismSelector::VERBO:          - EndCycles: if.then19.i.i.i -> {1: 10}
parallelismSelector::VERBO:          - EndCycles: land.lhs.true.i.i.i -> {1: 9}
parallelismSelector::VERBO:          - EndCycles: if.then52 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: sw.epilog -> {1: 11761}
parallelismSelector::VERBO:          - EndCycles: if.then59 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: sw.bb62 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: sw.bb73 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: if.end50 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end61 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then70 -> {1: 6}
parallelismSelector::VERBO:          - EndCycles: if.end119 -> {1: 14}
parallelismSelector::VERBO:          - EndCycles: if.end118 -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: if.then49 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: for.end107 -> {1: 11758}
parallelismSelector::VERBO:          - EndCycles: for.body77_iso1 -> {1: 11757}
parallelismSelector::VERBO:          - EndCycles: NodeBlock5 -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: if.end60 -> {1: 7}
parallelismSelector::VERBO:          - EndCycles: if.end72 -> {1: 8}
parallelismSelector::VERBO:          - EndCycles: if.then108 -> {1: 11759}
parallelismSelector::VERBO:          - EndCycles: LeafBlock1 -> {1: 5}
parallelismSelector::VERBO:          - EndCycles: if.then117 -> {1: 12}
parallelismSelector::VERBO:          - EndCycles: if.end_iso11 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: NodeBlock -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: sw.bb51 -> {1: 4}
parallelismSelector::VERBO:          - EndCycles: if.then63 -> {1: 5}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11761}
parallelismSelector::VERBO:        - Critical path: NodeBlock3, if.end109, UnifiedReturnBlock, sw.epilog, sw.bb73, newFuncRoot, for.end107, for.body77_iso1, NodeBlock5, if.then108, for.body77, if.end_iso11
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(278 F=717) (1949->1670)(1950->1671)(1951->1673)(1952->1674)(1953->1675)(1954->1676)(1955->1677)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1949 is mapped to the object with value: 1670
                             Object with value: 1950 is mapped to the object with value: 1671
                             Object with value: 1951 is mapped to the object with value: 1673
                             Object with value: 1952 is mapped to the object with value: 1674
                             Object with value: 1953 is mapped to the object with value: 1675
                             Object with value: 1954 is mapped to the object with value: 1676
                             Object with value: 1955 is mapped to the object with value: 1677
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T8_F703_R92_Atomic" (FunctionId 717):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T8_F703_R92_Atomic
parallelismSelector::VERBO:          - EndCycles: sw.epilog_iso20 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: return.exitStub -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: sw.epilog_iso20, return.exitStub, newFuncRoot
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "systolic_top_uart_4parallel" (FunctionId 703):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: return -> {1: 11863}
parallelismSelector::VERBO:          - EndCycles: codeRepl2 -> {1: 86}
parallelismSelector::VERBO:          - EndCycles: codeRepl6 -> {1: 11860}
parallelismSelector::VERBO:          - EndCycles: codeRepl8 -> {1: 11863}
parallelismSelector::VERBO:          - EndCycles: codeRepl4 -> {1: 98}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 72}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11863}
parallelismSelector::VERBO:        - Critical path: entry, return, codeRepl2, codeRepl6, codeRepl8, codeRepl4, codeRepl, codeRepl1
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 28, TC: 9, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 28, TC: 9, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 9
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 27, TC: 4, IL: {1: 14}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 14
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 27, TC: 4, IL: {1: 14}, IIMem: {1: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 56
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 31, TC: 9, IL: {9: 1}, IIMem: {9: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 31, TC: 9, IL: {9: 1}, IIMem: {9: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 0
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 33, TC: 3, IL: {3: 9}, IIMem: {3: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 33, TC: 3, IL: {3: 9}, IIMem: {3: 0}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 32, TC: 3, IL: {3: 9}, IIMem: {3: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 13
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 32, TC: 3, IL: {3: 9}, IIMem: {3: 2}, IIDep 0
parallelismSelector::VERBO:     	unroll 3 Cycles: 13
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 34, TC: 9, IL: {9: 4}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 7
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 34, TC: 9, IL: {9: 4}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 7
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 35, TC: 9, IL: {9: 6}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 9
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 35, TC: 9, IL: {9: 6}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 9
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 36, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 36, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 37, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 37, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 38, TC: 9, IL: {9: 9}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 12
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 38, TC: 9, IL: {9: 9}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 12
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 39, TC: 9, IL: {9: 55}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 58
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 39, TC: 9, IL: {9: 55}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 58
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 40, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 40, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 41, TC: 9, IL: {9: 5}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 41, TC: 9, IL: {9: 5}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 42, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 42, TC: 8, IL: {8: 1}, IIMem: {8: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 8 Cycles: 3
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 43, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 43, TC: 8, IL: {8: 2}, IIMem: {8: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 8 Cycles: 8
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 44, TC: 9, IL: {9: 2}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 5
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 44, TC: 9, IL: {9: 2}, IIMem: {9: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 9 Cycles: 5
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 45, TC: 9, IL: {1: 61}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 61
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 45, TC: 9, IL: {1: 61}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 549
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 46, TC: 9, IL: {1: 263}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 263
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 46, TC: 9, IL: {1: 263}, IIMem: {1: 0.5}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2367
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 29, TC: 4, IL: {1: 2938}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 2938
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 29, TC: 4, IL: {1: 2938}, IIMem: {1: 0}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 11752
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_ : 703
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(273 F=712) (1922->1923)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1922 is mapped to the object with value: 1923
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F703_R2_Atomic : 712
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 48 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(274 F=713) (1925->1670)(1926->1671)(1927->1672)(1928->1673)(1929->1674)(1930->1675)(1931->1676)(1932->1677)(1933->1934)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1925 is mapped to the object with value: 1670
                             Object with value: 1926 is mapped to the object with value: 1671
                             Object with value: 1927 is mapped to the object with value: 1672
                             Object with value: 1928 is mapped to the object with value: 1673
                             Object with value: 1929 is mapped to the object with value: 1674
                             Object with value: 1930 is mapped to the object with value: 1675
                             Object with value: 1931 is mapped to the object with value: 1676
                             Object with value: 1932 is mapped to the object with value: 1677
                             Object with value: 1933 is mapped to the object with value: 1934
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F703_R3_Switch : 713
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 27
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 28
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {28: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 161 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 28 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {27: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 238 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 52 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 238 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(275 F=714) (1937->1938)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T5_F703_R31_Call : 714
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(284 F=704) (1709->14)(1710->15)(1712->12)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1709 is mapped to the object with value: 14
                             Object with value: 1710 is mapped to the object with value: 15
                             Object with value: 1712 is mapped to the object with value: 12
                             Object with value: 1937 is mapped to the object with value: 1938
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7uart_rxbRjRbbR11UartRxState : 704
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 180 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 180 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(276 F=715) (1940->1672)(1941->1942)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T6_F703_R32_Call : 715
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(285 F=705) (1714->1940)(1718->13)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1714 is mapped to the object with value: 1672
                             Object with value: 1718 is mapped to the object with value: 13
                             Object with value: 1940 is mapped to the object with value: 1672
                             Object with value: 1941 is mapped to the object with value: 1942
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7uart_txRbbjbR11UartTxState : 705
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 135 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 135 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(277 F=716) (1945->1923)(1946->1947)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T7_F703_R33_Switch : 716
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 29
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(286 F=706) (1722->7)(1723->8)(1724->9)(1725->11)(1726->10)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL14systolic_arraybbP8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_PS_ILi32ELi12ELS0_5ELS1_3ELi0EERbR16systolic_state_th : 706
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 31
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {31: 4}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 180 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 32
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 33
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 717 FFs: 0 DSPs: 9 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 239 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] MinMaxParallelOperationNumPerLoop: {33: 2}
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 33 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {32: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2611 FFs: 0 DSPs: 27 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 104 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 34
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(279 F=707) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL4relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 707
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {34: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 560 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 35
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(280 F=708) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z10leaky_relu8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 708
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 60 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 60 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {35: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 920 FFs: 0 DSPs: 27 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 80 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 36
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {36: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 37
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {37: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 420 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 38
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {38: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 2055 FFs: 0 DSPs: 27 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 195 FFs: 0 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 39
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(282 F=710) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7sigmoid8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 710
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0 Total unshareable area: LUTs: 865 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0 Self unshareable area: LUTs: 865 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {39: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 7266 FFs: 3412 DSPs: 58 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 7266 FFs: 3412 DSPs: 58 BRAMs: 0 Total unshareable area: LUTs: 8165 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 3633 FFs: 1706 DSPs: 29 BRAMs: 0 Self unshareable area: LUTs: 885 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 40
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {40: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 41
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {41: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 946 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 94 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 42
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {42: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 260 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 43
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {43: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 420 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 40 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 44
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {44: 2}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 280 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(281 F=709) (1823->1724)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL7softmaxP8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 709
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 45
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {45: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 122 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 652 FFs: 691 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 66 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 46
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(283 F=711) 
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1722 is mapped to the object with value: 7
                             Object with value: 1723 is mapped to the object with value: 8
                             Object with value: 1724 is mapped to the object with value: 9
                             Object with value: 1725 is mapped to the object with value: 11
                             Object with value: 1726 is mapped to the object with value: 10
                             Object with value: 1823 is mapped to the object with value: 9
                             Object with value: 1945 is mapped to the object with value: 1923
                             Object with value: 1946 is mapped to the object with value: 1947
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _ZL9exp_fixed8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EE : 711
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 940 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 940 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {46: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1090 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 2788 FFs: 2945 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 1034 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 3440 FFs: 3636 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 1232 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 3524 FFs: 3636 DSPs: 3 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 10790 FFs: 7048 DSPs: 61 BRAMs: 0 Total unshareable area: LUTs: 18953 FFs: 0 DSPs: 115 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 3524 FFs: 3636 DSPs: 3 BRAMs: 0 Self unshareable area: LUTs: 1616 FFs: 0 DSPs: 34 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {29: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 79 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 54 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 355 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 276 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(278 F=717) (1949->1670)(1950->1671)(1951->1673)(1952->1674)(1953->1675)(1954->1676)(1955->1677)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1949 is mapped to the object with value: 1670
                             Object with value: 1950 is mapped to the object with value: 1671
                             Object with value: 1951 is mapped to the object with value: 1673
                             Object with value: 1952 is mapped to the object with value: 1674
                             Object with value: 1953 is mapped to the object with value: 1675
                             Object with value: 1954 is mapped to the object with value: 1676
                             Object with value: 1955 is mapped to the object with value: 1677
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T8_F703_R92_Atomic : 717
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 7
parallelismSelector::VERBO:     Array bits: 1152. Elements: 36. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 8
parallelismSelector::VERBO:     Array bits: 1152. Elements: 36. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 9
parallelismSelector::VERBO:     Array bits: 1152. Elements: 36. Element bits: 32
parallelismSelector::VERBO:     Estimate statically allocated area assuming the BRAM resource type
parallelismSelector::VERBO:         Would allocate 1 BRAMs according to the partition factor
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 10
parallelismSelector::VERBO:     Array bits: 1536. Elements: 4. Element bits: 384
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 96 LUTs and 1536 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 11
parallelismSelector::VERBO:     Array bits: 4. Elements: 4. Element bits: 1
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 16 LUTs and 4 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 27:
parallelismSelector::VERBO:     Variable with Id 11 (done_array):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 14 - 14
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 28:
parallelismSelector::VERBO:     Variable with Id 7 (A):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 8 (B):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 9 (C):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 10 (states):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 9 - 9
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 29:
parallelismSelector::VERBO:     Circuit: { all_done.04 and1 }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 11 (done_array):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 4 - 4
parallelismSelector::VERBO:     II: 2938 - 2938
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 31:
parallelismSelector::VERBO:     Variable with Id 1726 (state):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 32:
parallelismSelector::VERBO:     Variable with Id 1722 (A):
parallelismSelector::VERBO:         II mem: 1 - 2
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 3
parallelismSelector::VERBO:     Variable with Id 1723 (B):
parallelismSelector::VERBO:         II mem: 2 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 3 - 9
parallelismSelector::VERBO:     Variable with Id 1726 (state):
parallelismSelector::VERBO:         II mem: 2 - 2
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 13 - 13
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 33:
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 34:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 9 - 9
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 18 - 18
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 7 - 7
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 35:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 9 - 9
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 18 - 18
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 9 - 9
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 36:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 4 - 4
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 8 - 8
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 37:
parallelismSelector::VERBO:     Circuit: { mn.040 mn.1 }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 4 - 4
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 8 - 8
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 8 - 8
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 38:
parallelismSelector::VERBO:     Variable with Id 1722 (A):
parallelismSelector::VERBO:         II mem: 5 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 9 - 9
parallelismSelector::VERBO:     Variable with Id 1723 (B):
parallelismSelector::VERBO:         II mem: 5 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 9 - 9
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 5 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 9 - 9
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 12 - 12
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 39:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 9 - 9
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 18 - 18
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 58 - 58
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 40:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 4 - 4
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 8 - 8
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 41:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 5 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 9 - 9
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 8 - 8
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 42:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 4 - 4
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 8 - 8
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 3 - 3
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 43:
parallelismSelector::VERBO:     Circuit: { mx.047 mx.1 }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 4 - 4
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 8 - 8
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 8 - 8
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 44:
parallelismSelector::VERBO:     Variable with Id 1724 (C):
parallelismSelector::VERBO:         II mem: 5 - 5
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 9 - 9
parallelismSelector::VERBO:     Variable with Id 1726 (state):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 1 - 1
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 1 - 1
parallelismSelector::VERBO:     II: 5 - 5
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 45:
parallelismSelector::VERBO:     Variable with Id 1823 (arr):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 9 - 9
parallelismSelector::VERBO:     II: 61 - 61
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 46:
parallelismSelector::VERBO:     Variable with Id 1823 (arr):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 9 - 9
parallelismSelector::VERBO:     II: 263 - 263
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 703:
parallelismSelector::VERBO:     Interval: 11864 - 11864
                                Latency: 11863 - 11863
parallelismSelector::VERBO: Function with Id 704:
parallelismSelector::VERBO:     Interval: 12 - 12
                                Latency: 11 - 11
parallelismSelector::VERBO: Function with Id 705:
parallelismSelector::VERBO:     Interval: 9 - 9
                                Latency: 8 - 8
parallelismSelector::VERBO: Function with Id 706:
parallelismSelector::VERBO:     Interval: 2938 - 2938
                                Latency: 2937 - 2937
parallelismSelector::VERBO: Function with Id 707:
parallelismSelector::VERBO:     Interval: 3 - 3
                                Latency: 2 - 2
parallelismSelector::VERBO: Function with Id 708:
parallelismSelector::VERBO:     Interval: 5 - 5
                                Latency: 4 - 4
parallelismSelector::VERBO: Function with Id 709:
parallelismSelector::VERBO:     Interval: 2921 - 2921
                                Latency: 2920 - 2920
parallelismSelector::VERBO: Function with Id 710:
parallelismSelector::VERBO:     Interval: 54 - 54
                                Latency: 53 - 53
parallelismSelector::VERBO: Function with Id 711:
parallelismSelector::VERBO:     Interval: 256 - 256
                                Latency: 255 - 255
parallelismSelector::VERBO: Function with Id 712:
parallelismSelector::VERBO:     Interval: 1 - 1
                                Latency: 0 - 0
parallelismSelector::VERBO: Function with Id 713:
parallelismSelector::VERBO:     Interval: 70 - 70
                                Latency: 69 - 69
parallelismSelector::VERBO: Function with Id 714:
parallelismSelector::VERBO:     Interval: 14 - 14
                                Latency: 13 - 13
parallelismSelector::VERBO: Function with Id 715:
parallelismSelector::VERBO:     Interval: 12 - 12
                                Latency: 11 - 11
parallelismSelector::VERBO: Function with Id 716:
parallelismSelector::VERBO:     Interval: 11762 - 11762
                                Latency: 11761 - 11761
parallelismSelector::VERBO: Function with Id 717:
parallelismSelector::VERBO:     Interval: 3 - 3
                                Latency: 2 - 2
parallelismSelector::VERBO: Adding CallGuidance(SourceRange: C:\fpga\simon\all_in_one\systolic_array.cpp:468-468:5-51, TI: 12) for RegionTask 'Task(T5,F703,R4)'
parallelismSelector::VERBO: Adding CallGuidance(SourceRange: C:\fpga\simon\all_in_one\systolic_array.cpp:471-471:5-54, TI: 9) for RegionTask 'Task(T6,F703,R5)'
parallelismSelector::VERBO: Adding CallGuidance(SourceRange: C:\fpga\simon\all_in_one\systolic_array.cpp:517-521:13-34, TI: 2938) for RegionTask 'Task(T7,F703,R6)'
parallelismSelector::VERBO: Failed to retrieve the channel in the preopt task graph!
                            Source Edge: DataEdge{RAW, ('_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E5rx_st.Attr2', 12), Ptr, Width=32b, EdgeMetrics(CR=0.00272063 bits/cycle, V=32 bits)}
                            Source Task: Task(T1,Start)
                            Targe Task: Task(T5,F703,R4)
                            [FunctionIdTaskMapper]
                            First Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            Second Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            
parallelismSelector::VERBO: Failed to retrieve the channel in the preopt task graph!
                            Source Edge: DataEdge{RAW, ('_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E5rx_st.Attr3', 12), Ptr, Width=8b, EdgeMetrics(CR=0.00136031 bits/cycle, V=16 bits)}
                            Source Task: Task(T1,Start)
                            Targe Task: Task(T5,F703,R4)
                            [FunctionIdTaskMapper]
                            First Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            Second Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            
parallelismSelector::VERBO: Failed to retrieve the channel in the preopt task graph!
                            Source Edge: DataEdge{RAW, ('_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E5tx_st.Attr2', 13), Ptr, Width=32b, EdgeMetrics(CR=0.00272063 bits/cycle, V=32 bits)}
                            Source Task: Task(T1,Start)
                            Targe Task: Task(T6,F703,R5)
                            [FunctionIdTaskMapper]
                            First Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            Second Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            
parallelismSelector::VERBO: Failed to retrieve the channel in the preopt task graph!
                            Source Edge: DataEdge{RAW, ('_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E5tx_st.Attr3', 13), Ptr, Width=8b, EdgeMetrics(CR=0.000680156 bits/cycle, V=8 bits)}
                            Source Task: Task(T1,Start)
                            Targe Task: Task(T6,F703,R5)
                            [FunctionIdTaskMapper]
                            First Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            Second Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            
parallelismSelector::VERBO: Failed to retrieve the channel in the preopt task graph!
                            Source Edge: DataEdge{RAW, ('_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states[*].Attr1', 10), Ptr, Width=32b, EdgeMetrics(CR=0.0108825 bits/cycle, V=128 bits)}
                            Source Task: Task(T1,Start)
                            Targe Task: Task(T7,F703,R6)
                            [FunctionIdTaskMapper]
                            First Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            Second Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            
parallelismSelector::VERBO: Failed to retrieve the channel in the preopt task graph!
                            Source Edge: DataEdge{RAW, ('_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states[*].Attr2', 10), Ptr, Width=1b, EdgeMetrics(CR=0.000340078 bits/cycle, V=4 bits)}
                            Source Task: Task(T1,Start)
                            Targe Task: Task(T7,F703,R6)
                            [FunctionIdTaskMapper]
                            First Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            Second Task Graph Map:
                              - Artificial=Start <=> Task(T1,Start) | Process 1
                              - Artificial=End <=> Task(T2,End) | Process 2
                              - FnId=712 <=> Task(T3,F703,R2) | Process 1
                              - FnId=713 <=> Task(T4,F703,R3) | Process 2
                              - FnId=714 <=> Task(T5,F703,R4) | Process 3
                              - FnId=715 <=> Task(T6,F703,R5) | Process 4
                              - FnId=716 <=> Task(T7,F703,R6) | Process 5
                              - FnId=717 <=> Task(T8,F703,R7) | Process 6
                            
