
./test/prog1/main.elf:     file format elf32-littleriscv
./test/prog1/main.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
0x70000003 off    0x00002158 vaddr 0x00000000 paddr 0x00000000 align 2**0
         filesz 0x0000001a memsz 0x00000000 flags r--
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x000002bc memsz 0x000002bc flags r-x
    LOAD off    0x00002000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000158 memsz 0x00000158 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000002bc  00000000  00000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000158  00008000  00008000  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .riscv.attributes 0000001a  00000000  00000000  00002158  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00008000 l    d  .data	00000000 .data
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    df *ABS*	00000000 setup.o
00000000 l       .text	00000000 _start
00000000 l       .text	00000000 init_stack
00000008 l       .text	00000000 SystemInit
0000000c l       .text	00000000 SystemExit
0000001c l       .text	00000000 dead_loop
00000000 l    df *ABS*	00000000 main.o
00008000 l       .data	00000000 num_test
00008004 l       .data	00000000 TEST1_SIZE
00008008 l       .data	00000000 TEST2_SIZE
0000800c l       .data	00000000 TEST3_SIZE
00008010 l       .data	00000000 test1
00008098 l       .data	00000000 test2
000080e4 l       .data	00000000 test3
000000c8 l       .text	00000000 main_i_loop_exit
0000006c l       .text	00000000 main_i_for_loop
000000e4 l       .text	00000000 MERGESORT
000000c0 l       .text	00000000 main_j_loop_exit
000000a8 l       .text	00000000 main_j_for_loop
000002b0 l       .text	00000000 main_exit
0000017c l       .text	00000000 else
000000f0 l       .text	00000000 if
00000188 l       .text	00000000 MERGE
000001d4 l       .text	00000000 loop_exit
000001b0 l       .text	00000000 for_loop
00000244 l       .text	00000000 while_1_exit
000001f4 l       .text	00000000 while_1
00000228 l       .text	00000000 merge_if
00000210 l       .text	00000000 merge_else
0000023c l       .text	00000000 merge_if_else_exit
0000026c l       .text	00000000 while_2_exit
00000248 l       .text	00000000 while_2
00000294 l       .text	00000000 while_3_exit
00000270 l       .text	00000000 while_3
0000fffc g       .data	00000000 _sim_end
00000020 g       .text	00000000 main
00009000 g       .data	00000000 _answer
0000fff0 g       .data	00000000 _stack


Contents of section .text:
 0000 17010100 130101ff ef008001 97020100  ................
 0010 938202ff 1303f0ff 23a06200 6f000000  ........#.b.o...
 0020 1301c1ff 23208100 17940000 130484fd  ....# ..........
 0030 1301c1fe 23281100 23263101 23242101  ....#(..#&1.#$!.
 0040 23229100 23208100 17840000 032484fb  #"..# .......$..
 0050 b7840000 93844400 13192400 33099900  ......D...$.3...
 0060 b7990000 93020000 63d08206 03a30400  ........c.......
 0070 93844400 130181ff 23226100 23205100  ..D.....#"a.# Q.
 0080 13050900 93050000 1303f3ff 13060300  ................
 0090 ef004005 03234100 83220100 13018100  ..@..#A.."......
 00a0 93030000 63de6300 032e0900 23a0c901  ....c.c.....#...
 00b0 93894900 13094900 93831300 e3c663fe  ..I...I.......c.
 00c0 93821200 e3c482fa 83200101 8329c100  ......... ...)..
 00d0 03298100 83244100 03240100 13014101  .)...$A..$....A.
 00e0 6f00001d 1301c1ff 23201100 63d8c508  o.......# ..c...
 00f0 b382c500 93d21240 130101ff 2326c100  .......@....#&..
 0100 2324b100 2322a100 23205100 13050500  #$..#"..# Q.....
 0110 93850500 13860200 eff0dffc 0326c100  .............&..
 0120 83258100 03254100 83220100 13010101  .%...%A.."......
 0130 130101ff 2326c100 2324b100 2322a100  ....#&..#$..#"..
 0140 23205100 13050500 93851200 13060600  # Q.............
 0150 eff05ff9 0326c100 83258100 03254100  .._..&...%...%A.
 0160 83220100 13010101 13050500 93850500  ."..............
 0170 93060600 13860200 ef000001 83200100  ............. ..
 0180 13014100 67800000 130141ff 23241100  ..A.g.....A.#$..
 0190 23229100 23208100 b384b640 93841400  #"..# .....@....
 01a0 93922400 33015140 13040000 63545402  ..$.3.Q@....cTT.
 01b0 93122400 b3025100 3303b400 13132300  ..$...Q.3.....#.
 01c0 3303a300 03230300 23a06200 13041400  3....#..#.b.....
 01d0 e34094fe 93030000 330eb640 130e1e00  .@......3..@....
 01e0 b30eb640 338fb640 938f0500 63cc7e04  ...@3..@....c.~.
 01f0 634acf05 93922300 b3025100 83a20200  cJ....#...Q.....
 0200 13132e00 33036100 03230300 635e5300  ....3.a..#..c^S.
 0210 93922f00 b3025500 23a06200 938f1f00  ../...U.#.b.....
 0220 130e1e00 6f008001 13932f00 33036500  ....o...../.3.e.
 0230 23205300 938f1f00 93831300 63c47e00  # S.........c.~.
 0240 e35acffb 63c47e02 93922f00 b3025500  .Z..c.~.../...U.
 0250 13932300 33032300 03230300 23a06200  ..#.3.#..#..#.b.
 0260 938f1f00 93831300 e3d07efe 6344cf03  ..........~.cD..
 0270 93922f00 b3025500 13132e00 33032300  ../...U.....3.#.
 0280 03230300 23a06200 938f1f00 130e1e00  .#..#.b.........
 0290 e350cfff 93922400 33015100 83208100  .P....$.3.Q.. ..
 02a0 83244100 03240100 1301c100 67800000  .$A..$......g...
 02b0 03240100 13014100 67800000           .$....A.g...    
Contents of section .data:
 8000 03000000 22000000 13000000 1d000000  ...."...........
 8010 03000000 29000000 12000000 08000000  ....)...........
 8020 28000000 06000000 2d000000 01000000  (.......-.......
 8030 12000000 0a000000 18000000 2e000000  ................
 8040 25000000 17000000 2b000000 0c000000  %.......+.......
 8050 03000000 25000000 00000000 0f000000  ....%...........
 8060 0b000000 31000000 2f000000 1b000000  ....1.../.......
 8070 17000000 1e000000 10000000 0a000000  ................
 8080 2d000000 27000000 01000000 17000000  -...'...........
 8090 28000000 26000000 fdffffff e9ffffff  (...&...........
 80a0 eaffffff faffffff ebffffff edffffff  ................
 80b0 ffffffff 00000000 feffffff d1ffffff  ................
 80c0 efffffff d2ffffff faffffff e2ffffff  ................
 80d0 ceffffff f3ffffff d1ffffff f7ffffff  ................
 80e0 ceffffff d2ffffff 00000000 e3ffffff  ................
 80f0 feffffff 17000000 d2ffffff 2e000000  ................
 8100 09000000 eeffffff e9ffffff 23000000  ............#...
 8110 dbffffff 03000000 e8ffffff eeffffff  ................
 8120 16000000 00000000 0f000000 d5ffffff  ................
 8130 f0ffffff efffffff d6ffffff cfffffff  ................
 8140 e3ffffff 13000000 d4ffffff 00000000  ................
 8150 eeffffff 17000000                    ........        
Contents of section .riscv.attributes:
 0000 41190000 00726973 63760001 0f000000  A....riscv......
 0010 05727633 32693270 3000               .rv32i2p0.      

Disassembly of section .text:

00000000 <_start>:
   0:	00010117          	auipc	sp,0x10
   4:	ff010113          	addi	sp,sp,-16 # fff0 <_stack>

00000008 <SystemInit>:
   8:	018000ef          	jal	ra,20 <main>

0000000c <SystemExit>:
   c:	00010297          	auipc	t0,0x10
  10:	ff028293          	addi	t0,t0,-16 # fffc <_sim_end>
  14:	fff00313          	li	t1,-1
  18:	0062a023          	sw	t1,0(t0)

0000001c <dead_loop>:
  1c:	0000006f          	j	1c <dead_loop>

00000020 <main>:
  20:	ffc10113          	addi	sp,sp,-4
  24:	00812023          	sw	s0,0(sp)
  28:	00009417          	auipc	s0,0x9
  2c:	fd840413          	addi	s0,s0,-40 # 9000 <_answer>
  30:	fec10113          	addi	sp,sp,-20
  34:	00112823          	sw	ra,16(sp)
  38:	01312623          	sw	s3,12(sp)
  3c:	01212423          	sw	s2,8(sp)
  40:	00912223          	sw	s1,4(sp)
  44:	00812023          	sw	s0,0(sp)
  48:	00008417          	auipc	s0,0x8
  4c:	fb842403          	lw	s0,-72(s0) # 8000 <num_test>
  50:	000084b7          	lui	s1,0x8
  54:	00448493          	addi	s1,s1,4 # 8004 <TEST1_SIZE>
  58:	00241913          	slli	s2,s0,0x2
  5c:	00990933          	add	s2,s2,s1
  60:	000099b7          	lui	s3,0x9
  64:	00000293          	li	t0,0
  68:	0682d063          	bge	t0,s0,c8 <main_i_loop_exit>

0000006c <main_i_for_loop>:
  6c:	0004a303          	lw	t1,0(s1)
  70:	00448493          	addi	s1,s1,4
  74:	ff810113          	addi	sp,sp,-8
  78:	00612223          	sw	t1,4(sp)
  7c:	00512023          	sw	t0,0(sp)
  80:	00090513          	mv	a0,s2
  84:	00000593          	li	a1,0
  88:	fff30313          	addi	t1,t1,-1
  8c:	00030613          	mv	a2,t1
  90:	054000ef          	jal	ra,e4 <MERGESORT>
  94:	00412303          	lw	t1,4(sp)
  98:	00012283          	lw	t0,0(sp)
  9c:	00810113          	addi	sp,sp,8
  a0:	00000393          	li	t2,0
  a4:	0063de63          	bge	t2,t1,c0 <main_j_loop_exit>

000000a8 <main_j_for_loop>:
  a8:	00092e03          	lw	t3,0(s2)
  ac:	01c9a023          	sw	t3,0(s3) # 9000 <_answer>
  b0:	00498993          	addi	s3,s3,4
  b4:	00490913          	addi	s2,s2,4
  b8:	00138393          	addi	t2,t2,1
  bc:	fe63c6e3          	blt	t2,t1,a8 <main_j_for_loop>

000000c0 <main_j_loop_exit>:
  c0:	00128293          	addi	t0,t0,1
  c4:	fa82c4e3          	blt	t0,s0,6c <main_i_for_loop>

000000c8 <main_i_loop_exit>:
  c8:	01012083          	lw	ra,16(sp)
  cc:	00c12983          	lw	s3,12(sp)
  d0:	00812903          	lw	s2,8(sp)
  d4:	00412483          	lw	s1,4(sp)
  d8:	00012403          	lw	s0,0(sp)
  dc:	01410113          	addi	sp,sp,20
  e0:	1d00006f          	j	2b0 <main_exit>

000000e4 <MERGESORT>:
  e4:	ffc10113          	addi	sp,sp,-4
  e8:	00112023          	sw	ra,0(sp)
  ec:	08c5d863          	bge	a1,a2,17c <else>

000000f0 <if>:
  f0:	00c582b3          	add	t0,a1,a2
  f4:	4012d293          	srai	t0,t0,0x1
  f8:	ff010113          	addi	sp,sp,-16
  fc:	00c12623          	sw	a2,12(sp)
 100:	00b12423          	sw	a1,8(sp)
 104:	00a12223          	sw	a0,4(sp)
 108:	00512023          	sw	t0,0(sp)
 10c:	00050513          	mv	a0,a0
 110:	00058593          	mv	a1,a1
 114:	00028613          	mv	a2,t0
 118:	fcdff0ef          	jal	ra,e4 <MERGESORT>
 11c:	00c12603          	lw	a2,12(sp)
 120:	00812583          	lw	a1,8(sp)
 124:	00412503          	lw	a0,4(sp)
 128:	00012283          	lw	t0,0(sp)
 12c:	01010113          	addi	sp,sp,16
 130:	ff010113          	addi	sp,sp,-16
 134:	00c12623          	sw	a2,12(sp)
 138:	00b12423          	sw	a1,8(sp)
 13c:	00a12223          	sw	a0,4(sp)
 140:	00512023          	sw	t0,0(sp)
 144:	00050513          	mv	a0,a0
 148:	00128593          	addi	a1,t0,1
 14c:	00060613          	mv	a2,a2
 150:	f95ff0ef          	jal	ra,e4 <MERGESORT>
 154:	00c12603          	lw	a2,12(sp)
 158:	00812583          	lw	a1,8(sp)
 15c:	00412503          	lw	a0,4(sp)
 160:	00012283          	lw	t0,0(sp)
 164:	01010113          	addi	sp,sp,16
 168:	00050513          	mv	a0,a0
 16c:	00058593          	mv	a1,a1
 170:	00060693          	mv	a3,a2
 174:	00028613          	mv	a2,t0
 178:	010000ef          	jal	ra,188 <MERGE>

0000017c <else>:
 17c:	00012083          	lw	ra,0(sp)
 180:	00410113          	addi	sp,sp,4
 184:	00008067          	ret

00000188 <MERGE>:
 188:	ff410113          	addi	sp,sp,-12
 18c:	00112423          	sw	ra,8(sp)
 190:	00912223          	sw	s1,4(sp)
 194:	00812023          	sw	s0,0(sp)
 198:	40b684b3          	sub	s1,a3,a1
 19c:	00148493          	addi	s1,s1,1
 1a0:	00249293          	slli	t0,s1,0x2
 1a4:	40510133          	sub	sp,sp,t0
 1a8:	00000413          	li	s0,0
 1ac:	02545463          	bge	s0,t0,1d4 <loop_exit>

000001b0 <for_loop>:
 1b0:	00241293          	slli	t0,s0,0x2
 1b4:	005102b3          	add	t0,sp,t0
 1b8:	00b40333          	add	t1,s0,a1
 1bc:	00231313          	slli	t1,t1,0x2
 1c0:	00a30333          	add	t1,t1,a0
 1c4:	00032303          	lw	t1,0(t1)
 1c8:	0062a023          	sw	t1,0(t0)
 1cc:	00140413          	addi	s0,s0,1
 1d0:	fe9440e3          	blt	s0,s1,1b0 <for_loop>

000001d4 <loop_exit>:
 1d4:	00000393          	li	t2,0
 1d8:	40b60e33          	sub	t3,a2,a1
 1dc:	001e0e13          	addi	t3,t3,1
 1e0:	40b60eb3          	sub	t4,a2,a1
 1e4:	40b68f33          	sub	t5,a3,a1
 1e8:	00058f93          	mv	t6,a1
 1ec:	047ecc63          	blt	t4,t2,244 <while_1_exit>
 1f0:	05cf4a63          	blt	t5,t3,244 <while_1_exit>

000001f4 <while_1>:
 1f4:	00239293          	slli	t0,t2,0x2
 1f8:	005102b3          	add	t0,sp,t0
 1fc:	0002a283          	lw	t0,0(t0)
 200:	002e1313          	slli	t1,t3,0x2
 204:	00610333          	add	t1,sp,t1
 208:	00032303          	lw	t1,0(t1)
 20c:	00535e63          	bge	t1,t0,228 <merge_if>

00000210 <merge_else>:
 210:	002f9293          	slli	t0,t6,0x2
 214:	005502b3          	add	t0,a0,t0
 218:	0062a023          	sw	t1,0(t0)
 21c:	001f8f93          	addi	t6,t6,1
 220:	001e0e13          	addi	t3,t3,1
 224:	0180006f          	j	23c <merge_if_else_exit>

00000228 <merge_if>:
 228:	002f9313          	slli	t1,t6,0x2
 22c:	00650333          	add	t1,a0,t1
 230:	00532023          	sw	t0,0(t1)
 234:	001f8f93          	addi	t6,t6,1
 238:	00138393          	addi	t2,t2,1

0000023c <merge_if_else_exit>:
 23c:	007ec463          	blt	t4,t2,244 <while_1_exit>
 240:	fbcf5ae3          	bge	t5,t3,1f4 <while_1>

00000244 <while_1_exit>:
 244:	027ec463          	blt	t4,t2,26c <while_2_exit>

00000248 <while_2>:
 248:	002f9293          	slli	t0,t6,0x2
 24c:	005502b3          	add	t0,a0,t0
 250:	00239313          	slli	t1,t2,0x2
 254:	00230333          	add	t1,t1,sp
 258:	00032303          	lw	t1,0(t1)
 25c:	0062a023          	sw	t1,0(t0)
 260:	001f8f93          	addi	t6,t6,1
 264:	00138393          	addi	t2,t2,1
 268:	fe7ed0e3          	bge	t4,t2,248 <while_2>

0000026c <while_2_exit>:
 26c:	03cf4463          	blt	t5,t3,294 <while_3_exit>

00000270 <while_3>:
 270:	002f9293          	slli	t0,t6,0x2
 274:	005502b3          	add	t0,a0,t0
 278:	002e1313          	slli	t1,t3,0x2
 27c:	00230333          	add	t1,t1,sp
 280:	00032303          	lw	t1,0(t1)
 284:	0062a023          	sw	t1,0(t0)
 288:	001f8f93          	addi	t6,t6,1
 28c:	001e0e13          	addi	t3,t3,1
 290:	ffcf50e3          	bge	t5,t3,270 <while_3>

00000294 <while_3_exit>:
 294:	00249293          	slli	t0,s1,0x2
 298:	00510133          	add	sp,sp,t0
 29c:	00812083          	lw	ra,8(sp)
 2a0:	00412483          	lw	s1,4(sp)
 2a4:	00012403          	lw	s0,0(sp)
 2a8:	00c10113          	addi	sp,sp,12
 2ac:	00008067          	ret

000002b0 <main_exit>:
 2b0:	00012403          	lw	s0,0(sp)
 2b4:	00410113          	addi	sp,sp,4
 2b8:	00008067          	ret
