{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382059782753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382059782753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 21:29:42 2013 " "Processing started: Thu Oct 17 21:29:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382059782753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382059782753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382059782753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1382059783548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_2013/ledr_0_7_out/led_0_7_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_2013/ledr_0_7_out/led_0_7_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_0_7_out " "Found entity 1: led_0_7_out" {  } { { "../../Lecture_11_revised_10_2013/LEDR_0_7_out/led_0_7_out.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_2013/LEDR_0_7_out/led_0_7_out.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/address_decoder/addr_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/address_decoder/addr_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decode " "Found entity 1: addr_decode" {  } { { "../Address_Decoder/addr_decode.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Address_Decoder/addr_decode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783679 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(47) " "Verilog HDL information at control.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../Control_Unit/control.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Control_Unit/control.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1382059783684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATUS status control.v(11) " "Verilog HDL Declaration information at control.v(11): object \"STATUS\" differs only in case from object \"status\" in the same scope" {  } { { "../Control_Unit/control.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Control_Unit/control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382059783685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/control_unit/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/control_unit/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Control_Unit/control.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Control_Unit/control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/general_register/gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/general_register/gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_reg " "Found entity 1: gen_reg" {  } { { "../General_Register/gen_reg.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/General_Register/gen_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/mux_4_input/mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/mux_4_input/mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "../MUX_4_input/mux_4.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/MUX_4_input/mux_4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/program_counter/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/program_counter/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../Program_Counter/pc_reg.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Program_Counter/pc_reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/register_file/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/register_file/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "../Register_File/REG_FILE.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Register_File/REG_FILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /class/ece444_fa13/lecture_examples/lecture_11_revised_10_17_2013/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/ALU/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file main_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Mem " "Found entity 1: Main_Mem" {  } { { "Main_Mem.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Main_Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059783727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059783727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382059783808 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT controller.v(8) " "Output port \"OUT\" at controller.v(8) has no driver" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1382059783812 "|controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "controller.v" "control_unit" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "controller.v" "alu_unit" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_reg gen_reg:IR " "Elaborating entity \"gen_reg\" for hierarchy \"gen_reg:IR\"" {  } { { "controller.v" "IR" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:PC " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:PC\"" {  } { { "controller.v" "PC" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:REG_file " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:REG_file\"" {  } { { "controller.v" "REG_file" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_4:file_mux " "Elaborating entity \"mux_4\" for hierarchy \"mux_4:file_mux\"" {  } { { "controller.v" "file_mux" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decode addr_decode:MA_addr " "Elaborating entity \"addr_decode\" for hierarchy \"addr_decode:MA_addr\"" {  } { { "controller.v" "MA_addr" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Mem Main_Mem:Memory " "Elaborating entity \"Main_Mem\" for hierarchy \"Main_Mem:Memory\"" {  } { { "controller.v" "Memory" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Main_Mem:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Main_Mem:Memory\|altsyncram:altsyncram_component\"" {  } { { "Main_Mem.v" "altsyncram_component" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Main_Mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_Mem:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Main_Mem:Memory\|altsyncram:altsyncram_component\"" {  } { { "Main_Mem.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Main_Mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059783986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_Mem:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Main_Mem:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file controller.hex " "Parameter \"init_file\" = \"controller.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059783987 ""}  } { { "Main_Mem.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Main_Mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382059783987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smq1 " "Found entity 1: altsyncram_smq1" {  } { { "db/altsyncram_smq1.tdf" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/db/altsyncram_smq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382059784124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382059784124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smq1 Main_Mem:Memory\|altsyncram:altsyncram_component\|altsyncram_smq1:auto_generated " "Elaborating entity \"altsyncram_smq1\" for hierarchy \"Main_Mem:Memory\|altsyncram:altsyncram_component\|altsyncram_smq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059784128 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "controller.hex " "Byte addressed memory initialization file \"controller.hex\" was read in the word-addressed format" {  } { { "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.hex" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1382059784139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_0_7_out led_0_7_out:led_out " "Elaborating entity \"led_0_7_out\" for hierarchy \"led_0_7_out:led_out\"" {  } { { "controller.v" "led_out" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382059784184 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382059785634 "|controller|OUT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1382059785634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.map.smsg " "Generated suppressed messages file G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1382059786199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1382059786506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "controller.v" "" { Text "G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382059786706 "|controller|IN[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1382059786706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1382059786709 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1382059786709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "259 " "Implemented 259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1382059786709 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1382059786709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1382059786709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382059786801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 21:29:46 2013 " "Processing ended: Thu Oct 17 21:29:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382059786801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382059786801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382059786801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382059786801 ""}
