Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  7 11:01:14 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            8 |
| Yes          | No                    | No                     |              66 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  Clock Signal  |                     Enable Signal                    |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                                                      | ss_IBUF                                             |                2 |              4 |
| ~sclk_IBUF     | design_1_i/SPI_0/U0/spi_miso_i_1_n_0                 |                                                     |                3 |              5 |
|  clk_IBUF_BUFG |                                                      | design_1_i/quadratur_motor_1/U0/debounce_counter_B1 |                3 |              8 |
|  clk_IBUF_BUFG |                                                      | design_1_i/quadratur_motor_0/U0/debounce_counter_B1 |                3 |              8 |
|  clk_IBUF_BUFG | design_1_i/state_machine_0/U0/motor_ctrl_B           | btnC_IBUF                                           |                3 |              9 |
|  clk_IBUF_BUFG | design_1_i/state_machine_0/U0/motor_ctrl_A           | btnC_IBUF                                           |                3 |              9 |
|  clk_IBUF_BUFG | design_1_i/delay_0/U0/counter                        |                                                     |                2 |              9 |
|  clk_IBUF_BUFG | design_1_i/delay_0/U0/counter1_carry_n_1             |                                                     |                2 |              9 |
|  sclk_IBUF     |                                                      |                                                     |                5 |             12 |
|  clk_IBUF_BUFG | design_1_i/quadratur_motor_1/U0/position[14]_i_1_n_0 | btnC_IBUF                                           |                3 |             15 |
|  clk_IBUF_BUFG | design_1_i/quadratur_motor_0/U0/position[14]_i_1_n_0 | btnC_IBUF                                           |                4 |             15 |
|  clk_IBUF_BUFG | design_1_i/state_machine_0/U0/data_out[14]_i_1_n_0   |                                                     |                5 |             15 |
| ~clk_IBUF_BUFG | ss_IBUF                                              |                                                     |                6 |             28 |
|  clk_IBUF_BUFG |                                                      |                                                     |               29 |             95 |
+----------------+------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


