<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1597</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1597-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1597.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-317</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:189px;left:417px;white-space:nowrap" class="ft05">TM_SELECT (R/W)&#160;<br/>Mode&#160;of&#160;automatic thermal monitor:<br/>0 =&#160;&#160;Thermal Monitor 1 (thermally-initiated on-die modulation of&#160;the&#160;</p>
<p style="position:absolute;top:247px;left:450px;white-space:nowrap" class="ft02">stop-clock duty&#160;cycle)</p>
<p style="position:absolute;top:267px;left:417px;white-space:nowrap" class="ft06">1 =&#160;&#160;Thermal Monitor 2&#160;(thermally-initiated&#160;frequency transitions)<br/>If bit 3 of&#160;the IA32_MISC_ENABLE&#160;register&#160;is cleared,&#160;TM_SELECT&#160;has&#160;no&#160;</p>
<p style="position:absolute;top:303px;left:417px;white-space:nowrap" class="ft02">effect. Neither TM1 nor TM2 will be&#160;enabled.</p>
<p style="position:absolute;top:326px;left:186px;white-space:nowrap" class="ft02">63:16</p>
<p style="position:absolute;top:326px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:351px;left:80px;white-space:nowrap" class="ft02">1A0H</p>
<p style="position:absolute;top:351px;left:141px;white-space:nowrap" class="ft02">416</p>
<p style="position:absolute;top:351px;left:186px;white-space:nowrap" class="ft02">IA32_MISC_ENABLE</p>
<p style="position:absolute;top:351px;left:417px;white-space:nowrap" class="ft04">Enable&#160;Miscellaneous Processor Features (R/W)<br/>Allows a&#160;variety of&#160;processor functions to&#160;be&#160;enabled&#160;and disabled.</p>
<p style="position:absolute;top:396px;left:186px;white-space:nowrap" class="ft02">2:0</p>
<p style="position:absolute;top:396px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:420px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:420px;left:417px;white-space:nowrap" class="ft04">Automatic Thermal&#160;Control Circuit&#160;Enable (R/W)&#160;<br/>1 =&#160;&#160;Setting this bit enables the thermal control circuit (TCC) portion of&#160;</p>
<p style="position:absolute;top:457px;left:450px;white-space:nowrap" class="ft02">the Intel Thermal Monitor feature.&#160;This&#160;allows processor clocks to&#160;</p>
<p style="position:absolute;top:474px;left:450px;white-space:nowrap" class="ft02">be&#160;automatically modulated based on&#160;the&#160;processor's thermal&#160;</p>
<p style="position:absolute;top:490px;left:450px;white-space:nowrap" class="ft02">sensor operation.&#160;</p>
<p style="position:absolute;top:510px;left:417px;white-space:nowrap" class="ft06">0 =&#160;Disabled (default).&#160;<br/>The automatic thermal control circuit enable bit determines&#160;if&#160;the&#160;</p>
<p style="position:absolute;top:546px;left:417px;white-space:nowrap" class="ft02">thermal control circuit (TCC) will be&#160;activated when the processor's&#160;</p>
<p style="position:absolute;top:562px;left:417px;white-space:nowrap" class="ft02">internal&#160;thermal sensor&#160;determines the processor&#160;is about&#160;to&#160;exceed&#160;its&#160;</p>
<p style="position:absolute;top:579px;left:417px;white-space:nowrap" class="ft04">maximum operating temperature.<br/>When&#160;the TCC is&#160;activated and&#160;TM1 is&#160;enabled,&#160;the&#160;processors&#160;clocks&#160;will&#160;</p>
<p style="position:absolute;top:616px;left:417px;white-space:nowrap" class="ft05">be forced to&#160;a 50% duty cycle.&#160;BIOS must&#160;enable this feature.<br/>The bit should not be confused with&#160;the on-demand thermal control&#160;</p>
<p style="position:absolute;top:654px;left:417px;white-space:nowrap" class="ft02">circuit enable bit.</p>
<p style="position:absolute;top:678px;left:186px;white-space:nowrap" class="ft02">6:4</p>
<p style="position:absolute;top:678px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:702px;left:186px;white-space:nowrap" class="ft02">7</p>
<p style="position:absolute;top:702px;left:417px;white-space:nowrap" class="ft06">Performance&#160;Monitoring&#160;Available (R)&#160;<br/>1 =&#160;&#160;Performance&#160;monitoring&#160;enabled<br/>0 =&#160;&#160;Performance&#160;monitoring&#160;disabled</p>
<p style="position:absolute;top:766px;left:186px;white-space:nowrap" class="ft02">9:8</p>
<p style="position:absolute;top:766px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:790px;left:186px;white-space:nowrap" class="ft02">10</p>
<p style="position:absolute;top:790px;left:417px;white-space:nowrap" class="ft04">FERR#&#160;Multiplexing&#160;Enable&#160;(R/W)<br/>1 =&#160;&#160;FERR# asserted&#160;by the&#160;processor to&#160;indicate&#160;a pending&#160;break&#160;</p>
<p style="position:absolute;top:828px;left:450px;white-space:nowrap" class="ft02">event within the processor&#160;</p>
<p style="position:absolute;top:847px;left:417px;white-space:nowrap" class="ft06">0&#160;=&#160;&#160;Indicates&#160;compatible&#160;FERR#&#160;signaling behavior<br/>This&#160;bit must&#160;be&#160;set to&#160;1 to&#160;support XAPIC interrupt model usage.<br/>Branch Trace Storage Unavailable (RO)<br/>1&#160;=&#160;Processor&#160;doesnâ€™t support branch trace&#160;storage (BTS)<br/>0 =&#160;BTS is&#160;supported</p>
<p style="position:absolute;top:955px;left:186px;white-space:nowrap" class="ft02">12</p>
<p style="position:absolute;top:955px;left:417px;white-space:nowrap" class="ft04">Processor Event&#160;Based&#160;Sampling Unavailable (RO)&#160;<br/>1 =&#160;&#160;Processor does not support&#160;processor&#160;event based&#160;sampling&#160;</p>
<p style="position:absolute;top:993px;left:450px;white-space:nowrap" class="ft02">(PEBS);&#160;</p>
<p style="position:absolute;top:1012px;left:417px;white-space:nowrap" class="ft06">0 =&#160;&#160;PEBS is&#160;supported.&#160;<br/>The Pentium M processor&#160;does&#160;not support PEBS.</p>
<p style="position:absolute;top:1056px;left:186px;white-space:nowrap" class="ft02">15:13</p>
<p style="position:absolute;top:1056px;left:417px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:100px;left:275px;white-space:nowrap" class="ft03">Table 35-45. &#160;MSRs&#160;in Pentium&#160;M Processors (Contd.)</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:251px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:124px;left:579px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
