"crtc","lpt_pch_disable"
"crtc","to_intel_crtc"
"crtc","socket->uapi.crtc"
"dev_priv","intel_set_pch_fifo_underrun_reporting"
"to_i915","dev_priv"
"to_i915","intel_set_pch_fifo_underrun_reporting"
"to_intel_crtc","crtc"
"to_intel_crtc","lpt_pch_disable"
"to_intel_crtc","socket->uapi.crtc"
"to_intel_display","display"
"buffer","lpt_pch_disable"
"buffer","pch_post_disable_crt"
"file","display"
"file","hsw_fdi_disable"
"file","pch_post_disable_crt"
"file","to_intel_display"
"socket","pch_post_disable_crt"
"socket","intel_ddi_disable_transcoder_clock"
"socket","ilk_pfit_disable"
"socket","intel_ddi_disable_transcoder_func"
"socket","intel_disable_transcoder"
"socket","intel_crtc_vblank_off"
"packet","pch_post_disable_crt"
"display->drm","drm_WARN_ON"
"file->base.dev","dev_priv"
"file->base.dev","intel_set_pch_fifo_underrun_reporting"
"file->base.dev","to_i915"
"socket->uapi.crtc","crtc"
"socket->uapi.crtc","lpt_pch_disable"
"socket->uapi.crtc","to_intel_crtc"
