
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v
# synth_design -part xc7z020clg484-3 -top vecmat_add_x -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top vecmat_add_x -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 178702 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 221728 ; free virtual = 289564
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vecmat_add_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v:10]
	Parameter varraysize bound to: 1600 - type: integer 
	Parameter vectwidth bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qadd2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v:157]
INFO: [Synth 8-6155] done synthesizing module 'qadd2' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v:157]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add_x' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 221734 ; free virtual = 289570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 221733 ; free virtual = 289570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.297 ; gain = 78.660 ; free physical = 221733 ; free virtual = 289570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 221732 ; free virtual = 289569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 99    
+---Registers : 
	               16 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vecmat_add_x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 14    
Module qadd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.895 ; gain = 208.258 ; free physical = 221493 ; free virtual = 289330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.898 ; gain = 208.262 ; free physical = 221475 ; free virtual = 289312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.902 ; gain = 216.266 ; free physical = 221473 ; free virtual = 289311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221462 ; free virtual = 289300
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221460 ; free virtual = 289298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221473 ; free virtual = 289311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221472 ; free virtual = 289310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221471 ; free virtual = 289309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221470 ; free virtual = 289308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   396|
|2     |LUT1   |     1|
|3     |LUT2   |  1584|
|4     |FDRE   |   224|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |  2205|
|2     |  Add_u49 |qadd2    |    60|
|3     |  Add_u51 |qadd2_0  |   140|
|4     |  Add_u53 |qadd2_1  |   140|
|5     |  Add_u55 |qadd2_2  |   140|
|6     |  Add_u57 |qadd2_3  |   140|
|7     |  Add_u59 |qadd2_4  |   140|
|8     |  Add_u61 |qadd2_5  |   140|
|9     |  Add_u63 |qadd2_6  |   140|
|10    |  Add_u65 |qadd2_7  |   140|
|11    |  Add_u67 |qadd2_8  |   140|
|12    |  Add_u69 |qadd2_9  |   140|
|13    |  Add_u71 |qadd2_10 |   140|
|14    |  Add_u73 |qadd2_11 |   140|
|15    |  Add_u97 |qadd2_12 |   240|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221470 ; free virtual = 289308
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.906 ; gain = 216.270 ; free physical = 221469 ; free virtual = 289307
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.910 ; gain = 216.270 ; free physical = 221479 ; free virtual = 289317
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.051 ; gain = 0.000 ; free physical = 221372 ; free virtual = 289210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1783.051 ; gain = 307.512 ; free physical = 221419 ; free virtual = 289257
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2411.738 ; gain = 628.688 ; free physical = 222089 ; free virtual = 289926
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.738 ; gain = 0.000 ; free physical = 222087 ; free virtual = 289923
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.746 ; gain = 0.000 ; free physical = 222079 ; free virtual = 289918
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.441 ; gain = 0.004 ; free physical = 221872 ; free virtual = 289709

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 113d8455f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221868 ; free virtual = 289705

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 113d8455f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221796 ; free virtual = 289633
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 113d8455f

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221795 ; free virtual = 289632
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1759ced55

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221795 ; free virtual = 289632
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1759ced55

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221795 ; free virtual = 289632
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221793 ; free virtual = 289630
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221793 ; free virtual = 289630
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221793 ; free virtual = 289630
Ending Logic Optimization Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221793 ; free virtual = 289630

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221792 ; free virtual = 289629

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221791 ; free virtual = 289628

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221791 ; free virtual = 289628
Ending Netlist Obfuscation Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.441 ; gain = 0.000 ; free physical = 221791 ; free virtual = 289628
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.441 ; gain = 0.004 ; free physical = 221791 ; free virtual = 289628
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 4ca7e72f
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module vecmat_add_x ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2582.426 ; gain = 4.988 ; free physical = 221727 ; free virtual = 289564
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2583.426 ; gain = 1.000 ; free physical = 221724 ; free virtual = 289561
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.878 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2585.426 ; gain = 7.988 ; free physical = 221717 ; free virtual = 289554
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2775.602 ; gain = 192.176 ; free physical = 221713 ; free virtual = 289551
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2775.602 ; gain = 198.164 ; free physical = 221713 ; free virtual = 289551

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221735 ; free virtual = 289573


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design vecmat_add_x ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 224
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221735 ; free virtual = 289573
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 4ca7e72f
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2775.602 ; gain = 230.160 ; free physical = 221741 ; free virtual = 289578
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27281408 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221772 ; free virtual = 289609
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221771 ; free virtual = 289608
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221770 ; free virtual = 289608
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221769 ; free virtual = 289606
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221769 ; free virtual = 289606

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221769 ; free virtual = 289606
Ending Netlist Obfuscation Task | Checksum: 4ca7e72f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221769 ; free virtual = 289606
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221560 ; free virtual = 289400
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3f8506a8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221559 ; free virtual = 289400
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221565 ; free virtual = 289407

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3f8506a8

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221561 ; free virtual = 289400

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1308b1784

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221555 ; free virtual = 289394

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1308b1784

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221555 ; free virtual = 289394
Phase 1 Placer Initialization | Checksum: 1308b1784

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221554 ; free virtual = 289392

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 123d03e31

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221520 ; free virtual = 289359

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221512 ; free virtual = 289351

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 9b364e79

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221508 ; free virtual = 289347
Phase 2 Global Placement | Checksum: 8aeb340c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221500 ; free virtual = 289339

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8aeb340c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221500 ; free virtual = 289339

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4ba91ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221513 ; free virtual = 289352

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d48705b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221513 ; free virtual = 289352

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18d48705b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221513 ; free virtual = 289352

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d678f6fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221510 ; free virtual = 289349

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d678f6fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289349

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d678f6fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289350
Phase 3 Detail Placement | Checksum: d678f6fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289349

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ef8e788c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ef8e788c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289350
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.505. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e0d0ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289350
Phase 4.1 Post Commit Optimization | Checksum: e0d0ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289350

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e0d0ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221511 ; free virtual = 289350

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e0d0ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221510 ; free virtual = 289349

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221510 ; free virtual = 289349
Phase 4.4 Final Placement Cleanup | Checksum: e0d0ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221509 ; free virtual = 289348
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0d0ad5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221508 ; free virtual = 289347
Ending Placer Task | Checksum: 484fab2c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221522 ; free virtual = 289361
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221522 ; free virtual = 289361
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221478 ; free virtual = 289317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221477 ; free virtual = 289316
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 221469 ; free virtual = 289312
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8caa484 ConstDB: 0 ShapeSum: 3f8506a8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "mulout[483]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[483]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[499]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[499]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[482]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[482]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[498]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[498]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[481]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[481]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[497]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[497]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[480]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[480]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[496]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[496]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[487]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[487]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[503]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[503]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[486]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[486]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[485]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[485]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[501]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[501]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[484]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[484]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[500]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[500]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[507]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[507]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[490]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[490]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[506]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[506]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[489]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[489]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[505]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[505]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[488]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[488]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[504]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[504]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[495]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[495]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[511]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[511]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[494]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[494]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[510]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[510]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[493]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[493]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[509]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[509]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[492]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[492]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[508]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[508]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[579]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[579]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[595]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[595]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[578]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[578]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[594]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[594]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[577]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[577]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[593]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[593]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[576]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[576]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[592]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[592]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[583]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[583]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[599]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[599]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[582]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[582]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[598]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[598]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[581]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[581]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[597]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[597]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[580]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[580]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[596]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[596]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[587]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[587]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[603]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[603]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[586]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[586]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[602]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[602]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[585]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[585]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[601]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[601]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[584]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[584]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[600]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[600]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[591]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[591]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[607]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[607]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[590]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[590]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[606]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[606]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[589]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[589]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[605]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[605]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[588]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[588]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[604]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[604]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[467]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[467]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[465]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[465]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[464]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[464]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[455]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[455]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[471]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[471]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[454]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[454]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[470]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[470]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[453]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[453]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[469]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[469]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[452]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[452]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[468]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[468]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[459]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[459]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[475]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[475]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[458]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[458]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[474]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[474]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[456]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[456]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[472]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[472]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[463]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[463]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[479]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[479]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[462]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[462]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[478]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[478]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[461]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[461]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[477]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[477]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[460]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[460]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[476]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[476]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[323]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[323]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[339]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[339]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mulout[338]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mulout[338]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
Phase 1 Build RT Design | Checksum: 1c4324e32

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220755 ; free virtual = 288595
Post Restoration Checksum: NetGraph: fb21bdfa NumContArr: c9109038 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c4324e32

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220742 ; free virtual = 288582

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c4324e32

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220709 ; free virtual = 288549

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c4324e32

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220709 ; free virtual = 288549
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1edac172b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220711 ; free virtual = 288551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.527  | TNS=0.000  | WHS=0.766  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b0ccd123

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220730 ; free virtual = 288570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ca26a690

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220709 ; free virtual = 288549

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.878  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ca9daa99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220705 ; free virtual = 288545
Phase 4 Rip-up And Reroute | Checksum: 1ca9daa99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220705 ; free virtual = 288545

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ca9daa99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220705 ; free virtual = 288545

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ca9daa99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220705 ; free virtual = 288545
Phase 5 Delay and Skew Optimization | Checksum: 1ca9daa99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220705 ; free virtual = 288545

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c96eb73b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220706 ; free virtual = 288546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.878  | TNS=0.000  | WHS=0.966  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c96eb73b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220706 ; free virtual = 288546
Phase 6 Post Hold Fix | Checksum: 1c96eb73b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220706 ; free virtual = 288546

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.114321 %
  Global Horizontal Routing Utilization  = 0.157539 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c96eb73b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220706 ; free virtual = 288546

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c96eb73b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220705 ; free virtual = 288545

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b99c3210

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220704 ; free virtual = 288544

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.878  | TNS=0.000  | WHS=0.966  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b99c3210

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220704 ; free virtual = 288544
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220736 ; free virtual = 288576

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220736 ; free virtual = 288576
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220736 ; free virtual = 288576
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220730 ; free virtual = 288571
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2775.602 ; gain = 0.000 ; free physical = 220728 ; free virtual = 288571
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.090 ; gain = 0.000 ; free physical = 220542 ; free virtual = 288383
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 03:41:07 2022...
