# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" \
"../../../../../N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" \
"../../../../N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" \
"../../../../N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" \

# Do not sort compile order
nosort
