pub struct MtrrFix4K;
impl MtrrFix4K {
    pub const LOW_REG_ADDR: u32 = 0x0267;
    pub const TOP_REG_ADDR: u32 = 0x026f;
}

pub struct MtrrCapBuffer {
    data: u64,
}
pub struct MtrrPhysBaseBuffer {
    data: u64,
}
pub struct MtrrPhysMaskBuffer {
    data: u64,
}

pub struct MtrrDefaultTypeBuffer {
    data: u64,
}
pub struct MemType {
    pub(crate) data: u8,
}

def_const! {
    MemType {
        /// ### Uncacheable
        /// ä¸å¯ç¼“å­˜
        ///
        /// 1. âŒæ‰€æœ‰è®¿é—®ä¸å…è®¸ç¼“å­˜
        /// 2. âŒä¸å…è®¸å†™åˆå¹¶
        /// 3. âŒä¸å…è®¸é¢„æµ‹è®¿é—®
        UC:0x00,
        /// ### Write-Combining
        /// å†™åˆå¹¶
        ///
        /// 1. âŒæ‰€æœ‰è®¿é—®ä¸å…è®¸ç¼“å­˜
        /// 2. ğŸ‘Œå…è®¸å†™åˆå¹¶
        /// 3. ğŸ‘Œå…è®¸é¢„æµ‹è®¿é—®
        WC:0x01,
        /// ### Writethrough
        /// é€å†™
        ///
        /// 1. ğŸ‘Œè¯»æ—¶è‹¥ cache ç¼ºå¤±ï¼Œåˆ™ç”³è¯·ç¼“å­˜è¡Œ
        /// 2. âŒå†™æ—¶è‹¥ cache ç¼ºå¤±ï¼Œä¸ç”³è¯·ç¼“å­˜è¡Œ
        /// 3. å†™å‘½ä¸­ï¼Œæ›´æ–°ç¼“å­˜å’Œä¸»å†…å­˜ã€‚
        WT:0x04,
        /// ### Write-Protect
        /// å†™ä¿æŠ¤
        ///
        /// 1. ğŸ‘Œè¯»æ—¶è‹¥ cache ç¼ºå¤±ï¼Œåˆ™ç”³è¯·ç¼“å­˜è¡Œ
        /// 2. âŒå†™æ—¶è‹¥ cache ç¼ºå¤±ï¼Œä¸ç”³è¯·ç¼“å­˜è¡Œ
        /// 3. å†™å‘½ä¸­ï¼Œä¸»å†…å­˜å¹¶ä¸”ä½¿ç¼“å­˜è¡Œæ— æ•ˆåŒ–
        WP:0x05,
        /// ### Writeback
        /// å›å†™
        ///
        /// 1. ğŸ‘Œè¯»æ—¶è‹¥ cache ç¼ºå¤±ï¼Œåˆ™ç”³è¯·ç¼“å­˜è¡Œï¼Œå¹¶ä¸”å¯ä»¥ç”³è¯·åˆ°ä¸€ä¸ªå…±äº«ã€ç‹¬å æˆ–ä¿®æ”¹çŠ¶æ€çš„ç¼“å­˜è¡Œã€‚
        /// 2. ğŸ‘Œå†™æ—¶è‹¥ cache ç¼ºå¤±ï¼Œåˆ™ç”³è¯·ç¼“å­˜è¡Œï¼Œå¹¶ä¸”ä¼šç”³è¯·åˆ°ä¸€ä¸ªå¤„äºä¿®æ”¹çŠ¶æ€ä¸‹çš„ç¼“å­˜è¡Œã€‚
        ///
        /// ä¿®æ”¹çŠ¶æ€ä¸‹çš„ç¼“å­˜è¡Œä¼šè¢«å›å†™åˆ°å†…å­˜ä¸­ã€‚
        WB:0x06
    }
}
pub mod fields {
    use super::{
        MemType, MtrrCapBuffer, MtrrDefaultTypeBuffer, MtrrPhysBaseBuffer, MtrrPhysMaskBuffer,
    };
    pub struct Type;
    bits::fields! {
        MtrrPhysBaseBuffer [data] {
            Type    [0..=7, rw, MemType] {
                input_converter: |x:MemType| {x.data as u64};
                output_converter: |data|{ MemType{data: data as u8}}
            }
        }
        MtrrDefaultTypeBuffer [data] {
            Type    [0..=7, rw, MemType] {
                input_converter: |x:MemType| {x.data as u64};
                output_converter: |data|{ MemType{data: data as u8}}
            }
        }

    }
    bits::fields_ex! {
        MtrrPhysBaseBuffer [data] {
            /// 52bit ç‰©ç†ç©ºé—´çš„åŸºåœ°å€ï¼Œè‡³å°‘ 4KB å¯¹é½ï¼Œä¸ä¿å­˜ä½ 12bitï¼ˆæ°¸è¿œä¸º 0ï¼‰
            PhysBase    [12..=51, rw, u64],
        }
        MtrrPhysMaskBuffer [data] {
            /// ### ç‰©ç†åœ°å€èŒƒå›´æ©ç 
            ///
            /// åŒæ—¶å’Œç‰©ç†åŸºåœ°å€ã€ç›®çš„ç‰©ç†åœ°å€åšä¸è¿ç®—ï¼Œå¦‚æœä¸¤ä¸ªå€¼ç›¸ç­‰ï¼Œåˆ™ç›®æ ‡ç‰©ç†åœ°å€è½äºç‰©ç†åœ°å€èŒƒå›´å†…ã€‚
            /// å’Œç½‘ç»œæ©ç ç±»ä¼¼çš„é“ç†ã€‚
            PhysMask    [12..=51, rw, u64],
            V           [11, rw, bool]
        }
        MtrrDefaultTypeBuffer [data] {
            /// ### MTRR Enable
            ///
            /// MTRR å†…å­˜ç±»å‹ä½¿èƒ½ä½
            ///
            /// + ç½® 1 æ—¶ï¼Œæ‰€æœ‰çš„å›ºå®šèŒƒå›´ã€å¯å˜èŒƒå›´çš„ MTRR å‡è¢«å¯ç”¨
            /// + æ¸… 0 æ—¶ï¼Œæ‰€æœ‰çš„å›ºå®šèŒƒå›´ã€å¯å˜èŒƒå›´çš„ MTRR å‡è¢«ç¦ç”¨ï¼Œå¹¶ä¸”å†…å­˜ç±»å‹è¢«ç½®ä¸ºé»˜è®¤çš„ UC(uncacheable).
            ///
            /// è¯¥ bit ä¸ºä¸å½±å“ RdMem å’Œ WrMem å­—æ®µçš„æ“ä½œã€‚
            E   [11, rw, bool],
            /// ### Fixed-Range Enable
            ///
            /// + å½“ FE ç½® 1 æ—¶ï¼Œæ‰€æœ‰å›ºå®šèŒƒå›´çš„ MTRR å‡è¢«å¯ç”¨ã€‚
            /// + å½“ FE æ¸… 0 æ—¶ï¼Œæ‰€æœ‰å›ºå®šèŒƒå›´çš„ MTRR å‡è¢«ç¦ç”¨ã€‚
            ///
            /// è¯¥ bit ä½å¯¹å¯å˜èŒƒå›´ MTRR æ²¡æœ‰å½±å“ã€‚
            FE  [10, rw, bool]
        }
        MtrrCapBuffer [data] {
            WC      [10, ro, bool],
            FIX     [08, ro, bool],
            VCNT    [0..=7, ro, bool]
        }
    }
}
