{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Components"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Import Libraries"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit import QuantumCircuit as qc, QuantumRegister as qr\n",
    "from qiskit.circuit.gate import Gate\n",
    "from qiskit.quantum_info import Statevector\n",
    "\n",
    "import numpy as np\n",
    "from functools import cache"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Define Variables"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "n_bits = 5\n",
    "\n",
    "circuitDarkMode = {\n",
    "    \"backgroundcolor\": \"#222222\",\n",
    "    \"linecolor\": \"#FFFFFF\",\n",
    "    \"textcolor\": \"#FFFFFF\",\n",
    "    \"gatetextcolor\": \"#FFFFFF\",\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Addition Circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "def rshiftGate(inReg: qr, outReg: qr, rshift: int, n:int) -> Gate:\n",
    "    circuit = qc(inReg, outReg, name=f\"{rshift=}\")\n",
    "\n",
    "    for i in range(n-rshift):\n",
    "        circuit.cx(inReg[i+rshift], outReg[i])\n",
    "    for i in range(n-rshift, n):\n",
    "        circuit.cx(inReg[n-1], outReg[i])\n",
    "\n",
    "    return circuit.to_gate()\n",
    "\n",
    "def shiftAdditionGate(\n",
    "        xReg: qr, yReg: qr, rsReg: qr, rshift: int = 0\n",
    "    ) -> Gate:\n",
    "    \"\"\"Adds right shifted y to x register. Respects two's complement sign stuff.\n",
    "        Based on the simplest version of an algorithm from:\n",
    "            Quantum Addition Circuits and Unbounded Fan-Out\n",
    "            Authors: Yasuhiro Takahashi, Seiichiro Tani, Noboru Kunihiro\n",
    "\n",
    "    Args:\n",
    "        xReg   (qr): Register to be added to\n",
    "        yReg   (qr): Register which has input\n",
    "        rsReg  (qr): Register to hold the bitshifted version of y.\n",
    "        rshift (int, optional): The amount right shifted, non-negative only. Defaults to 0.\n",
    "\n",
    "    Returns:\n",
    "        Gate: Gate for the desired transformation\n",
    "    \"\"\"\n",
    "    n       = min(len(xReg), len(yReg), len(rsReg))\n",
    "    circuit = qc(xReg, yReg, rsReg, name=f\"+y>>{rshift}\")\n",
    "\n",
    "    #Prepare shifted y\n",
    "    circuit.append(\n",
    "        rshiftGate(inReg=yReg, outReg=rsReg, rshift=rshift, n=n),\n",
    "        yReg[:] + rsReg[:]\n",
    "    )\n",
    "\n",
    "    #Step 1\n",
    "    for i in range(1,n):\n",
    "        circuit.cx(rsReg[i], xReg[i])\n",
    "    \n",
    "    #Step 2\n",
    "    for i in range(n-2, 0, -1):\n",
    "        circuit.cx(rsReg[i], rsReg[i+1])\n",
    "\n",
    "    #Step 3\n",
    "    for i in range(n-1):\n",
    "        circuit.ccx(rsReg[i], xReg[i], rsReg[i+1])\n",
    "\n",
    "    #Step 4\n",
    "    for i in range(n-1, 0, -1):\n",
    "        circuit.cx(rsReg[i], xReg[i])\n",
    "        circuit.ccx(rsReg[i-1], xReg[i-1], rsReg[i])\n",
    "\n",
    "    #Step 5\n",
    "    for i in range(1, n-1):\n",
    "        circuit.cx(rsReg[i], rsReg[i+1])\n",
    "    \n",
    "    #Step 6\n",
    "    for i in range(n):\n",
    "        circuit.cx(rsReg[i], xReg[i])\n",
    "\n",
    "    #Uncompute shifted y\n",
    "    circuit.append(\n",
    "        rshiftGate(inReg=yReg, outReg=rsReg, rshift=rshift, n=n).inverse(),\n",
    "        yReg[:] + rsReg[:]\n",
    "    )\n",
    "\n",
    "    # return circuit #temp\n",
    "    return circuit.to_gate()\n",
    "\n",
    "# rshiftGate(qr(n_bits, name=\"in\"), qr(n_bits, name=\"out\"), 2, n_bits).draw('mpl', fold=-1, style=circuitDarkMode)\n",
    "\n",
    "# shiftAdditionGate(\n",
    "#     xReg=qr(n_bits,name=\"x\"), yReg=qr(n_bits,name=\"y\"), rsReg=qr(n_bits,name=\"s\"), rshift=0\n",
    "# ).draw('mpl', fold=-1, style=circuitDarkMode)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Testing the rShift Addition Circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "in:  [5, 8, 0]\n",
      "     |000000100000101>\n",
      "out: [6, 8, 0]\n",
      "     |000000100000110>\n"
     ]
    }
   ],
   "source": [
    "def intToBits(value: int, n: int=0) -> str:\n",
    "    return f\"{value:0>{n}b}\"[::-1] \n",
    "\n",
    "def bitsToInt(value: str) -> int:\n",
    "    return int(value[::-1], 2)\n",
    "\n",
    "def intListToBits(values: list[int], n: int) -> str:\n",
    "    string = []\n",
    "    for v in values:\n",
    "        string.append(f\"{v:0>{n}b}\"[::-1])\n",
    "\n",
    "    return ''.join(string)[::-1]\n",
    "\n",
    "def bitsToIntList(string: str, n: int) -> list[int]:\n",
    "    string = string[::-1]\n",
    "    values = []\n",
    "\n",
    "    for i in range(len(string)//n):\n",
    "        values.append(int(string[i*n:(i+1)*n][::-1], 2))\n",
    "    \n",
    "    return values\n",
    "\n",
    "def stateToStr(value: Statevector) -> str:\n",
    "    return value.draw('latex_source').replace(r'\\rangle', '>')\n",
    "\n",
    "def stateToIntList(value: Statevector, n: int) -> list[int]:\n",
    "    string = \"\".join(filter(str.isdigit, stateToStr(value)))\n",
    "    return bitsToIntList(string, n)\n",
    "\n",
    "\n",
    "xReg   = qr(n_bits,name=\"x\")\n",
    "yReg   = qr(n_bits,name=\"y\")\n",
    "auxReg = qr(n_bits,name=\"s\")\n",
    "\n",
    "x      = 5\n",
    "y      = 8\n",
    "rshift = 3\n",
    "\n",
    "inState = intListToBits([x,y,0], n_bits)\n",
    "# print(inState)\n",
    "\n",
    "addCircuit = qc(xReg, yReg, auxReg)\n",
    "addCircuit.append(\n",
    "    shiftAdditionGate(xReg, yReg, auxReg, rshift),\n",
    "    xReg[:] + yReg[:] + auxReg[:]\n",
    ")\n",
    "\n",
    "# addCircuit.decompose(reps=2).draw('mpl', style=circuitDarkMode)\n",
    "# print(addCircuit.decompose().draw())\n",
    "\n",
    "state = Statevector.from_label(inState)\n",
    "print(f\"in:  {stateToIntList(state, n_bits)}\")\n",
    "print(f\"    {stateToStr(state)}\")\n",
    "state = state.evolve(addCircuit)\n",
    "print(f\"out: {stateToIntList(state, n_bits)}\")\n",
    "print(f\"    {stateToStr(state)}\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Mult Circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[7, 7, 5, 0]\n",
      "[4, 7, 5, 0]\n",
      "[4, 5, 5, 0]\n",
      "[5, 5, 5, 0]\n",
      "[5, 5, 5, 0]\n",
      "in:  [5, 0, 0, 0]\n",
      "     |00000000000000000101>\n",
      "out: [7, 0, 0, 0]\n",
      "     |00000000000000000111>\n"
     ]
    }
   ],
   "source": [
    "\n",
    "@cache\n",
    "def fib(i:int) -> int: \n",
    "    '''\n",
    "    Fibonacci numbers { 1,1,3,5,8,13, ... }\n",
    "\n",
    "    i (int): Index of Fibonacci number\n",
    "\n",
    "    return (int): i^th Fibonacci number\n",
    "    '''\n",
    "    return int(np.round(\n",
    "        1/(5**.5) * (((1+5**.5)/2)**(i+1)-((1-5**.5)/2)**(i+1))\n",
    "    ))\n",
    "\n",
    "\n",
    "def multGate(\n",
    "        xReg: qr, aux1Reg: qr, aux2Reg: qr, rsReg: qr, n: int, m: int\n",
    "    ) -> Gate:\n",
    "    '''\n",
    "    In place multiplication integer by 1+2^(-m) with some error depending on \n",
    "    how clean the auxiliary registers are.\n",
    "    Note: the aux_2 register can gain some error\n",
    "\n",
    "    xReg     (qr): Register being multiplied\n",
    "    aux1Reg  (qr): First auxiliary register, used to help clean aux_2\n",
    "    aux2Reg  (qr): Second auxiliary register, stores a copy of xReg\n",
    "    rsReg    (qr): Auxiliary Register for the addition stuff\n",
    "    n       (int): Number of bits representing xReg\n",
    "    m       (int): xReg is multiplied by 1+2^(-m)\n",
    "\n",
    "    Return:\n",
    "        Gate: Circuit to perform the operation\n",
    "    '''\n",
    "    circuit = qc(xReg, aux1Reg, aux2Reg, rsReg, name=f\"x(1+2^(-m))\")\n",
    "\n",
    "    circuit.append(\n",
    "        shiftAdditionGate(aux2Reg, xReg, rsReg, rshift=0),\n",
    "        aux2Reg[:] + xReg[:] + rsReg[:]\n",
    "    )\n",
    "    circuit.append(\n",
    "        shiftAdditionGate(xReg, aux2Reg, rsReg, rshift=m),\n",
    "        xReg[:] + aux2Reg[:] + rsReg[:]\n",
    "    )\n",
    "    circuit.append(\n",
    "        shiftAdditionGate(aux1Reg, xReg, rsReg, rshift=0),\n",
    "        aux1Reg[:] + xReg[:] + rsReg[:]\n",
    "    )\n",
    "    # aux_2, xReg = add(aux_2, xReg, 0, n=n)\n",
    "    # x, aux_2 = add(x, aux_2, m, n=n)\n",
    "    # aux_1, x = add(aux_1, x, 0, n=n)\n",
    "\n",
    "    # inState = intListToBits([5,0,0,0], n_bits) #temp\n",
    "    # state = Statevector.from_label(inState) #temp\n",
    "    \n",
    "    for i in range(int(1+2*np.ceil(np.log(n/m)/np.log((1+5**.5))))):\n",
    "        # print(stateToIntList(state.evolve(circuit), n)) #temp\n",
    "        negative = fib(i)%2==1\n",
    "        if i%2 == 0:\n",
    "            circuit.append(\n",
    "                shiftAdditionGate(xReg, aux1Reg, rsReg, m*fib(i)) if not negative\n",
    "                else shiftAdditionGate(xReg, aux1Reg, rsReg, m*fib(i)).inverse(),\n",
    "                xReg[:] + aux1Reg[:] + rsReg[:]\n",
    "            )\n",
    "            # x, aux_1 = add(x, aux_1, m*fib(i), n, negativeY=(fib(i)%2==1))\n",
    "        else:\n",
    "            circuit.append(\n",
    "                shiftAdditionGate(aux1Reg, xReg, rsReg, m*fib(i)) if not negative\n",
    "                else shiftAdditionGate(aux1Reg, xReg, rsReg, m*fib(i)).inverse(),\n",
    "                aux1Reg[:] + xReg[:] + rsReg[:]\n",
    "            )\n",
    "            # aux_1, x = add(aux_1, x, m*fib(i), n, negativeY=(fib(i)%2==1))\n",
    "            \n",
    "        \n",
    "    circuit.append(\n",
    "        shiftAdditionGate(aux2Reg, aux1Reg, rsReg, 0).inverse(),\n",
    "        aux2Reg[:] + aux1Reg[:] + rsReg[:]\n",
    "    )\n",
    "    # aux_2, aux_1 = add(aux_2, aux_1, 0, n=n, negativeY=True)\n",
    "    \n",
    "    for i in range(int(1+2*np.ceil(np.log(n/m)/np.log((1+5**.5))))-1, -1, -1):\n",
    "        negative = fib(i)%2==1\n",
    "        if i%2 == 0:\n",
    "            circuit.append(\n",
    "                shiftAdditionGate(xReg, aux1Reg, rsReg, m*fib(i)) if negative\n",
    "                else shiftAdditionGate(xReg, aux1Reg, rsReg, m*fib(i)).inverse(),\n",
    "                xReg[:] + aux1Reg[:] + rsReg[:]\n",
    "            )\n",
    "            # x, aux_1 = add(x, aux_1, m*fib(i), n, negativeY=not (fib(i)%2==1))\n",
    "        else:\n",
    "            circuit.append(\n",
    "                shiftAdditionGate(aux1Reg, xReg, rsReg, m*fib(i)) if negative\n",
    "                else shiftAdditionGate(aux1Reg, xReg, rsReg, m*fib(i)).inverse(),\n",
    "                aux1Reg[:] + xReg[:] + rsReg[:]\n",
    "            )\n",
    "            # aux_1, x = add(aux_1, x, m*fib(i), n, negativeY=not (fib(i)%2==1))\n",
    "\n",
    "    circuit.append(\n",
    "        shiftAdditionGate(aux1Reg, xReg, rsReg, 0).inverse(),\n",
    "        aux1Reg[:] + xReg[:] + rsReg[:]\n",
    "    )\n",
    "    # aux_1, x = add(aux_1, x, 0, n, negativeY=True)\n",
    "\n",
    "    return circuit.to_gate()\n",
    "\n",
    "xReg    = qr(n_bits, name=\"x\");     aux1Reg = qr(n_bits, name=\"aux_1\")\n",
    "aux2Reg = qr(n_bits, name=\"aux_2\"); rsReg   = qr(n_bits, name=\"rs\")\n",
    "\n",
    "mult = qc(xReg, aux1Reg, aux2Reg, rsReg)\n",
    "\n",
    "mult.append(\n",
    "    multGate(xReg, aux1Reg, aux2Reg, rsReg, n=n_bits, m=1),\n",
    "    xReg[:] + aux1Reg[:] + aux2Reg[:] + rsReg[:]\n",
    ")\n",
    "\n",
    "# mult.decompose().draw('mpl', fold=-1, style=circuitDarkMode)\n",
    "# print(mult.draw())\n",
    "\n",
    "inState = intListToBits([5,0,0,0], n_bits)\n",
    "state = Statevector.from_label(inState)\n",
    "print(f\"in:  {stateToIntList(state, n_bits)}\")\n",
    "print(f\"    {stateToStr(state)}\")\n",
    "state = state.evolve(mult)\n",
    "print(f\"out: {stateToIntList(state, n_bits)}\")\n",
    "print(f\"    {stateToStr(state)}\")\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
