// Seed: 1780209147
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_7, id_8;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    input  wor   id_0,
    inout  uwire id_1,
    output tri   id_2,
    output tri   id_3,
    input  tri0  id_4,
    output wor   id_5,
    input  wire  id_6
);
  wire id_8 = 1, id_9;
  wire id_10, id_11, id_12, id_13;
  assign id_1 = 1;
  module_0(
      id_0, id_4, id_1, id_4, id_1, id_3
  );
endmodule
