

================================================================
== Vivado HLS Report for 'accumulateHW'
================================================================
* Date:           Thu Aug 23 23:48:16 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.49|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   20|   20|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 

* FSM state operations: 

 <State 1> : 6.38ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pol_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pol) nounwind"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %pol_read, label %1, label %._crit_edge" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:8]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i16 %x_read to i15"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_cast = zext i15 %tmp_17 to i32"
ST_1 : Operation 27 [1/1] (6.38ns)   --->   "%mul = mul i32 34953, %zext_cast"   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [19/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.74ns
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_18 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %mul, i32 19, i32 31)"
ST_2 : Operation 31 [18/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.74ns
ST_3 : Operation 32 [17/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.74ns
ST_4 : Operation 33 [16/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 3.74ns
ST_5 : Operation 34 [15/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.74ns
ST_6 : Operation 35 [14/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.74ns
ST_7 : Operation 36 [13/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.74ns
ST_8 : Operation 37 [12/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.74ns
ST_9 : Operation 38 [11/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.74ns
ST_10 : Operation 39 [10/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.74ns
ST_11 : Operation 40 [9/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.74ns
ST_12 : Operation 41 [8/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.74ns
ST_13 : Operation 42 [7/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.74ns
ST_14 : Operation 43 [6/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.74ns
ST_15 : Operation 44 [5/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.74ns
ST_16 : Operation 45 [4/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.74ns
ST_17 : Operation 46 [3/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.74ns
ST_18 : Operation 47 [2/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.74ns
ST_19 : Operation 48 [1/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.10ns
ST_20 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i16 %y_read to i14"
ST_20 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i16 %y_read to i10"
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_16, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i14 %p_shl_cast, %tmp_15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%arrayNo = sext i13 %tmp_18 to i15"
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i15 %newIndex to i14" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 55 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_20 = add i14 %tmp_19, %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i14 %tmp_20 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [8100 x i8]* @glPLSlices_0, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [8100 x i8]* @glPLSlices_1, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%glPLSlices_10_addr = getelementptr [8100 x i8]* @glPLSlices_10, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%glPLSlices_11_addr = getelementptr [8100 x i8]* @glPLSlices_11, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%glPLSlices_12_addr = getelementptr [8100 x i8]* @glPLSlices_12, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%glPLSlices_13_addr = getelementptr [8100 x i8]* @glPLSlices_13, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 63 [1/1] (0.00ns)   --->   "%glPLSlices_14_addr = getelementptr [8100 x i8]* @glPLSlices_14, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%glPLSlices_15_addr = getelementptr [8100 x i8]* @glPLSlices_15, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [8100 x i8]* @glPLSlices_2, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [8100 x i8]* @glPLSlices_3, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "%glPLSlices_4_addr = getelementptr [8100 x i8]* @glPLSlices_4, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%glPLSlices_5_addr = getelementptr [8100 x i8]* @glPLSlices_5, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%glPLSlices_6_addr = getelementptr [8100 x i8]* @glPLSlices_6, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%glPLSlices_7_addr = getelementptr [8100 x i8]* @glPLSlices_7, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%glPLSlices_8_addr = getelementptr [8100 x i8]* @glPLSlices_8, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 72 [1/1] (0.00ns)   --->   "%glPLSlices_9_addr = getelementptr [8100 x i8]* @glPLSlices_9, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 73 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 74 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 75 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 76 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 77 [2/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 78 [2/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 79 [2/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 80 [2/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 81 [2/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 82 [2/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 83 [2/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 84 [2/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 85 [2/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 86 [2/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 87 [2/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 88 [2/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]

 <State 21> : 10.49ns
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i15 %arrayNo to i16"
ST_21 : Operation 106 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 107 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 108 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 109 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 110 [1/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 111 [1/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 112 [1/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 113 [1/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 114 [1/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 115 [1/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 116 [1/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 117 [1/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 118 [1/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 119 [1/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 120 [1/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 121 [1/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 122 [1/1] (2.06ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.16i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i8 %glPLSlices_4_load, i8 %glPLSlices_5_load, i8 %glPLSlices_6_load, i8 %glPLSlices_7_load, i8 %glPLSlices_8_load, i8 %glPLSlices_9_load, i8 %glPLSlices_10_load, i8 %glPLSlices_11_load, i8 %glPLSlices_12_load, i8 %glPLSlices_13_load, i8 %glPLSlices_14_load, i8 %glPLSlices_15_load, i16 %arrayNo_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [1/1] (1.91ns)   --->   "%tmp_3 = add i8 1, %tmp" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (1.42ns)   --->   "switch i15 %arrayNo, label %branch15 [
    i15 0, label %branch0
    i15 1, label %branch1
    i15 2, label %branch2
    i15 3, label %branch3
    i15 4, label %branch4
    i15 5, label %branch5
    i15 6, label %branch6
    i15 7, label %branch7
    i15 8, label %branch8
    i15 9, label %branch9
    i15 10, label %branch10
    i15 11, label %branch11
    i15 12, label %branch12
    i15 13, label %branch13
    i15 14, label %branch14
  ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_21 : Operation 125 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 126 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 127 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 128 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 129 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 131 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 132 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 133 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 135 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 137 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 138 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 139 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 140 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:11]
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:12]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'x' [22]  (0 ns)
	'mul' operation ('mul') [31]  (6.38 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 11>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 12>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 13>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 14>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 15>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 16>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 17>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 18>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 19>: 3.74ns
The critical path consists of the following:
	'urem' operation ('newIndex') [35]  (3.74 ns)

 <State 20>: 7.1ns
The critical path consists of the following:
	'sub' operation ('tmp_s', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) [28]  (0 ns)
	'add' operation ('tmp_20', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) [37]  (3.84 ns)
	'getelementptr' operation ('glPLSlices_9_addr', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) [54]  (0 ns)
	'load' operation ('glPLSlices_9_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) on array 'glPLSlices_9' [64]  (3.25 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'load' operation ('glPLSlices_0_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) on array 'glPLSlices_0' [55]  (3.25 ns)
	'mux' operation ('tmp', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) [71]  (2.06 ns)
	'add' operation ('tmp_3', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) [72]  (1.92 ns)
	'store' operation (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10) of variable 'tmp_3', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10 on array 'glPLSlices_3' [108]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
