 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_1_RX_pin = fpga_0_RS232_Uart_1_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_1_TX_pin = fpga_0_RS232_Uart_1_TX_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT VFBC2_rd_empty_pin = VFBC2_rd_empty, DIR = O
 PORT VFBC2_Rd_Data_pin = VFBC2_Rd_Data, DIR = O, VEC = [31:0]
 PORT VFBC2_Rd_Flush_pin = VFBC2_Rd_Flush, DIR = I
 PORT VFBC2_Rd_End_Burst_pin = VFBC2_Rd_End_Burst, DIR = I
 PORT VFBC2_Rd_Read_pin = VFBC2_Rd_Read, DIR = I
 PORT VFBC2_Rd_Reset_pin = VFBC2_Rd_Reset, DIR = I
 PORT VFBC2_Rd_Clk_pin = VFBC2_Rd_Clk, DIR = I
 PORT VFBC2_Wd_Almost_Full_pin = VFBC2_Wd_Almost_Full, DIR = O
 PORT VFBC2_Wd_Full_pin = VFBC2_Wd_Full, DIR = O
 PORT VFBC2_Wd_Data_BE_pin = VFBC2_Wd_Data_BE, DIR = I, VEC = [3:0]
 PORT VFBC2_Wd_Data_pin = VFBC2_Wd_Data, DIR = I, VEC = [31:0]
 PORT VFBC2_Wd_Flush_pin = VFBC2_Wd_Flush, DIR = I
 PORT VFBC2_Wd_End_Burst_pin = VFBC2_Wd_End_Burst, DIR = I
 PORT VFBC2_Wd_Write_pin = VFBC2_Wd_Write, DIR = I
 PORT VFBC2_Wd_Reset_pin = VFBC2_Wd_Reset, DIR = I
 PORT VFBC2_Wd_Clk_pin = VFBC2_Wd_Clk, DIR = I
 PORT VFBC2_Cmd_Idle_pin = VFBC2_Cmd_Idle, DIR = O
 PORT VFBC2_Cmd_Almost_Full_pin = VFBC2_Cmd_Almost_Full, DIR = O
 PORT VFBC2_Cmd_Full_pin = VFBC2_Cmd_Full, DIR = O
 PORT VFBC2_Cmd_End_pin = VFBC2_Cmd_End, DIR = I
 PORT VFBC2_Cmd_Write_pin = VFBC2_Cmd_Write, DIR = I
 PORT VFBC2_Cmd_Data_pin = VFBC2_Cmd_Data, DIR = I, VEC = [31:0]
 PORT VFBC2_Cmd_Reset_pin = VFBC2_Cmd_Reset, DIR = I
 PORT VFBC2_cmd_clk_pin = VFBC2_cmd_clk, DIR = I
 PORT VFBC3_Rd_Almost_Empty_pin = VFBC3_Rd_Almost_Empty, DIR = O
 PORT VFBC3_Rd_Empty_pin = VFBC3_Rd_Empty, DIR = O
 PORT VFBC3_Rd_Data_pin = VFBC3_Rd_Data, DIR = O, VEC = [31:0]
 PORT VFBC3_Rd_Flush_pin = VFBC3_Rd_Flush, DIR = I
 PORT VFBC3_Rd_End_Burst_pin = VFBC3_Rd_End_Burst, DIR = I
 PORT VFBC3_Rd_Read_pin = VFBC3_Rd_Read, DIR = I
 PORT VFBC3_Rd_Reset_pin = VFBC3_Rd_Reset, DIR = I
 PORT VFBC3_Rd_Clk_pin = VFBC3_Rd_Clk, DIR = I
 PORT VFBC3_Wd_Almost_Full_pin = VFBC3_Wd_Almost_Full, DIR = O
 PORT VFBC3_Wd_Full_pin = VFBC3_Wd_Full, DIR = O
 PORT VFBC3_Wd_Data_BE_pin = VFBC3_Wd_Data_BE, DIR = I, VEC = [3:0]
 PORT VFBC3_Wd_Data_pin = VFBC3_Wd_Data, DIR = I, VEC = [31:0]
 PORT VFBC3_Wd_Flush_pin = VFBC3_Wd_Flush, DIR = I
 PORT VFBC3_Wd_End_Burst_pin = VFBC3_Wd_End_Burst, DIR = I
 PORT VFBC3_Wd_Write_pin = VFBC3_Wd_Write, DIR = I
 PORT VFBC3_Wd_Reset_pin = VFBC3_Wd_Reset, DIR = I
 PORT VFBC3_Wd_Clk_pin = VFBC3_Wd_Clk, DIR = I
 PORT VFBC3_Cmd_Idle_pin = VFBC3_Cmd_Idle, DIR = O
 PORT VFBC3_Cmd_Almost_Full_pin = VFBC3_Cmd_Almost_Full, DIR = O
 PORT VFBC3_Cmd_Full_pin = VFBC3_Cmd_Full, DIR = O
 PORT VFBC3_Cmd_End_pin = VFBC3_Cmd_End, DIR = I
 PORT VFBC3_Cmd_Write_pin = VFBC3_Cmd_Write, DIR = I
 PORT VFBC3_Cmd_Data_pin = VFBC3_Cmd_Data, DIR = I, VEC = [31:0]
 PORT VFBC3_Cmd_Reset_pin = VFBC3_Cmd_Reset, DIR = I
 PORT VFBC3_Cmd_Clk_pin = VFBC3_Cmd_Clk, DIR = I
 PORT clock_out = clk_125_0000MHzPLL0, DIR = O
 PORT reset_out = mb_reset, DIR = O


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x50000000
 PARAMETER C_ICACHE_HIGHADDR = 0x5fffffff
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x50000000
 PARAMETER C_DCACHE_HIGHADDR = 0x5fffffff
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER HW_VER = 7.30.a
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_USE_DCACHE = 1
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.04.a
 PORT PLB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_1_RX_pin
 PORT TX = fpga_0_RS232_Uart_1_TX_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_NUM_PORTS = 4
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y5-IDELAYCTRL_X0Y1-IDELAYCTRL_X0Y0
 PARAMETER C_USE_MIG_V5_PHY = 1
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_ODT_WIDTH = 2
 PARAMETER C_MEM_CE_WIDTH = 2
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_MEM_DATA_WIDTH = 64
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_PIM1_BASETYPE = 1
 PARAMETER HW_VER = 6.00.a
 PARAMETER C_PIM2_BASETYPE = 6
 PARAMETER C_PIM3_BASETYPE = 6
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 8000
 PARAMETER C_MPMC_BASEADDR = 0x50000000
 PARAMETER C_MPMC_HIGHADDR = 0x5fffffff
 BUS_INTERFACE XCL0 = microblaze_0_IXCL
 BUS_INTERFACE XCL1 = microblaze_0_DXCL
 PORT MPMC_Clk0 = clk_125_0000MHzPLL0
 PORT MPMC_Clk0_DIV2 = clk_62_5000MHzPLL0
 PORT MPMC_Clk90 = clk_125_0000MHz90PLL0
 PORT MPMC_Clk_200MHz = clk_200_0000MHz
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
 PORT VFBC2_Cmd_Clk = VFBC2_cmd_clk
 PORT VFBC2_Rd_Empty = VFBC2_rd_empty
 PORT VFBC2_Rd_Data = VFBC2_Rd_Data
 PORT VFBC2_Rd_Flush = VFBC2_Rd_Flush
 PORT VFBC2_Rd_End_Burst = VFBC2_Rd_End_Burst
 PORT VFBC2_Rd_Read = VFBC2_Rd_Read
 PORT VFBC2_Rd_Reset = VFBC2_Rd_Reset
 PORT VFBC2_Rd_Clk = VFBC2_Rd_Clk
 PORT VFBC2_Wd_Almost_Full = VFBC2_Wd_Almost_Full
 PORT VFBC2_Wd_Full = VFBC2_Wd_Full
 PORT VFBC2_Wd_Data_BE = VFBC2_Wd_Data_BE
 PORT VFBC2_Wd_Data = VFBC2_Wd_Data
 PORT VFBC2_Wd_Flush = VFBC2_Wd_Flush
 PORT VFBC2_Wd_End_Burst = VFBC2_Wd_End_Burst
 PORT VFBC2_Wd_Write = VFBC2_Wd_Write
 PORT VFBC2_Wd_Reset = VFBC2_Wd_Reset
 PORT VFBC2_Wd_Clk = VFBC2_Wd_Clk
 PORT VFBC2_Cmd_Idle = VFBC2_Cmd_Idle
 PORT VFBC2_Cmd_Almost_Full = VFBC2_Cmd_Almost_Full
 PORT VFBC2_Cmd_Full = VFBC2_Cmd_Full
 PORT VFBC2_Cmd_End = VFBC2_Cmd_End
 PORT VFBC2_Cmd_Write = VFBC2_Cmd_Write
 PORT VFBC2_Cmd_Data = VFBC2_Cmd_Data
 PORT VFBC2_Cmd_Reset = VFBC2_Cmd_Reset
 PORT VFBC3_Rd_Almost_Empty = VFBC3_Rd_Almost_Empty
 PORT VFBC3_Rd_Empty = VFBC3_Rd_Empty
 PORT VFBC3_Rd_Data = VFBC3_Rd_Data
 PORT VFBC3_Rd_Flush = VFBC3_Rd_Flush
 PORT VFBC3_Rd_End_Burst = VFBC3_Rd_End_Burst
 PORT VFBC3_Rd_Read = VFBC3_Rd_Read
 PORT VFBC3_Rd_Reset = VFBC3_Rd_Reset
 PORT VFBC3_Rd_Clk = VFBC3_Rd_Clk
 PORT VFBC3_Wd_Almost_Full = VFBC3_Wd_Almost_Full
 PORT VFBC3_Wd_Full = VFBC3_Wd_Full
 PORT VFBC3_Wd_Data_BE = VFBC3_Wd_Data_BE
 PORT VFBC3_Wd_Data = VFBC3_Wd_Data
 PORT VFBC3_Wd_Flush = VFBC3_Wd_Flush
 PORT VFBC3_Wd_End_Burst = VFBC3_Wd_End_Burst
 PORT VFBC3_Wd_Write = VFBC3_Wd_Write
 PORT VFBC3_Wd_Reset = VFBC3_Wd_Reset
 PORT VFBC3_Wd_Clk = VFBC3_Wd_Clk
 PORT VFBC3_Cmd_Idle = VFBC3_Cmd_Idle
 PORT VFBC3_Cmd_Almost_Full = VFBC3_Cmd_Almost_Full
 PORT VFBC3_Cmd_Full = VFBC3_Cmd_Full
 PORT VFBC3_Cmd_End = VFBC3_Cmd_End
 PORT VFBC3_Cmd_Write = VFBC3_Cmd_Write
 PORT VFBC3_Cmd_Data = VFBC3_Cmd_Data
 PORT VFBC3_Cmd_Reset = VFBC3_Cmd_Reset
 PORT VFBC3_Cmd_Clk = VFBC3_Cmd_Clk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 90
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 62500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.00.a
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_125_0000MHz90PLL0
 PORT CLKOUT1 = clk_125_0000MHzPLL0
 PORT CLKOUT2 = clk_200_0000MHz
 PORT CLKOUT3 = clk_62_5000MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER C_UART_WIDTH = 8
 PARAMETER HW_VER = 1.00.g
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 2.00.a
 PORT Slowest_sync_clk = clk_125_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

