Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 11 16:25:14 2021
| Host         : DESKTOP-KP8EMEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 106 register/latch pins with no clock driven by root clock pin: CLOCKGEN_0/s_output_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MIPS_CPU_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 713 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.801     -120.912                     99                  332        0.191        0.000                      0                  332        4.500        0.000                       0                   171  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.801     -120.912                     99                  332        0.191        0.000                      0                  332        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           99  Failing Endpoints,  Worst Slack       -1.801ns,  Total Violation     -120.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.660ns  (logic 2.660ns (22.812%)  route 9.000ns (77.188%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.493    14.901    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.313    15.214 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4/O
                         net (fo=15, routed)          0.617    15.832    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[4]_i_1_comp/O
                         net (fo=9, routed)           0.948    16.904    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[4]
    SLICE_X11Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.524    14.947    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y61         FDCE (Setup_fdce_C_D)       -0.067    15.103    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.611ns  (logic 2.660ns (22.909%)  route 8.951ns (77.091%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.493    14.901    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.313    15.214 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4/O
                         net (fo=15, routed)          0.617    15.832    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[4]_i_1_comp/O
                         net (fo=9, routed)           0.899    16.855    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[4]
    SLICE_X9Y60          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y60          FDCE (Setup_fdce_C_D)       -0.067    15.119    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -16.855    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.587ns  (logic 2.660ns (22.957%)  route 8.927ns (77.043%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.493    14.901    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.313    15.214 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4/O
                         net (fo=15, routed)          0.617    15.832    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    15.956 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[4]_i_1_comp/O
                         net (fo=9, routed)           0.875    16.831    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[4]
    SLICE_X13Y63         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.519    14.942    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y63         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_3/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X13Y63         FDCE (Setup_fdce_C_D)       -0.058    15.107    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_3
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -16.831    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.550ns  (logic 2.660ns (23.031%)  route 8.890ns (76.969%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.493    14.901    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.313    15.214 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4/O
                         net (fo=15, routed)          0.553    15.767    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.124    15.891 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[8]_i_1_comp/O
                         net (fo=7, routed)           0.902    16.793    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[8]
    SLICE_X9Y61          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.521    14.944    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X9Y61          FDCE (Setup_fdce_C_D)       -0.081    15.104    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -16.793    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.573ns  (logic 2.660ns (22.985%)  route 8.913ns (77.015%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.663    15.071    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.313    15.384 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4_replica/O
                         net (fo=12, routed)          0.483    15.867    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_4
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[9]_i_1/O
                         net (fo=6, routed)           0.825    16.816    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[9]
    SLICE_X9Y60          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_2/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y60          FDCE (Setup_fdce_C_D)       -0.058    15.128    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_2
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -16.816    
  -------------------------------------------------------------------
                         slack                                 -1.688    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 2.660ns (23.014%)  route 8.898ns (76.986%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.663    15.071    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.313    15.384 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4_replica/O
                         net (fo=12, routed)          0.483    15.867    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_4
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[9]_i_1/O
                         net (fo=6, routed)           0.811    16.802    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[9]
    SLICE_X9Y62          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.520    14.943    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]/C
                         clock pessimism              0.277    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X9Y62          FDCE (Setup_fdce_C_D)       -0.067    15.117    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -16.802    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.668ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 3.009ns (26.101%)  route 8.519ns (73.899%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.644     5.247    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/Q
                         net (fo=48, routed)          0.961     6.664    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.153     6.817 r  MIPS_CPU_0/REGISTER_FILE_2/CarryOut0_carry__0_i_25/O
                         net (fo=5, routed)           0.561     7.378    MIPS_CPU_0/REGISTER_FILE_2/CarryOut0_carry__0_i_25_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.327     7.705 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_140/O
                         net (fo=1, routed)           0.518     8.223    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_86/O
                         net (fo=3, routed)           0.976     9.323    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I3_O)        0.124     9.447 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.850    10.297    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.421 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=51, routed)          1.171    11.592    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X10Y64         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.716 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          0.985    12.701    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[22]_0[3]
    SLICE_X9Y66          LUT3 (Prop_lut3_I1_O)        0.124    12.825 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry_i_13/O
                         net (fo=3, routed)           0.548    13.373    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.497    MIPS_CPU_0/MIPS_ALU_1/S[1]
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.047 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.047    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.161    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.389 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.493    14.883    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.313    15.196 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4/O
                         net (fo=15, routed)          0.553    15.748    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.124    15.872 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[8]_i_1_comp/O
                         net (fo=7, routed)           0.903    16.775    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[8]
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.519    14.942    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_5/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y64          FDCE (Setup_fdce_C_D)       -0.058    15.107    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_5
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -16.775    
  -------------------------------------------------------------------
                         slack                                 -1.668    

Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.489ns  (logic 3.009ns (26.191%)  route 8.480ns (73.809%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.644     5.247    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica/Q
                         net (fo=48, routed)          0.961     6.664    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN
    SLICE_X11Y59         LUT2 (Prop_lut2_I0_O)        0.153     6.817 r  MIPS_CPU_0/REGISTER_FILE_2/CarryOut0_carry__0_i_25/O
                         net (fo=5, routed)           0.561     7.378    MIPS_CPU_0/REGISTER_FILE_2/CarryOut0_carry__0_i_25_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.327     7.705 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_140/O
                         net (fo=1, routed)           0.518     8.223    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_140_n_0
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.347 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_86/O
                         net (fo=3, routed)           0.976     9.323    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I3_O)        0.124     9.447 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42/O
                         net (fo=4, routed)           0.850    10.297    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.421 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=51, routed)          1.171    11.592    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_0_5/ADDRB1
    SLICE_X10Y64         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    11.716 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=10, routed)          0.985    12.701    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[22]_0[3]
    SLICE_X9Y66          LUT3 (Prop_lut3_I1_O)        0.124    12.825 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry_i_13/O
                         net (fo=3, routed)           0.548    13.373    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_12_17_i_135_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.497    MIPS_CPU_0/MIPS_ALU_1/S[1]
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.047 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.047    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.161 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.161    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.389 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.663    15.053    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.313    15.366 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4_replica/O
                         net (fo=12, routed)          0.483    15.848    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_4
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.124    15.972 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[9]_i_1/O
                         net (fo=6, routed)           0.763    16.735    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[9]
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.519    14.942    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_4/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X9Y64          FDCE (Setup_fdce_C_D)       -0.067    15.098    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica_4
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -1.597ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.455ns  (logic 2.660ns (23.221%)  route 8.795ns (76.779%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.493    14.901    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.313    15.214 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4/O
                         net (fo=15, routed)          0.553    15.767    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.124    15.891 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[8]_i_1_comp/O
                         net (fo=7, routed)           0.808    16.699    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[8]
    SLICE_X11Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.523    14.946    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_2/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X11Y62         FDCE (Setup_fdce_C_D)       -0.067    15.102    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]_replica_2
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 -1.597    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 2.660ns (23.058%)  route 8.876ns (76.942%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.641     5.244    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.419     5.663 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]_replica_6/Q
                         net (fo=20, routed)          1.288     6.951    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_0[4]_repN_6
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.296     7.247 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162/O
                         net (fo=1, routed)           1.281     8.527    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_162_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.651 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95/O
                         net (fo=10, routed)          0.763     9.414    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     9.538 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46/O
                         net (fo=24, routed)          0.823    10.361    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_46_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=100, routed)         1.133    11.618    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/ADDRA2
    SLICE_X10Y70         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148    11.766 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r2_0_31_24_29/RAMA/O
                         net (fo=7, routed)           1.063    12.829    MIPS_CPU_0/REGISTER_FILE_2/R20[24]
    SLICE_X7Y70          LUT6 (Prop_lut6_I2_O)        0.328    13.157 f  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9/O
                         net (fo=2, routed)           0.591    13.748    MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_9_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.124    13.872 r  MIPS_CPU_0/REGISTER_FILE_2/Equal0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.872    MIPS_CPU_0/MIPS_ALU_1/s_state_reg[31]_i_8__0[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.408 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=5, routed)           0.663    15.071    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.313    15.384 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_comp_4_replica/O
                         net (fo=12, routed)          0.483    15.867    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_4
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.124    15.991 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[9]_i_1/O
                         net (fo=6, routed)           0.789    16.780    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[9]
    SLICE_X7Y54          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.603    15.026    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y54          FDCE (Setup_fdce_C_D)       -0.058    15.191    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -16.780    
  -------------------------------------------------------------------
                         slack                                 -1.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CLOCKGEN_0/s_derived_clock_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCKGEN_0/s_output_regs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.514    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  CLOCKGEN_0/s_derived_clock_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  CLOCKGEN_0/s_derived_clock_reg_reg/Q
                         net (fo=3, routed)           0.116     1.771    CLOCKGEN_0/D[0]
    SLICE_X1Y79          FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.031    CLOCKGEN_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.066     1.580    CLOCKGEN_0/s_output_regs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.997%)  route 0.078ns (21.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.164     1.677 r  LogisimTickGenerator_0/s_count_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.755    LogisimTickGenerator_0/s_count_reg[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.884 r  LogisimTickGenerator_0/s_count_next0_carry/O[3]
                         net (fo=1, routed)           0.000     1.884    LogisimTickGenerator_0/data0[4]
    SLICE_X2Y78          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDSE (Hold_fdse_C_D)         0.134     1.647    LogisimTickGenerator_0/s_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.598     1.517    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.164     1.681 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.759    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.888 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.888    LogisimTickGenerator_0/data0[18]
    SLICE_X2Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.869     2.034    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.134     1.651    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.598     1.517    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  LogisimTickGenerator_0/s_count_reg_reg[19]/Q
                         net (fo=3, routed)           0.078     1.759    LogisimTickGenerator_0/s_count_reg[19]
    SLICE_X2Y82          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.888 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.888    LogisimTickGenerator_0/data0[20]
    SLICE_X2Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.869     2.034    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y82          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.134     1.651    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.599     1.518    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.760    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.889 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.889    LogisimTickGenerator_0/data0[22]
    SLICE_X2Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.870     2.035    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.599     1.518    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  LogisimTickGenerator_0/s_count_reg_reg[23]/Q
                         net (fo=3, routed)           0.078     1.760    LogisimTickGenerator_0/s_count_reg[23]
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.889 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.889    LogisimTickGenerator_0/data0[24]
    SLICE_X2Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.870     2.035    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    LogisimTickGenerator_0/s_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.596     1.515    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y80          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDSE (Prop_fdse_C_Q)         0.164     1.679 r  LogisimTickGenerator_0/s_count_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.757    LogisimTickGenerator_0/s_count_reg[9]
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.886 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.886    LogisimTickGenerator_0/data0[10]
    SLICE_X2Y80          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.867     2.032    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    LogisimTickGenerator_0/s_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.596     1.515    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  LogisimTickGenerator_0/s_count_reg_reg[11]/Q
                         net (fo=3, routed)           0.078     1.757    LogisimTickGenerator_0/s_count_reg[11]
    SLICE_X2Y80          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.886 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.886    LogisimTickGenerator_0/data0[12]
    SLICE_X2Y80          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.867     2.032    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    LogisimTickGenerator_0/s_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.600     1.519    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  LogisimTickGenerator_0/s_count_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.761    LogisimTickGenerator_0/s_count_reg[25]
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.890 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.890    LogisimTickGenerator_0/data0[26]
    SLICE_X2Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.871     2.036    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    LogisimTickGenerator_0/s_count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.600     1.519    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.078     1.761    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X2Y84          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.890 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.890    LogisimTickGenerator_0/data0[28]
    SLICE_X2Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.871     2.036    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[28]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    LogisimTickGenerator_0/s_count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     CLOCKGEN_0/s_output_regs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y54    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]_replica_4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     MIPS_CPU_0/FPGADigit_1/u_divider/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[27]/C



