-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_p_ZL9golden_w1_4_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_p_ZL9golden_w1_4_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "01011000000000110001111101000000", 1 => "01111111101000111000000000010000", 2 => "00011011101101111101100001000001", 3 => "10001110011110110001110111110001", 
    4 => "10100001101100100010101111110010", 5 => "10001101101110110011000110010010", 6 => "11001000000011101001010000010001", 7 => "01010011000011101001101111000000", 
    8 => "11110110011110100010111011111111", 9 => "11111111001101101100001100111111", 10 => "11010001010001101100010010110100", 11 => "00001010111001101010011011111111", 
    12 => "11011111111110100100001101111111", 13 => "10010000001100100111111011111110", 14 => "01111010101010000101000000111100", 15 => "00110110110100000111011000001000", 
    16 => "00000101000010010001100111100101", 17 => "00110111000100000111011011101000", 18 => "00011001011100011101101111111110", 19 => "10000110010001100111011111101100", 
    20 => "11111100100010011011111111011111", 21 => "10001100011110101011101010101000", 22 => "11111100110001010101011011111111", 23 => "11111011100001111000001111001101", 
    24 => "01010111001010001111010000001010", 25 => "10011010110111100000000011100100", 26 => "00100101000111101101100011111000", 27 => "00011011000010101000100001000001", 
    28 => "11111001110000111110101111001010", 29 => "11101000001000111001100111010111", 30 => "00100111101110011010100000000110", 31 => "00011001101110001100000001000110", 
    32 => "11001110000100110111100101110111", 33 => "01101101010001100111100100010110", 34 => "11011001111110010111000011101111", 35 => "00111111011110110001011000001100", 
    36 => "00111111101010100110000100010011", 37 => "00101110001100000110101100110000", 38 => "11110000000011011000111111111111", 39 => "11111011001111011111000111111010", 
    40 => "01111011001101001100001101111011", 41 => "00100110101000000110011011100011", 42 => "01010110100011110100111111001010", 43 => "01000000000000010000110111000100", 
    44 => "10000101011000001110010111111111", 45 => "10001101001100010111010110010010", 46 => "01011101111010100111001110000000", 47 => "01111111101011010111110001001100", 
    48 => "11111101100011000111111111011001", 49 => "11111111011111101000101000010111", 50 => "00011110111011110000010100000000", 51 => "11010110001010011010111101111111", 
    52 => "01110110010100010010111000110010", 53 => "11110011101011100000001110011110", 54 => "00010101001111000000000101111101", 55 => "10011111111101101001100000010110", 
    56 => "11001110010100110101101010100000", 57 => "00100010011110100110000011110000", 58 => "01110000111001001111111011011101", 59 => "01000101111011101101011000101011", 
    60 => "10100001111110101111111110111111", 61 => "00111010111111001010000000000010", 62 => "10010111100010000011100000000000", 63 => "01110000100010100110010101000010", 
    64 => "10101001101000011101111111111100", 65 => "11111111100110100111110101001010", 66 => "10010011000010011111110111111001", 67 => "10011000111000011000110111110010", 
    68 => "01100001010101111010100111111110", 69 => "01001101010000101011001100100010", 70 => "10111111110111001010010000001001", 71 => "00001111011011100101010100000010", 
    72 => "00011101011011110001001100101111", 73 => "00001000111111111111111010000000", 74 => "11111001010111000110100011101101", 75 => "11100000100010000101001011111110", 
    76 => "00100001110110000000110011000000", 77 => "01001001010100000101011111011111", 78 => "10110100000011010001010111110101", 79 => "11111010100010110111101011001111", 
    80 => "01001011100111111110000000000011", 81 => "00000001000111110011110010100000", 82 => "01111000110100011100010000100010", 83 => "01001001010010000110000011010011", 
    84 => "10001010110000001001010100101100", 85 => "00111000100101100100101000100111", 86 => "01010001010001000101010001000000", 87 => "01000101000101111000001110110101", 
    88 => "00000111100110111110001011000001", 89 => "11111101101111011011000011111110", 90 => "01110110010001011001001000000000", 91 => "10100100110100110011001000000000", 
    92 => "00100100001110111100000010010001", 93 => "01010000010100000111100101001100", 94 => "10010000011100001011011010100111", 95 => "11111000010010011011111111111111", 
    96 => "01110111001101011100101110101110", 97 => "00001111100010010000000000100000", 98 => "01101111110101000010111000000011", 99 => "10111111111011110100100011000001", 
    100 => "00111110001101010101110111000001", 101 => "00011110111001110010010000000001", 102 => "10100110011110011111101111100001", 103 => "10010010100000000011111000000100", 
    104 => "10100011100110101100000101101000", 105 => "00111110101110011001110000010101", 106 => "10000100010010110111110100001000", 107 => "10001010101011110000010000111110", 
    108 => "11011000001100000111001010011111", 109 => "11011001010010010111011111010110", 110 => "01001101100010110010000110001010", 111 => "00000000100001010100010100110000", 
    112 => "10010000000110001101001110110010", 113 => "10111000110111000001111010000011", 114 => "11111110111101110111001000000000", 115 => "11010001011100001110011110000001", 
    116 => "11111011010100001001000001001000", 117 => "11111101001111111101100110011010", 118 => "00000000110110100001111110100000", 119 => "00110111001001011010110010010000", 
    120 => "10110010111000100111011101101111", 121 => "11001000010001001110111101111111", 122 => "11010001110011000010101111111001", 123 => "01011110101011010100010011010000", 
    124 => "11111110001101010111001010111111", 125 => "10010011111100000001000011111111", 126 => "11101111010001111001001100001011", 127 => "01111100000000111010000000000010");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

