Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 14 23:57:59 2025
| Host         : DESKTOP-VV48MO8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_module_control_sets_placed.rpt
| Design       : SPI_module
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             182 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+
|                        Clock Signal                        |                  Enable Signal                  |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+
|  SPI_Slave_interface_inst/FSM_sequential_ns_reg[2]_i_2_n_0 |                                                 | SPI_Slave_interface_inst/MISO_reg_0 |                1 |              6 |
|  clk_IBUF_BUFG                                             |                                                 | SPI_Slave_interface_inst/MISO_reg_0 |                3 |             12 |
|  clk_IBUF_BUFG                                             | SPI_Slave_interface_inst/addr_wr_reg[0][0]      | SPI_Slave_interface_inst/MISO_reg_0 |                2 |             16 |
|  clk_IBUF_BUFG                                             | SPI_Slave_interface_inst/E[0]                   | SPI_Slave_interface_inst/MISO_reg_0 |                2 |             16 |
|  clk_IBUF_BUFG                                             | SPI_Slave_interface_inst/CounterS2P[31]_i_1_n_0 | SPI_Slave_interface_inst/MISO_reg_0 |               11 |             66 |
|  clk_IBUF_BUFG                                             | SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0 | SPI_Slave_interface_inst/MISO_reg_0 |               15 |             84 |
+------------------------------------------------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+


