

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               bda44c4f09422c813e1bf137510a671e  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/sp_wt/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/sp_wt/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/sp_wt/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/sp_wt/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/sp_wt/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/sp_wt/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c440; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a11f21c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f210..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f208..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f200..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a11f218..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (main.1.sm_70.ptx:45) @%p4101 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b970 (main.1.sm_70.ptx:26649) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (main.1.sm_70.ptx:50) @%p4102 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (main.1.sm_70.ptx:62) shl.b64 %rd6294, %rd7640, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b0 (main.1.sm_70.ptx:53) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (main.1.sm_70.ptx:62) shl.b64 %rd6294, %rd7640, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa68 (main.1.sm_70.ptx:573) @%p4103 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (main.1.sm_70.ptx:575) mov.u32 %r24671, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb20 (main.1.sm_70.ptx:599) @%p4105 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb88 (main.1.sm_70.ptx:615) shfl.sync.idx.b32 %r15|%p5, %r6070, %r6037, %r6067, %r6068;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xba8 (main.1.sm_70.ptx:619) @%p4105 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc10 (main.1.sm_70.ptx:635) shfl.sync.idx.b32 %r19|%p9, %r6070, %r6047, %r6067, %r6068;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc30 (main.1.sm_70.ptx:639) @%p4105 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc98 (main.1.sm_70.ptx:655) shfl.sync.idx.b32 %r23|%p13, %r6070, %r6038, %r6067, %r6068;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xcb8 (main.1.sm_70.ptx:659) @%p4105 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (main.1.sm_70.ptx:675) add.s32 %r24694, %r24694, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd30 (main.1.sm_70.ptx:677) @%p4109 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd38 (main.1.sm_70.ptx:679) xor.b32 %r6133, %r6029, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xdc0 (main.1.sm_70.ptx:698) @%p4111 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (main.1.sm_70.ptx:714) shfl.sync.idx.b32 %r38|%p21, %r6142, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe48 (main.1.sm_70.ptx:718) @%p4111 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (main.1.sm_70.ptx:734) shfl.sync.idx.b32 %r42|%p25, %r6142, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xed0 (main.1.sm_70.ptx:738) @%p4111 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf38 (main.1.sm_70.ptx:754) shfl.sync.idx.b32 %r46|%p29, %r6142, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf58 (main.1.sm_70.ptx:758) @%p4111 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (main.1.sm_70.ptx:774) add.s32 %r24695, %r24695, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfd0 (main.1.sm_70.ptx:776) @%p4115 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd8 (main.1.sm_70.ptx:778) xor.b32 %r6205, %r6029, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1060 (main.1.sm_70.ptx:797) @%p4117 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c8 (main.1.sm_70.ptx:813) shfl.sync.idx.b32 %r61|%p37, %r6214, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10e8 (main.1.sm_70.ptx:817) @%p4117 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1150 (main.1.sm_70.ptx:833) shfl.sync.idx.b32 %r65|%p41, %r6214, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1170 (main.1.sm_70.ptx:837) @%p4117 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d8 (main.1.sm_70.ptx:853) shfl.sync.idx.b32 %r69|%p45, %r6214, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x11f8 (main.1.sm_70.ptx:857) @%p4117 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (main.1.sm_70.ptx:873) add.s32 %r24696, %r24696, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1270 (main.1.sm_70.ptx:875) @%p4121 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1278 (main.1.sm_70.ptx:877) xor.b32 %r6277, %r6029, 3;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1300 (main.1.sm_70.ptx:896) @%p4123 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1368 (main.1.sm_70.ptx:912) shfl.sync.idx.b32 %r84|%p53, %r6286, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1388 (main.1.sm_70.ptx:916) @%p4123 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f0 (main.1.sm_70.ptx:932) shfl.sync.idx.b32 %r88|%p57, %r6286, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1410 (main.1.sm_70.ptx:936) @%p4123 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1478 (main.1.sm_70.ptx:952) shfl.sync.idx.b32 %r92|%p61, %r6286, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1498 (main.1.sm_70.ptx:956) @%p4123 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1500 (main.1.sm_70.ptx:972) add.s32 %r24697, %r24697, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1510 (main.1.sm_70.ptx:974) @%p4127 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1518 (main.1.sm_70.ptx:976) xor.b32 %r6349, %r6029, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15a0 (main.1.sm_70.ptx:995) @%p4129 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (main.1.sm_70.ptx:1011) shfl.sync.idx.b32 %r107|%p69, %r6358, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1628 (main.1.sm_70.ptx:1015) @%p4129 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1690 (main.1.sm_70.ptx:1031) shfl.sync.idx.b32 %r111|%p73, %r6358, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16b0 (main.1.sm_70.ptx:1035) @%p4129 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (main.1.sm_70.ptx:1051) shfl.sync.idx.b32 %r115|%p77, %r6358, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1738 (main.1.sm_70.ptx:1055) @%p4129 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a0 (main.1.sm_70.ptx:1071) add.s32 %r24698, %r24698, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17b0 (main.1.sm_70.ptx:1073) @%p4133 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b8 (main.1.sm_70.ptx:1075) xor.b32 %r6421, %r6029, 5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1840 (main.1.sm_70.ptx:1094) @%p4135 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a8 (main.1.sm_70.ptx:1110) shfl.sync.idx.b32 %r130|%p85, %r6430, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x18c8 (main.1.sm_70.ptx:1114) @%p4135 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1930 (main.1.sm_70.ptx:1130) shfl.sync.idx.b32 %r134|%p89, %r6430, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1950 (main.1.sm_70.ptx:1134) @%p4135 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (main.1.sm_70.ptx:1150) shfl.sync.idx.b32 %r138|%p93, %r6430, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (main.1.sm_70.ptx:1154) @%p4135 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a40 (main.1.sm_70.ptx:1170) add.s32 %r24699, %r24699, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a50 (main.1.sm_70.ptx:1172) @%p4139 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a58 (main.1.sm_70.ptx:1174) xor.b32 %r6493, %r6029, 6;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1ae0 (main.1.sm_70.ptx:1193) @%p4141 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (main.1.sm_70.ptx:1209) shfl.sync.idx.b32 %r153|%p101, %r6502, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b68 (main.1.sm_70.ptx:1213) @%p4141 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd0 (main.1.sm_70.ptx:1229) shfl.sync.idx.b32 %r157|%p105, %r6502, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1bf0 (main.1.sm_70.ptx:1233) @%p4141 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (main.1.sm_70.ptx:1249) shfl.sync.idx.b32 %r161|%p109, %r6502, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1c78 (main.1.sm_70.ptx:1253) @%p4141 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce0 (main.1.sm_70.ptx:1269) add.s32 %r24700, %r24700, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1cf0 (main.1.sm_70.ptx:1271) @%p4145 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf8 (main.1.sm_70.ptx:1273) xor.b32 %r6565, %r6029, 7;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1d80 (main.1.sm_70.ptx:1292) @%p4147 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de8 (main.1.sm_70.ptx:1308) shfl.sync.idx.b32 %r176|%p117, %r6574, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e08 (main.1.sm_70.ptx:1312) @%p4147 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e70 (main.1.sm_70.ptx:1328) shfl.sync.idx.b32 %r180|%p121, %r6574, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1e90 (main.1.sm_70.ptx:1332) @%p4147 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef8 (main.1.sm_70.ptx:1348) shfl.sync.idx.b32 %r184|%p125, %r6574, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f18 (main.1.sm_70.ptx:1352) @%p4147 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (main.1.sm_70.ptx:1368) add.s32 %r24701, %r24701, 1;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1f90 (main.1.sm_70.ptx:1370) @%p4151 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f98 (main.1.sm_70.ptx:1372) xor.b32 %r6637, %r6029, 8;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2020 (main.1.sm_70.ptx:1391) @%p4153 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (main.1.sm_70.ptx:1407) shfl.sync.idx.b32 %r199|%p133, %r6646, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20a8 (main.1.sm_70.ptx:1411) @%p4153 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (main.1.sm_70.ptx:1427) shfl.sync.idx.b32 %r203|%p137, %r6646, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2130 (main.1.sm_70.ptx:1431) @%p4153 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2198 (main.1.sm_70.ptx:1447) shfl.sync.idx.b32 %r207|%p141, %r6646, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21b8 (main.1.sm_70.ptx:1451) @%p4153 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (main.1.sm_70.ptx:1467) add.s32 %r24702, %r24702, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2230 (main.1.sm_70.ptx:1469) @%p4157 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2238 (main.1.sm_70.ptx:1471) xor.b32 %r6709, %r6029, 9;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x22c0 (main.1.sm_70.ptx:1490) @%p4159 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2328 (main.1.sm_70.ptx:1506) shfl.sync.idx.b32 %r222|%p149, %r6718, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2348 (main.1.sm_70.ptx:1510) @%p4159 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b0 (main.1.sm_70.ptx:1526) shfl.sync.idx.b32 %r226|%p153, %r6718, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x23d0 (main.1.sm_70.ptx:1530) @%p4159 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2438 (main.1.sm_70.ptx:1546) shfl.sync.idx.b32 %r230|%p157, %r6718, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2458 (main.1.sm_70.ptx:1550) @%p4159 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (main.1.sm_70.ptx:1566) add.s32 %r24703, %r24703, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x24d0 (main.1.sm_70.ptx:1568) @%p4163 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d8 (main.1.sm_70.ptx:1570) xor.b32 %r6781, %r6029, 10;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2560 (main.1.sm_70.ptx:1589) @%p4165 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c8 (main.1.sm_70.ptx:1605) shfl.sync.idx.b32 %r245|%p165, %r6790, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x25e8 (main.1.sm_70.ptx:1609) @%p4165 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (main.1.sm_70.ptx:1625) shfl.sync.idx.b32 %r249|%p169, %r6790, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2670 (main.1.sm_70.ptx:1629) @%p4165 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d8 (main.1.sm_70.ptx:1645) shfl.sync.idx.b32 %r253|%p173, %r6790, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1649) @%p4165 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2760 (main.1.sm_70.ptx:1665) add.s32 %r24704, %r24704, 1;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2770 (main.1.sm_70.ptx:1667) @%p4169 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2778 (main.1.sm_70.ptx:1669) xor.b32 %r6853, %r6029, 11;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2800 (main.1.sm_70.ptx:1688) @%p4171 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2868 (main.1.sm_70.ptx:1704) shfl.sync.idx.b32 %r268|%p181, %r6862, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2888 (main.1.sm_70.ptx:1708) @%p4171 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f0 (main.1.sm_70.ptx:1724) shfl.sync.idx.b32 %r272|%p185, %r6862, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2910 (main.1.sm_70.ptx:1728) @%p4171 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2978 (main.1.sm_70.ptx:1744) shfl.sync.idx.b32 %r276|%p189, %r6862, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2998 (main.1.sm_70.ptx:1748) @%p4171 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a00 (main.1.sm_70.ptx:1764) add.s32 %r24705, %r24705, 1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a10 (main.1.sm_70.ptx:1766) @%p4175 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a18 (main.1.sm_70.ptx:1768) xor.b32 %r6925, %r6029, 12;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2aa0 (main.1.sm_70.ptx:1787) @%p4177 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b08 (main.1.sm_70.ptx:1803) shfl.sync.idx.b32 %r291|%p197, %r6934, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b28 (main.1.sm_70.ptx:1807) @%p4177 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (main.1.sm_70.ptx:1823) shfl.sync.idx.b32 %r295|%p201, %r6934, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2bb0 (main.1.sm_70.ptx:1827) @%p4177 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (main.1.sm_70.ptx:1843) shfl.sync.idx.b32 %r299|%p205, %r6934, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c38 (main.1.sm_70.ptx:1847) @%p4177 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca0 (main.1.sm_70.ptx:1863) add.s32 %r24706, %r24706, 1;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2cb0 (main.1.sm_70.ptx:1865) @%p4181 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cb8 (main.1.sm_70.ptx:1867) xor.b32 %r6997, %r6029, 13;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d40 (main.1.sm_70.ptx:1886) @%p4183 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2da8 (main.1.sm_70.ptx:1902) shfl.sync.idx.b32 %r314|%p213, %r7006, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2dc8 (main.1.sm_70.ptx:1906) @%p4183 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (main.1.sm_70.ptx:1922) shfl.sync.idx.b32 %r318|%p217, %r7006, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e50 (main.1.sm_70.ptx:1926) @%p4183 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (main.1.sm_70.ptx:1942) shfl.sync.idx.b32 %r322|%p221, %r7006, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2ed8 (main.1.sm_70.ptx:1946) @%p4183 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f40 (main.1.sm_70.ptx:1962) add.s32 %r24707, %r24707, 1;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f50 (main.1.sm_70.ptx:1964) @%p4187 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (main.1.sm_70.ptx:1966) xor.b32 %r7069, %r6029, 14;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2fe0 (main.1.sm_70.ptx:1985) @%p4189 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3048 (main.1.sm_70.ptx:2001) shfl.sync.idx.b32 %r337|%p229, %r7078, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3068 (main.1.sm_70.ptx:2005) @%p4189 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d0 (main.1.sm_70.ptx:2021) shfl.sync.idx.b32 %r341|%p233, %r7078, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x30f0 (main.1.sm_70.ptx:2025) @%p4189 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3158 (main.1.sm_70.ptx:2041) shfl.sync.idx.b32 %r345|%p237, %r7078, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3178 (main.1.sm_70.ptx:2045) @%p4189 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (main.1.sm_70.ptx:2061) add.s32 %r24708, %r24708, 1;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x31f0 (main.1.sm_70.ptx:2063) @%p4193 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31f8 (main.1.sm_70.ptx:2065) xor.b32 %r7141, %r6029, 15;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3280 (main.1.sm_70.ptx:2084) @%p4195 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32e8 (main.1.sm_70.ptx:2100) shfl.sync.idx.b32 %r360|%p245, %r7150, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3308 (main.1.sm_70.ptx:2104) @%p4195 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3370 (main.1.sm_70.ptx:2120) shfl.sync.idx.b32 %r364|%p249, %r7150, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3390 (main.1.sm_70.ptx:2124) @%p4195 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33f8 (main.1.sm_70.ptx:2140) shfl.sync.idx.b32 %r368|%p253, %r7150, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3418 (main.1.sm_70.ptx:2144) @%p4195 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3480 (main.1.sm_70.ptx:2160) add.s32 %r24709, %r24709, 1;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3490 (main.1.sm_70.ptx:2162) @%p4199 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3498 (main.1.sm_70.ptx:2164) xor.b32 %r7213, %r6029, 16;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3520 (main.1.sm_70.ptx:2183) @%p4201 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (main.1.sm_70.ptx:2199) shfl.sync.idx.b32 %r383|%p261, %r7222, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35a8 (main.1.sm_70.ptx:2203) @%p4201 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (main.1.sm_70.ptx:2219) shfl.sync.idx.b32 %r387|%p265, %r7222, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3630 (main.1.sm_70.ptx:2223) @%p4201 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3698 (main.1.sm_70.ptx:2239) shfl.sync.idx.b32 %r391|%p269, %r7222, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36b8 (main.1.sm_70.ptx:2243) @%p4201 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3720 (main.1.sm_70.ptx:2259) add.s32 %r24710, %r24710, 1;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3730 (main.1.sm_70.ptx:2261) @%p4205 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (main.1.sm_70.ptx:2263) xor.b32 %r7285, %r6029, 17;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x37c0 (main.1.sm_70.ptx:2282) @%p4207 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3828 (main.1.sm_70.ptx:2298) shfl.sync.idx.b32 %r406|%p277, %r7294, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3848 (main.1.sm_70.ptx:2302) @%p4207 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b0 (main.1.sm_70.ptx:2318) shfl.sync.idx.b32 %r410|%p281, %r7294, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x38d0 (main.1.sm_70.ptx:2322) @%p4207 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3938 (main.1.sm_70.ptx:2338) shfl.sync.idx.b32 %r414|%p285, %r7294, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3958 (main.1.sm_70.ptx:2342) @%p4207 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c0 (main.1.sm_70.ptx:2358) add.s32 %r24711, %r24711, 1;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x39d0 (main.1.sm_70.ptx:2360) @%p4211 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d8 (main.1.sm_70.ptx:2362) xor.b32 %r7357, %r6029, 18;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3a60 (main.1.sm_70.ptx:2381) @%p4213 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ac8 (main.1.sm_70.ptx:2397) shfl.sync.idx.b32 %r429|%p293, %r7366, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3ae8 (main.1.sm_70.ptx:2401) @%p4213 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b50 (main.1.sm_70.ptx:2417) shfl.sync.idx.b32 %r433|%p297, %r7366, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3b70 (main.1.sm_70.ptx:2421) @%p4213 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bd8 (main.1.sm_70.ptx:2437) shfl.sync.idx.b32 %r437|%p301, %r7366, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3bf8 (main.1.sm_70.ptx:2441) @%p4213 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c60 (main.1.sm_70.ptx:2457) add.s32 %r24712, %r24712, 1;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c70 (main.1.sm_70.ptx:2459) @%p4217 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c78 (main.1.sm_70.ptx:2461) xor.b32 %r7429, %r6029, 19;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d00 (main.1.sm_70.ptx:2480) @%p4219 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d68 (main.1.sm_70.ptx:2496) shfl.sync.idx.b32 %r452|%p309, %r7438, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3d88 (main.1.sm_70.ptx:2500) @%p4219 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df0 (main.1.sm_70.ptx:2516) shfl.sync.idx.b32 %r456|%p313, %r7438, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e10 (main.1.sm_70.ptx:2520) @%p4219 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (main.1.sm_70.ptx:2536) shfl.sync.idx.b32 %r460|%p317, %r7438, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3e98 (main.1.sm_70.ptx:2540) @%p4219 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f00 (main.1.sm_70.ptx:2556) add.s32 %r24713, %r24713, 1;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f10 (main.1.sm_70.ptx:2558) @%p4223 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (main.1.sm_70.ptx:2560) xor.b32 %r7501, %r6029, 20;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fa0 (main.1.sm_70.ptx:2579) @%p4225 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (main.1.sm_70.ptx:2595) shfl.sync.idx.b32 %r475|%p325, %r7510, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4028 (main.1.sm_70.ptx:2599) @%p4225 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (main.1.sm_70.ptx:2615) shfl.sync.idx.b32 %r479|%p329, %r7510, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40b0 (main.1.sm_70.ptx:2619) @%p4225 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4118 (main.1.sm_70.ptx:2635) shfl.sync.idx.b32 %r483|%p333, %r7510, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4138 (main.1.sm_70.ptx:2639) @%p4225 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a0 (main.1.sm_70.ptx:2655) add.s32 %r24714, %r24714, 1;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x41b0 (main.1.sm_70.ptx:2657) @%p4229 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41b8 (main.1.sm_70.ptx:2659) xor.b32 %r7573, %r6029, 21;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4240 (main.1.sm_70.ptx:2678) @%p4231 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42a8 (main.1.sm_70.ptx:2694) shfl.sync.idx.b32 %r498|%p341, %r7582, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x42c8 (main.1.sm_70.ptx:2698) @%p4231 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4330 (main.1.sm_70.ptx:2714) shfl.sync.idx.b32 %r502|%p345, %r7582, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4350 (main.1.sm_70.ptx:2718) @%p4231 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (main.1.sm_70.ptx:2734) shfl.sync.idx.b32 %r506|%p349, %r7582, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x43d8 (main.1.sm_70.ptx:2738) @%p4231 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4440 (main.1.sm_70.ptx:2754) add.s32 %r24715, %r24715, 1;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4450 (main.1.sm_70.ptx:2756) @%p4235 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4458 (main.1.sm_70.ptx:2758) xor.b32 %r7645, %r6029, 22;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x44e0 (main.1.sm_70.ptx:2777) @%p4237 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4548 (main.1.sm_70.ptx:2793) shfl.sync.idx.b32 %r521|%p357, %r7654, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4568 (main.1.sm_70.ptx:2797) @%p4237 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d0 (main.1.sm_70.ptx:2813) shfl.sync.idx.b32 %r525|%p361, %r7654, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x45f0 (main.1.sm_70.ptx:2817) @%p4237 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (main.1.sm_70.ptx:2833) shfl.sync.idx.b32 %r529|%p365, %r7654, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4678 (main.1.sm_70.ptx:2837) @%p4237 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e0 (main.1.sm_70.ptx:2853) add.s32 %r24716, %r24716, 1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x46f0 (main.1.sm_70.ptx:2855) @%p4241 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46f8 (main.1.sm_70.ptx:2857) xor.b32 %r7717, %r6029, 23;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x4780 (main.1.sm_70.ptx:2876) @%p4243 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47e8 (main.1.sm_70.ptx:2892) shfl.sync.idx.b32 %r544|%p373, %r7726, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4808 (main.1.sm_70.ptx:2896) @%p4243 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4870 (main.1.sm_70.ptx:2912) shfl.sync.idx.b32 %r548|%p377, %r7726, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x4890 (main.1.sm_70.ptx:2916) @%p4243 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f8 (main.1.sm_70.ptx:2932) shfl.sync.idx.b32 %r552|%p381, %r7726, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4918 (main.1.sm_70.ptx:2936) @%p4243 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4980 (main.1.sm_70.ptx:2952) add.s32 %r24717, %r24717, 1;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4990 (main.1.sm_70.ptx:2954) @%p4247 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4998 (main.1.sm_70.ptx:2956) xor.b32 %r7789, %r6029, 24;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a20 (main.1.sm_70.ptx:2975) @%p4249 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a88 (main.1.sm_70.ptx:2991) shfl.sync.idx.b32 %r567|%p389, %r7798, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4aa8 (main.1.sm_70.ptx:2995) @%p4249 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b10 (main.1.sm_70.ptx:3011) shfl.sync.idx.b32 %r571|%p393, %r7798, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b30 (main.1.sm_70.ptx:3015) @%p4249 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b98 (main.1.sm_70.ptx:3031) shfl.sync.idx.b32 %r575|%p397, %r7798, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4bb8 (main.1.sm_70.ptx:3035) @%p4249 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c20 (main.1.sm_70.ptx:3051) add.s32 %r24718, %r24718, 1;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c30 (main.1.sm_70.ptx:3053) @%p4253 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c38 (main.1.sm_70.ptx:3055) xor.b32 %r7861, %r6029, 25;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4cc0 (main.1.sm_70.ptx:3074) @%p4255 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d28 (main.1.sm_70.ptx:3090) shfl.sync.idx.b32 %r590|%p405, %r7870, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d48 (main.1.sm_70.ptx:3094) @%p4255 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4db0 (main.1.sm_70.ptx:3110) shfl.sync.idx.b32 %r594|%p409, %r7870, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4dd0 (main.1.sm_70.ptx:3114) @%p4255 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e38 (main.1.sm_70.ptx:3130) shfl.sync.idx.b32 %r598|%p413, %r7870, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4e58 (main.1.sm_70.ptx:3134) @%p4255 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec0 (main.1.sm_70.ptx:3150) add.s32 %r24719, %r24719, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4ed0 (main.1.sm_70.ptx:3152) @%p4259 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ed8 (main.1.sm_70.ptx:3154) xor.b32 %r7933, %r6029, 26;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4f60 (main.1.sm_70.ptx:3173) @%p4261 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fc8 (main.1.sm_70.ptx:3189) shfl.sync.idx.b32 %r613|%p421, %r7942, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4fe8 (main.1.sm_70.ptx:3193) @%p4261 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5050 (main.1.sm_70.ptx:3209) shfl.sync.idx.b32 %r617|%p425, %r7942, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5070 (main.1.sm_70.ptx:3213) @%p4261 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50d8 (main.1.sm_70.ptx:3229) shfl.sync.idx.b32 %r621|%p429, %r7942, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x50f8 (main.1.sm_70.ptx:3233) @%p4261 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5160 (main.1.sm_70.ptx:3249) add.s32 %r24720, %r24720, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5170 (main.1.sm_70.ptx:3251) @%p4265 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5178 (main.1.sm_70.ptx:3253) xor.b32 %r8005, %r6029, 27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5200 (main.1.sm_70.ptx:3272) @%p4267 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5268 (main.1.sm_70.ptx:3288) shfl.sync.idx.b32 %r636|%p437, %r8014, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5288 (main.1.sm_70.ptx:3292) @%p4267 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52f0 (main.1.sm_70.ptx:3308) shfl.sync.idx.b32 %r640|%p441, %r8014, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5310 (main.1.sm_70.ptx:3312) @%p4267 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5378 (main.1.sm_70.ptx:3328) shfl.sync.idx.b32 %r644|%p445, %r8014, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5398 (main.1.sm_70.ptx:3332) @%p4267 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5400 (main.1.sm_70.ptx:3348) add.s32 %r24721, %r24721, 1;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5410 (main.1.sm_70.ptx:3350) @%p4271 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5418 (main.1.sm_70.ptx:3352) xor.b32 %r8077, %r6029, 28;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54a0 (main.1.sm_70.ptx:3371) @%p4273 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5508 (main.1.sm_70.ptx:3387) shfl.sync.idx.b32 %r659|%p453, %r8086, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5528 (main.1.sm_70.ptx:3391) @%p4273 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5590 (main.1.sm_70.ptx:3407) shfl.sync.idx.b32 %r663|%p457, %r8086, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55b0 (main.1.sm_70.ptx:3411) @%p4273 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (main.1.sm_70.ptx:3427) shfl.sync.idx.b32 %r667|%p461, %r8086, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5638 (main.1.sm_70.ptx:3431) @%p4273 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56a0 (main.1.sm_70.ptx:3447) add.s32 %r24722, %r24722, 1;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x56b0 (main.1.sm_70.ptx:3449) @%p4277 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56b8 (main.1.sm_70.ptx:3451) xor.b32 %r8149, %r6029, 29;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5740 (main.1.sm_70.ptx:3470) @%p4279 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57a8 (main.1.sm_70.ptx:3486) shfl.sync.idx.b32 %r682|%p469, %r8158, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x57c8 (main.1.sm_70.ptx:3490) @%p4279 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5830 (main.1.sm_70.ptx:3506) shfl.sync.idx.b32 %r686|%p473, %r8158, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5850 (main.1.sm_70.ptx:3510) @%p4279 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58b8 (main.1.sm_70.ptx:3526) shfl.sync.idx.b32 %r690|%p477, %r8158, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x58d8 (main.1.sm_70.ptx:3530) @%p4279 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5940 (main.1.sm_70.ptx:3546) add.s32 %r24723, %r24723, 1;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5950 (main.1.sm_70.ptx:3548) @%p4283 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5958 (main.1.sm_70.ptx:3550) xor.b32 %r8221, %r6029, 30;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x59e0 (main.1.sm_70.ptx:3569) @%p4285 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a48 (main.1.sm_70.ptx:3585) shfl.sync.idx.b32 %r705|%p485, %r8230, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a68 (main.1.sm_70.ptx:3589) @%p4285 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ad0 (main.1.sm_70.ptx:3605) shfl.sync.idx.b32 %r709|%p489, %r8230, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5af0 (main.1.sm_70.ptx:3609) @%p4285 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b58 (main.1.sm_70.ptx:3625) shfl.sync.idx.b32 %r713|%p493, %r8230, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5b78 (main.1.sm_70.ptx:3629) @%p4285 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be0 (main.1.sm_70.ptx:3645) add.s32 %r24724, %r24724, 1;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5bf0 (main.1.sm_70.ptx:3647) @%p4289 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf8 (main.1.sm_70.ptx:3649) xor.b32 %r8293, %r6029, 31;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5c80 (main.1.sm_70.ptx:3668) @%p4291 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ce8 (main.1.sm_70.ptx:3684) shfl.sync.idx.b32 %r728|%p501, %r8302, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d08 (main.1.sm_70.ptx:3688) @%p4291 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d70 (main.1.sm_70.ptx:3704) shfl.sync.idx.b32 %r732|%p505, %r8302, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5d90 (main.1.sm_70.ptx:3708) @%p4291 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5df8 (main.1.sm_70.ptx:3724) shfl.sync.idx.b32 %r736|%p509, %r8302, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e18 (main.1.sm_70.ptx:3728) @%p4291 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e80 (main.1.sm_70.ptx:3744) add.s32 %r24725, %r24725, 1;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5e90 (main.1.sm_70.ptx:3746) @%p4295 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e98 (main.1.sm_70.ptx:3748) xor.b32 %r8365, %r6029, 32;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f20 (main.1.sm_70.ptx:3767) @%p4297 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f88 (main.1.sm_70.ptx:3783) shfl.sync.idx.b32 %r751|%p517, %r8374, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5fa8 (main.1.sm_70.ptx:3787) @%p4297 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6010 (main.1.sm_70.ptx:3803) shfl.sync.idx.b32 %r755|%p521, %r8374, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6030 (main.1.sm_70.ptx:3807) @%p4297 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6098 (main.1.sm_70.ptx:3823) shfl.sync.idx.b32 %r759|%p525, %r8374, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x60b8 (main.1.sm_70.ptx:3827) @%p4297 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6120 (main.1.sm_70.ptx:3843) add.s32 %r24726, %r24726, 1;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6130 (main.1.sm_70.ptx:3845) @%p4301 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6138 (main.1.sm_70.ptx:3847) xor.b32 %r8437, %r6029, 33;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x61c0 (main.1.sm_70.ptx:3866) @%p4303 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (main.1.sm_70.ptx:3882) shfl.sync.idx.b32 %r774|%p533, %r8446, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6248 (main.1.sm_70.ptx:3886) @%p4303 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62b0 (main.1.sm_70.ptx:3902) shfl.sync.idx.b32 %r778|%p537, %r8446, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x62d0 (main.1.sm_70.ptx:3906) @%p4303 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6338 (main.1.sm_70.ptx:3922) shfl.sync.idx.b32 %r782|%p541, %r8446, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6358 (main.1.sm_70.ptx:3926) @%p4303 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c0 (main.1.sm_70.ptx:3942) add.s32 %r24727, %r24727, 1;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x63d0 (main.1.sm_70.ptx:3944) @%p4307 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63d8 (main.1.sm_70.ptx:3946) xor.b32 %r8509, %r6029, 34;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6460 (main.1.sm_70.ptx:3965) @%p4309 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64c8 (main.1.sm_70.ptx:3981) shfl.sync.idx.b32 %r797|%p549, %r8518, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x64e8 (main.1.sm_70.ptx:3985) @%p4309 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6550 (main.1.sm_70.ptx:4001) shfl.sync.idx.b32 %r801|%p553, %r8518, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6570 (main.1.sm_70.ptx:4005) @%p4309 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65d8 (main.1.sm_70.ptx:4021) shfl.sync.idx.b32 %r805|%p557, %r8518, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x65f8 (main.1.sm_70.ptx:4025) @%p4309 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6660 (main.1.sm_70.ptx:4041) add.s32 %r24728, %r24728, 1;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6670 (main.1.sm_70.ptx:4043) @%p4313 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6678 (main.1.sm_70.ptx:4045) xor.b32 %r8581, %r6029, 35;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6700 (main.1.sm_70.ptx:4064) @%p4315 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6768 (main.1.sm_70.ptx:4080) shfl.sync.idx.b32 %r820|%p565, %r8590, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x6788 (main.1.sm_70.ptx:4084) @%p4315 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67f0 (main.1.sm_70.ptx:4100) shfl.sync.idx.b32 %r824|%p569, %r8590, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6810 (main.1.sm_70.ptx:4104) @%p4315 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6878 (main.1.sm_70.ptx:4120) shfl.sync.idx.b32 %r828|%p573, %r8590, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6898 (main.1.sm_70.ptx:4124) @%p4315 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6900 (main.1.sm_70.ptx:4140) add.s32 %r24729, %r24729, 1;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6910 (main.1.sm_70.ptx:4142) @%p4319 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6918 (main.1.sm_70.ptx:4144) xor.b32 %r8653, %r6029, 36;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69a0 (main.1.sm_70.ptx:4163) @%p4321 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a08 (main.1.sm_70.ptx:4179) shfl.sync.idx.b32 %r843|%p581, %r8662, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a28 (main.1.sm_70.ptx:4183) @%p4321 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a90 (main.1.sm_70.ptx:4199) shfl.sync.idx.b32 %r847|%p585, %r8662, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6ab0 (main.1.sm_70.ptx:4203) @%p4321 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b18 (main.1.sm_70.ptx:4219) shfl.sync.idx.b32 %r851|%p589, %r8662, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b38 (main.1.sm_70.ptx:4223) @%p4321 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ba0 (main.1.sm_70.ptx:4239) add.s32 %r24730, %r24730, 1;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6bb0 (main.1.sm_70.ptx:4241) @%p4325 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb8 (main.1.sm_70.ptx:4243) xor.b32 %r8725, %r6029, 37;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c40 (main.1.sm_70.ptx:4262) @%p4327 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ca8 (main.1.sm_70.ptx:4278) shfl.sync.idx.b32 %r866|%p597, %r8734, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6cc8 (main.1.sm_70.ptx:4282) @%p4327 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d30 (main.1.sm_70.ptx:4298) shfl.sync.idx.b32 %r870|%p601, %r8734, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d50 (main.1.sm_70.ptx:4302) @%p4327 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6db8 (main.1.sm_70.ptx:4318) shfl.sync.idx.b32 %r874|%p605, %r8734, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6dd8 (main.1.sm_70.ptx:4322) @%p4327 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e40 (main.1.sm_70.ptx:4338) add.s32 %r24731, %r24731, 1;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6e50 (main.1.sm_70.ptx:4340) @%p4331 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e58 (main.1.sm_70.ptx:4342) xor.b32 %r8797, %r6029, 38;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6ee0 (main.1.sm_70.ptx:4361) @%p4333 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (main.1.sm_70.ptx:4377) shfl.sync.idx.b32 %r889|%p613, %r8806, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6f68 (main.1.sm_70.ptx:4381) @%p4333 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fd0 (main.1.sm_70.ptx:4397) shfl.sync.idx.b32 %r893|%p617, %r8806, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ff0 (main.1.sm_70.ptx:4401) @%p4333 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7058 (main.1.sm_70.ptx:4417) shfl.sync.idx.b32 %r897|%p621, %r8806, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x7078 (main.1.sm_70.ptx:4421) @%p4333 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e0 (main.1.sm_70.ptx:4437) add.s32 %r24732, %r24732, 1;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x70f0 (main.1.sm_70.ptx:4439) @%p4337 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70f8 (main.1.sm_70.ptx:4441) xor.b32 %r8869, %r6029, 39;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7180 (main.1.sm_70.ptx:4460) @%p4339 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71e8 (main.1.sm_70.ptx:4476) shfl.sync.idx.b32 %r912|%p629, %r8878, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7208 (main.1.sm_70.ptx:4480) @%p4339 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7270 (main.1.sm_70.ptx:4496) shfl.sync.idx.b32 %r916|%p633, %r8878, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7290 (main.1.sm_70.ptx:4500) @%p4339 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72f8 (main.1.sm_70.ptx:4516) shfl.sync.idx.b32 %r920|%p637, %r8878, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7318 (main.1.sm_70.ptx:4520) @%p4339 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7380 (main.1.sm_70.ptx:4536) add.s32 %r24733, %r24733, 1;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x7390 (main.1.sm_70.ptx:4538) @%p4343 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7398 (main.1.sm_70.ptx:4540) xor.b32 %r8941, %r6029, 40;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7420 (main.1.sm_70.ptx:4559) @%p4345 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7488 (main.1.sm_70.ptx:4575) shfl.sync.idx.b32 %r935|%p645, %r8950, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74a8 (main.1.sm_70.ptx:4579) @%p4345 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7510 (main.1.sm_70.ptx:4595) shfl.sync.idx.b32 %r939|%p649, %r8950, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7530 (main.1.sm_70.ptx:4599) @%p4345 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7598 (main.1.sm_70.ptx:4615) shfl.sync.idx.b32 %r943|%p653, %r8950, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x75b8 (main.1.sm_70.ptx:4619) @%p4345 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7620 (main.1.sm_70.ptx:4635) add.s32 %r24734, %r24734, 1;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7630 (main.1.sm_70.ptx:4637) @%p4349 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7638 (main.1.sm_70.ptx:4639) xor.b32 %r9013, %r6029, 41;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x76c0 (main.1.sm_70.ptx:4658) @%p4351 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7728 (main.1.sm_70.ptx:4674) shfl.sync.idx.b32 %r958|%p661, %r9022, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7748 (main.1.sm_70.ptx:4678) @%p4351 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b0 (main.1.sm_70.ptx:4694) shfl.sync.idx.b32 %r962|%p665, %r9022, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x77d0 (main.1.sm_70.ptx:4698) @%p4351 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7838 (main.1.sm_70.ptx:4714) shfl.sync.idx.b32 %r966|%p669, %r9022, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7858 (main.1.sm_70.ptx:4718) @%p4351 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78c0 (main.1.sm_70.ptx:4734) add.s32 %r24735, %r24735, 1;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x78d0 (main.1.sm_70.ptx:4736) @%p4355 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78d8 (main.1.sm_70.ptx:4738) xor.b32 %r9085, %r6029, 42;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7960 (main.1.sm_70.ptx:4757) @%p4357 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79c8 (main.1.sm_70.ptx:4773) shfl.sync.idx.b32 %r981|%p677, %r9094, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x79e8 (main.1.sm_70.ptx:4777) @%p4357 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a50 (main.1.sm_70.ptx:4793) shfl.sync.idx.b32 %r985|%p681, %r9094, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7a70 (main.1.sm_70.ptx:4797) @%p4357 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad8 (main.1.sm_70.ptx:4813) shfl.sync.idx.b32 %r989|%p685, %r9094, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7af8 (main.1.sm_70.ptx:4817) @%p4357 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b60 (main.1.sm_70.ptx:4833) add.s32 %r24736, %r24736, 1;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7b70 (main.1.sm_70.ptx:4835) @%p4361 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b78 (main.1.sm_70.ptx:4837) xor.b32 %r9157, %r6029, 43;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c00 (main.1.sm_70.ptx:4856) @%p4363 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c68 (main.1.sm_70.ptx:4872) shfl.sync.idx.b32 %r1004|%p693, %r9166, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7c88 (main.1.sm_70.ptx:4876) @%p4363 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cf0 (main.1.sm_70.ptx:4892) shfl.sync.idx.b32 %r1008|%p697, %r9166, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d10 (main.1.sm_70.ptx:4896) @%p4363 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d78 (main.1.sm_70.ptx:4912) shfl.sync.idx.b32 %r1012|%p701, %r9166, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7d98 (main.1.sm_70.ptx:4916) @%p4363 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e00 (main.1.sm_70.ptx:4932) add.s32 %r24737, %r24737, 1;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e10 (main.1.sm_70.ptx:4934) @%p4367 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e18 (main.1.sm_70.ptx:4936) xor.b32 %r9229, %r6029, 44;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7ea0 (main.1.sm_70.ptx:4955) @%p4369 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f08 (main.1.sm_70.ptx:4971) shfl.sync.idx.b32 %r1027|%p709, %r9238, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f28 (main.1.sm_70.ptx:4975) @%p4369 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (main.1.sm_70.ptx:4991) shfl.sync.idx.b32 %r1031|%p713, %r9238, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7fb0 (main.1.sm_70.ptx:4995) @%p4369 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8018 (main.1.sm_70.ptx:5011) shfl.sync.idx.b32 %r1035|%p717, %r9238, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8038 (main.1.sm_70.ptx:5015) @%p4369 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80a0 (main.1.sm_70.ptx:5031) add.s32 %r24738, %r24738, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x80b0 (main.1.sm_70.ptx:5033) @%p4373 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80b8 (main.1.sm_70.ptx:5035) xor.b32 %r9301, %r6029, 45;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8140 (main.1.sm_70.ptx:5054) @%p4375 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (main.1.sm_70.ptx:5070) shfl.sync.idx.b32 %r1050|%p725, %r9310, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x81c8 (main.1.sm_70.ptx:5074) @%p4375 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8230 (main.1.sm_70.ptx:5090) shfl.sync.idx.b32 %r1054|%p729, %r9310, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8250 (main.1.sm_70.ptx:5094) @%p4375 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (main.1.sm_70.ptx:5110) shfl.sync.idx.b32 %r1058|%p733, %r9310, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x82d8 (main.1.sm_70.ptx:5114) @%p4375 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8340 (main.1.sm_70.ptx:5130) add.s32 %r24739, %r24739, 1;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x8350 (main.1.sm_70.ptx:5132) @%p4379 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8358 (main.1.sm_70.ptx:5134) xor.b32 %r9373, %r6029, 46;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x83e0 (main.1.sm_70.ptx:5153) @%p4381 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8448 (main.1.sm_70.ptx:5169) shfl.sync.idx.b32 %r1073|%p741, %r9382, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x8468 (main.1.sm_70.ptx:5173) @%p4381 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84d0 (main.1.sm_70.ptx:5189) shfl.sync.idx.b32 %r1077|%p745, %r9382, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x84f0 (main.1.sm_70.ptx:5193) @%p4381 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8558 (main.1.sm_70.ptx:5209) shfl.sync.idx.b32 %r1081|%p749, %r9382, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8578 (main.1.sm_70.ptx:5213) @%p4381 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e0 (main.1.sm_70.ptx:5229) add.s32 %r24740, %r24740, 1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x85f0 (main.1.sm_70.ptx:5231) @%p4385 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85f8 (main.1.sm_70.ptx:5233) xor.b32 %r9445, %r6029, 47;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8680 (main.1.sm_70.ptx:5252) @%p4387 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86e8 (main.1.sm_70.ptx:5268) shfl.sync.idx.b32 %r1096|%p757, %r9454, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8708 (main.1.sm_70.ptx:5272) @%p4387 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8770 (main.1.sm_70.ptx:5288) shfl.sync.idx.b32 %r1100|%p761, %r9454, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8790 (main.1.sm_70.ptx:5292) @%p4387 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87f8 (main.1.sm_70.ptx:5308) shfl.sync.idx.b32 %r1104|%p765, %r9454, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8818 (main.1.sm_70.ptx:5312) @%p4387 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8880 (main.1.sm_70.ptx:5328) add.s32 %r24741, %r24741, 1;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8890 (main.1.sm_70.ptx:5330) @%p4391 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8898 (main.1.sm_70.ptx:5332) xor.b32 %r9517, %r6029, 48;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8920 (main.1.sm_70.ptx:5351) @%p4393 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8988 (main.1.sm_70.ptx:5367) shfl.sync.idx.b32 %r1119|%p773, %r9526, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89a8 (main.1.sm_70.ptx:5371) @%p4393 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (main.1.sm_70.ptx:5387) shfl.sync.idx.b32 %r1123|%p777, %r9526, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a30 (main.1.sm_70.ptx:5391) @%p4393 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a98 (main.1.sm_70.ptx:5407) shfl.sync.idx.b32 %r1127|%p781, %r9526, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8ab8 (main.1.sm_70.ptx:5411) @%p4393 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b20 (main.1.sm_70.ptx:5427) add.s32 %r24742, %r24742, 1;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b30 (main.1.sm_70.ptx:5429) @%p4397 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b38 (main.1.sm_70.ptx:5431) xor.b32 %r9589, %r6029, 49;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8bc0 (main.1.sm_70.ptx:5450) @%p4399 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c28 (main.1.sm_70.ptx:5466) shfl.sync.idx.b32 %r1142|%p789, %r9598, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c48 (main.1.sm_70.ptx:5470) @%p4399 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb0 (main.1.sm_70.ptx:5486) shfl.sync.idx.b32 %r1146|%p793, %r9598, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8cd0 (main.1.sm_70.ptx:5490) @%p4399 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d38 (main.1.sm_70.ptx:5506) shfl.sync.idx.b32 %r1150|%p797, %r9598, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8d58 (main.1.sm_70.ptx:5510) @%p4399 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc0 (main.1.sm_70.ptx:5526) add.s32 %r24743, %r24743, 1;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8dd0 (main.1.sm_70.ptx:5528) @%p4403 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd8 (main.1.sm_70.ptx:5530) xor.b32 %r9661, %r6029, 50;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8e60 (main.1.sm_70.ptx:5549) @%p4405 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ec8 (main.1.sm_70.ptx:5565) shfl.sync.idx.b32 %r1165|%p805, %r9670, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8ee8 (main.1.sm_70.ptx:5569) @%p4405 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f50 (main.1.sm_70.ptx:5585) shfl.sync.idx.b32 %r1169|%p809, %r9670, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8f70 (main.1.sm_70.ptx:5589) @%p4405 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fd8 (main.1.sm_70.ptx:5605) shfl.sync.idx.b32 %r1173|%p813, %r9670, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8ff8 (main.1.sm_70.ptx:5609) @%p4405 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9060 (main.1.sm_70.ptx:5625) add.s32 %r24744, %r24744, 1;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x9070 (main.1.sm_70.ptx:5627) @%p4409 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9078 (main.1.sm_70.ptx:5629) xor.b32 %r9733, %r6029, 51;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9100 (main.1.sm_70.ptx:5648) @%p4411 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9168 (main.1.sm_70.ptx:5664) shfl.sync.idx.b32 %r1188|%p821, %r9742, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x9188 (main.1.sm_70.ptx:5668) @%p4411 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91f0 (main.1.sm_70.ptx:5684) shfl.sync.idx.b32 %r1192|%p825, %r9742, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9210 (main.1.sm_70.ptx:5688) @%p4411 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9278 (main.1.sm_70.ptx:5704) shfl.sync.idx.b32 %r1196|%p829, %r9742, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x9298 (main.1.sm_70.ptx:5708) @%p4411 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9300 (main.1.sm_70.ptx:5724) add.s32 %r24745, %r24745, 1;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9310 (main.1.sm_70.ptx:5726) @%p4415 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9318 (main.1.sm_70.ptx:5728) xor.b32 %r9805, %r6029, 52;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93a0 (main.1.sm_70.ptx:5747) @%p4417 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9408 (main.1.sm_70.ptx:5763) shfl.sync.idx.b32 %r1211|%p837, %r9814, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9428 (main.1.sm_70.ptx:5767) @%p4417 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9490 (main.1.sm_70.ptx:5783) shfl.sync.idx.b32 %r1215|%p841, %r9814, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94b0 (main.1.sm_70.ptx:5787) @%p4417 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9518 (main.1.sm_70.ptx:5803) shfl.sync.idx.b32 %r1219|%p845, %r9814, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9538 (main.1.sm_70.ptx:5807) @%p4417 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95a0 (main.1.sm_70.ptx:5823) add.s32 %r24746, %r24746, 1;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x95b0 (main.1.sm_70.ptx:5825) @%p4421 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95b8 (main.1.sm_70.ptx:5827) xor.b32 %r9877, %r6029, 53;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9640 (main.1.sm_70.ptx:5846) @%p4423 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96a8 (main.1.sm_70.ptx:5862) shfl.sync.idx.b32 %r1234|%p853, %r9886, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x96c8 (main.1.sm_70.ptx:5866) @%p4423 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9730 (main.1.sm_70.ptx:5882) shfl.sync.idx.b32 %r1238|%p857, %r9886, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9750 (main.1.sm_70.ptx:5886) @%p4423 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97b8 (main.1.sm_70.ptx:5902) shfl.sync.idx.b32 %r1242|%p861, %r9886, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x97d8 (main.1.sm_70.ptx:5906) @%p4423 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9840 (main.1.sm_70.ptx:5922) add.s32 %r24747, %r24747, 1;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9850 (main.1.sm_70.ptx:5924) @%p4427 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9858 (main.1.sm_70.ptx:5926) xor.b32 %r9949, %r6029, 54;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x98e0 (main.1.sm_70.ptx:5945) @%p4429 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9948 (main.1.sm_70.ptx:5961) shfl.sync.idx.b32 %r1257|%p869, %r9958, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9968 (main.1.sm_70.ptx:5965) @%p4429 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d0 (main.1.sm_70.ptx:5981) shfl.sync.idx.b32 %r1261|%p873, %r9958, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x99f0 (main.1.sm_70.ptx:5985) @%p4429 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (main.1.sm_70.ptx:6001) shfl.sync.idx.b32 %r1265|%p877, %r9958, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9a78 (main.1.sm_70.ptx:6005) @%p4429 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ae0 (main.1.sm_70.ptx:6021) add.s32 %r24748, %r24748, 1;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9af0 (main.1.sm_70.ptx:6023) @%p4433 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9af8 (main.1.sm_70.ptx:6025) xor.b32 %r10021, %r6029, 55;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9b80 (main.1.sm_70.ptx:6044) @%p4435 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9be8 (main.1.sm_70.ptx:6060) shfl.sync.idx.b32 %r1280|%p885, %r10030, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c08 (main.1.sm_70.ptx:6064) @%p4435 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c70 (main.1.sm_70.ptx:6080) shfl.sync.idx.b32 %r1284|%p889, %r10030, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9c90 (main.1.sm_70.ptx:6084) @%p4435 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cf8 (main.1.sm_70.ptx:6100) shfl.sync.idx.b32 %r1288|%p893, %r10030, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d18 (main.1.sm_70.ptx:6104) @%p4435 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d80 (main.1.sm_70.ptx:6120) add.s32 %r24749, %r24749, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9d90 (main.1.sm_70.ptx:6122) @%p4439 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d98 (main.1.sm_70.ptx:6124) xor.b32 %r10093, %r6029, 56;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e20 (main.1.sm_70.ptx:6143) @%p4441 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e88 (main.1.sm_70.ptx:6159) shfl.sync.idx.b32 %r1303|%p901, %r10102, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9ea8 (main.1.sm_70.ptx:6163) @%p4441 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f10 (main.1.sm_70.ptx:6179) shfl.sync.idx.b32 %r1307|%p905, %r10102, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f30 (main.1.sm_70.ptx:6183) @%p4441 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f98 (main.1.sm_70.ptx:6199) shfl.sync.idx.b32 %r1311|%p909, %r10102, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9fb8 (main.1.sm_70.ptx:6203) @%p4441 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa020 (main.1.sm_70.ptx:6219) add.s32 %r24750, %r24750, 1;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa030 (main.1.sm_70.ptx:6221) @%p4445 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa038 (main.1.sm_70.ptx:6223) xor.b32 %r10165, %r6029, 57;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa0c0 (main.1.sm_70.ptx:6242) @%p4447 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa128 (main.1.sm_70.ptx:6258) shfl.sync.idx.b32 %r1326|%p917, %r10174, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa148 (main.1.sm_70.ptx:6262) @%p4447 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b0 (main.1.sm_70.ptx:6278) shfl.sync.idx.b32 %r1330|%p921, %r10174, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa1d0 (main.1.sm_70.ptx:6282) @%p4447 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa238 (main.1.sm_70.ptx:6298) shfl.sync.idx.b32 %r1334|%p925, %r10174, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa258 (main.1.sm_70.ptx:6302) @%p4447 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2c0 (main.1.sm_70.ptx:6318) add.s32 %r24751, %r24751, 1;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa2d0 (main.1.sm_70.ptx:6320) @%p4451 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2d8 (main.1.sm_70.ptx:6322) xor.b32 %r10237, %r6029, 58;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa360 (main.1.sm_70.ptx:6341) @%p4453 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3c8 (main.1.sm_70.ptx:6357) shfl.sync.idx.b32 %r1349|%p933, %r10246, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa3e8 (main.1.sm_70.ptx:6361) @%p4453 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa450 (main.1.sm_70.ptx:6377) shfl.sync.idx.b32 %r1353|%p937, %r10246, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa470 (main.1.sm_70.ptx:6381) @%p4453 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4d8 (main.1.sm_70.ptx:6397) shfl.sync.idx.b32 %r1357|%p941, %r10246, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa4f8 (main.1.sm_70.ptx:6401) @%p4453 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa560 (main.1.sm_70.ptx:6417) add.s32 %r24752, %r24752, 1;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa570 (main.1.sm_70.ptx:6419) @%p4457 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa578 (main.1.sm_70.ptx:6421) xor.b32 %r10309, %r6029, 59;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa600 (main.1.sm_70.ptx:6440) @%p4459 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa668 (main.1.sm_70.ptx:6456) shfl.sync.idx.b32 %r1372|%p949, %r10318, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa688 (main.1.sm_70.ptx:6460) @%p4459 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f0 (main.1.sm_70.ptx:6476) shfl.sync.idx.b32 %r1376|%p953, %r10318, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa710 (main.1.sm_70.ptx:6480) @%p4459 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa778 (main.1.sm_70.ptx:6496) shfl.sync.idx.b32 %r1380|%p957, %r10318, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa798 (main.1.sm_70.ptx:6500) @%p4459 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa800 (main.1.sm_70.ptx:6516) add.s32 %r24753, %r24753, 1;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa810 (main.1.sm_70.ptx:6518) @%p4463 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa818 (main.1.sm_70.ptx:6520) xor.b32 %r10381, %r6029, 60;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8a0 (main.1.sm_70.ptx:6539) @%p4465 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa908 (main.1.sm_70.ptx:6555) shfl.sync.idx.b32 %r1395|%p965, %r10390, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa928 (main.1.sm_70.ptx:6559) @%p4465 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa990 (main.1.sm_70.ptx:6575) shfl.sync.idx.b32 %r1399|%p969, %r10390, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9b0 (main.1.sm_70.ptx:6579) @%p4465 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa18 (main.1.sm_70.ptx:6595) shfl.sync.idx.b32 %r1403|%p973, %r10390, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa38 (main.1.sm_70.ptx:6599) @%p4465 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaaa0 (main.1.sm_70.ptx:6615) add.s32 %r24754, %r24754, 1;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xaab0 (main.1.sm_70.ptx:6617) @%p4469 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaab8 (main.1.sm_70.ptx:6619) xor.b32 %r10453, %r6029, 61;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab40 (main.1.sm_70.ptx:6638) @%p4471 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaba8 (main.1.sm_70.ptx:6654) shfl.sync.idx.b32 %r1418|%p981, %r10462, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xabc8 (main.1.sm_70.ptx:6658) @%p4471 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac30 (main.1.sm_70.ptx:6674) shfl.sync.idx.b32 %r1422|%p985, %r10462, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac50 (main.1.sm_70.ptx:6678) @%p4471 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacb8 (main.1.sm_70.ptx:6694) shfl.sync.idx.b32 %r1426|%p989, %r10462, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xacd8 (main.1.sm_70.ptx:6698) @%p4471 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad40 (main.1.sm_70.ptx:6714) add.s32 %r24755, %r24755, 1;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xad50 (main.1.sm_70.ptx:6716) @%p4475 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad58 (main.1.sm_70.ptx:6718) xor.b32 %r10525, %r6029, 62;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xade0 (main.1.sm_70.ptx:6737) @%p4477 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae48 (main.1.sm_70.ptx:6753) shfl.sync.idx.b32 %r1441|%p997, %r10534, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xae68 (main.1.sm_70.ptx:6757) @%p4477 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaed0 (main.1.sm_70.ptx:6773) shfl.sync.idx.b32 %r1445|%p1001, %r10534, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaef0 (main.1.sm_70.ptx:6777) @%p4477 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf58 (main.1.sm_70.ptx:6793) shfl.sync.idx.b32 %r1449|%p1005, %r10534, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xaf78 (main.1.sm_70.ptx:6797) @%p4477 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafe0 (main.1.sm_70.ptx:6813) add.s32 %r24756, %r24756, 1;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xaff0 (main.1.sm_70.ptx:6815) @%p4481 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff8 (main.1.sm_70.ptx:6817) xor.b32 %r10597, %r6029, 63;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb080 (main.1.sm_70.ptx:6836) @%p4483 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0e8 (main.1.sm_70.ptx:6852) shfl.sync.idx.b32 %r1464|%p1013, %r10606, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb108 (main.1.sm_70.ptx:6856) @%p4483 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb170 (main.1.sm_70.ptx:6872) shfl.sync.idx.b32 %r1468|%p1017, %r10606, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb190 (main.1.sm_70.ptx:6876) @%p4483 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1f8 (main.1.sm_70.ptx:6892) shfl.sync.idx.b32 %r1472|%p1021, %r10606, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb218 (main.1.sm_70.ptx:6896) @%p4483 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb280 (main.1.sm_70.ptx:6912) add.s32 %r24757, %r24757, 1;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb290 (main.1.sm_70.ptx:6914) @%p4487 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb298 (main.1.sm_70.ptx:6916) xor.b32 %r10669, %r6029, 64;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb320 (main.1.sm_70.ptx:6935) @%p4489 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb388 (main.1.sm_70.ptx:6951) shfl.sync.idx.b32 %r1487|%p1029, %r10678, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3a8 (main.1.sm_70.ptx:6955) @%p4489 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb410 (main.1.sm_70.ptx:6971) shfl.sync.idx.b32 %r1491|%p1033, %r10678, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb430 (main.1.sm_70.ptx:6975) @%p4489 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb498 (main.1.sm_70.ptx:6991) shfl.sync.idx.b32 %r1495|%p1037, %r10678, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb4b8 (main.1.sm_70.ptx:6995) @%p4489 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb520 (main.1.sm_70.ptx:7011) add.s32 %r24758, %r24758, 1;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb530 (main.1.sm_70.ptx:7013) @%p4493 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb538 (main.1.sm_70.ptx:7015) xor.b32 %r10741, %r6029, 65;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb5c0 (main.1.sm_70.ptx:7034) @%p4495 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb628 (main.1.sm_70.ptx:7050) shfl.sync.idx.b32 %r1510|%p1045, %r10750, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb648 (main.1.sm_70.ptx:7054) @%p4495 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6b0 (main.1.sm_70.ptx:7070) shfl.sync.idx.b32 %r1514|%p1049, %r10750, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb6d0 (main.1.sm_70.ptx:7074) @%p4495 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb738 (main.1.sm_70.ptx:7090) shfl.sync.idx.b32 %r1518|%p1053, %r10750, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb758 (main.1.sm_70.ptx:7094) @%p4495 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7c0 (main.1.sm_70.ptx:7110) add.s32 %r24759, %r24759, 1;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb7d0 (main.1.sm_70.ptx:7112) @%p4499 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d8 (main.1.sm_70.ptx:7114) xor.b32 %r10813, %r6029, 66;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb860 (main.1.sm_70.ptx:7133) @%p4501 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8c8 (main.1.sm_70.ptx:7149) shfl.sync.idx.b32 %r1533|%p1061, %r10822, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb8e8 (main.1.sm_70.ptx:7153) @%p4501 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb950 (main.1.sm_70.ptx:7169) shfl.sync.idx.b32 %r1537|%p1065, %r10822, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb970 (main.1.sm_70.ptx:7173) @%p4501 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9d8 (main.1.sm_70.ptx:7189) shfl.sync.idx.b32 %r1541|%p1069, %r10822, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xb9f8 (main.1.sm_70.ptx:7193) @%p4501 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba60 (main.1.sm_70.ptx:7209) add.s32 %r24760, %r24760, 1;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xba70 (main.1.sm_70.ptx:7211) @%p4505 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba78 (main.1.sm_70.ptx:7213) xor.b32 %r10885, %r6029, 67;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb00 (main.1.sm_70.ptx:7232) @%p4507 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb68 (main.1.sm_70.ptx:7248) shfl.sync.idx.b32 %r1556|%p1077, %r10894, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbb88 (main.1.sm_70.ptx:7252) @%p4507 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbbf0 (main.1.sm_70.ptx:7268) shfl.sync.idx.b32 %r1560|%p1081, %r10894, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc10 (main.1.sm_70.ptx:7272) @%p4507 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc78 (main.1.sm_70.ptx:7288) shfl.sync.idx.b32 %r1564|%p1085, %r10894, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbc98 (main.1.sm_70.ptx:7292) @%p4507 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd00 (main.1.sm_70.ptx:7308) add.s32 %r24761, %r24761, 1;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd10 (main.1.sm_70.ptx:7310) @%p4511 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd18 (main.1.sm_70.ptx:7312) xor.b32 %r10957, %r6029, 68;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbda0 (main.1.sm_70.ptx:7331) @%p4513 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe08 (main.1.sm_70.ptx:7347) shfl.sync.idx.b32 %r1579|%p1093, %r10966, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe28 (main.1.sm_70.ptx:7351) @%p4513 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe90 (main.1.sm_70.ptx:7367) shfl.sync.idx.b32 %r1583|%p1097, %r10966, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbeb0 (main.1.sm_70.ptx:7371) @%p4513 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf18 (main.1.sm_70.ptx:7387) shfl.sync.idx.b32 %r1587|%p1101, %r10966, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf38 (main.1.sm_70.ptx:7391) @%p4513 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfa0 (main.1.sm_70.ptx:7407) add.s32 %r24762, %r24762, 1;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xbfb0 (main.1.sm_70.ptx:7409) @%p4517 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfb8 (main.1.sm_70.ptx:7411) xor.b32 %r11029, %r6029, 69;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc040 (main.1.sm_70.ptx:7430) @%p4519 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0a8 (main.1.sm_70.ptx:7446) shfl.sync.idx.b32 %r1602|%p1109, %r11038, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc0c8 (main.1.sm_70.ptx:7450) @%p4519 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc130 (main.1.sm_70.ptx:7466) shfl.sync.idx.b32 %r1606|%p1113, %r11038, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc150 (main.1.sm_70.ptx:7470) @%p4519 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1b8 (main.1.sm_70.ptx:7486) shfl.sync.idx.b32 %r1610|%p1117, %r11038, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc1d8 (main.1.sm_70.ptx:7490) @%p4519 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc240 (main.1.sm_70.ptx:7506) add.s32 %r24763, %r24763, 1;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc250 (main.1.sm_70.ptx:7508) @%p4523 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc258 (main.1.sm_70.ptx:7510) xor.b32 %r11101, %r6029, 70;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc2e0 (main.1.sm_70.ptx:7529) @%p4525 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc348 (main.1.sm_70.ptx:7545) shfl.sync.idx.b32 %r1625|%p1125, %r11110, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc368 (main.1.sm_70.ptx:7549) @%p4525 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3d0 (main.1.sm_70.ptx:7565) shfl.sync.idx.b32 %r1629|%p1129, %r11110, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc3f0 (main.1.sm_70.ptx:7569) @%p4525 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc458 (main.1.sm_70.ptx:7585) shfl.sync.idx.b32 %r1633|%p1133, %r11110, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc478 (main.1.sm_70.ptx:7589) @%p4525 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4e0 (main.1.sm_70.ptx:7605) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc4f0 (main.1.sm_70.ptx:7607) @%p4529 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4f8 (main.1.sm_70.ptx:7609) xor.b32 %r11173, %r6029, 71;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc580 (main.1.sm_70.ptx:7628) @%p4531 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5e8 (main.1.sm_70.ptx:7644) shfl.sync.idx.b32 %r1648|%p1141, %r11182, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc608 (main.1.sm_70.ptx:7648) @%p4531 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc670 (main.1.sm_70.ptx:7664) shfl.sync.idx.b32 %r1652|%p1145, %r11182, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc690 (main.1.sm_70.ptx:7668) @%p4531 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6f8 (main.1.sm_70.ptx:7684) shfl.sync.idx.b32 %r1656|%p1149, %r11182, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc718 (main.1.sm_70.ptx:7688) @%p4531 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc780 (main.1.sm_70.ptx:7704) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc790 (main.1.sm_70.ptx:7706) @%p4535 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc798 (main.1.sm_70.ptx:7708) xor.b32 %r11245, %r6029, 72;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc820 (main.1.sm_70.ptx:7727) @%p4537 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc888 (main.1.sm_70.ptx:7743) shfl.sync.idx.b32 %r1671|%p1157, %r11254, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8a8 (main.1.sm_70.ptx:7747) @%p4537 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc910 (main.1.sm_70.ptx:7763) shfl.sync.idx.b32 %r1675|%p1161, %r11254, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc930 (main.1.sm_70.ptx:7767) @%p4537 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc998 (main.1.sm_70.ptx:7783) shfl.sync.idx.b32 %r1679|%p1165, %r11254, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xc9b8 (main.1.sm_70.ptx:7787) @%p4537 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca20 (main.1.sm_70.ptx:7803) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca30 (main.1.sm_70.ptx:7805) @%p4541 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca38 (main.1.sm_70.ptx:7807) xor.b32 %r11317, %r6029, 73;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcac0 (main.1.sm_70.ptx:7826) @%p4543 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb28 (main.1.sm_70.ptx:7842) shfl.sync.idx.b32 %r1694|%p1173, %r11326, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb48 (main.1.sm_70.ptx:7846) @%p4543 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbb0 (main.1.sm_70.ptx:7862) shfl.sync.idx.b32 %r1698|%p1177, %r11326, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcbd0 (main.1.sm_70.ptx:7866) @%p4543 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (main.1.sm_70.ptx:7882) shfl.sync.idx.b32 %r1702|%p1181, %r11326, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcc58 (main.1.sm_70.ptx:7886) @%p4543 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc0 (main.1.sm_70.ptx:7902) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xccd0 (main.1.sm_70.ptx:7904) @%p4547 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccd8 (main.1.sm_70.ptx:7906) xor.b32 %r11389, %r6029, 74;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcd60 (main.1.sm_70.ptx:7925) @%p4549 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (main.1.sm_70.ptx:7941) shfl.sync.idx.b32 %r1717|%p1189, %r11398, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xcde8 (main.1.sm_70.ptx:7945) @%p4549 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce50 (main.1.sm_70.ptx:7961) shfl.sync.idx.b32 %r1721|%p1193, %r11398, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xce70 (main.1.sm_70.ptx:7965) @%p4549 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xced8 (main.1.sm_70.ptx:7981) shfl.sync.idx.b32 %r1725|%p1197, %r11398, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcef8 (main.1.sm_70.ptx:7985) @%p4549 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf60 (main.1.sm_70.ptx:8001) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcf70 (main.1.sm_70.ptx:8003) @%p4553 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf78 (main.1.sm_70.ptx:8005) xor.b32 %r11461, %r6029, 75;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd000 (main.1.sm_70.ptx:8024) @%p4555 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd068 (main.1.sm_70.ptx:8040) shfl.sync.idx.b32 %r1740|%p1205, %r11470, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd088 (main.1.sm_70.ptx:8044) @%p4555 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0f0 (main.1.sm_70.ptx:8060) shfl.sync.idx.b32 %r1744|%p1209, %r11470, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd110 (main.1.sm_70.ptx:8064) @%p4555 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd178 (main.1.sm_70.ptx:8080) shfl.sync.idx.b32 %r1748|%p1213, %r11470, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd198 (main.1.sm_70.ptx:8084) @%p4555 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd200 (main.1.sm_70.ptx:8100) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd210 (main.1.sm_70.ptx:8102) @%p4559 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd218 (main.1.sm_70.ptx:8104) xor.b32 %r11533, %r6029, 76;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2a0 (main.1.sm_70.ptx:8123) @%p4561 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd308 (main.1.sm_70.ptx:8139) shfl.sync.idx.b32 %r1763|%p1221, %r11542, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd328 (main.1.sm_70.ptx:8143) @%p4561 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd390 (main.1.sm_70.ptx:8159) shfl.sync.idx.b32 %r1767|%p1225, %r11542, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3b0 (main.1.sm_70.ptx:8163) @%p4561 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd418 (main.1.sm_70.ptx:8179) shfl.sync.idx.b32 %r1771|%p1229, %r11542, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd438 (main.1.sm_70.ptx:8183) @%p4561 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4a0 (main.1.sm_70.ptx:8199) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd4b0 (main.1.sm_70.ptx:8201) @%p4565 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4b8 (main.1.sm_70.ptx:8203) xor.b32 %r11605, %r6029, 77;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd540 (main.1.sm_70.ptx:8222) @%p4567 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5a8 (main.1.sm_70.ptx:8238) shfl.sync.idx.b32 %r1786|%p1237, %r11614, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd5c8 (main.1.sm_70.ptx:8242) @%p4567 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd630 (main.1.sm_70.ptx:8258) shfl.sync.idx.b32 %r1790|%p1241, %r11614, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd650 (main.1.sm_70.ptx:8262) @%p4567 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6b8 (main.1.sm_70.ptx:8278) shfl.sync.idx.b32 %r1794|%p1245, %r11614, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd6d8 (main.1.sm_70.ptx:8282) @%p4567 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd740 (main.1.sm_70.ptx:8298) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd750 (main.1.sm_70.ptx:8300) @%p4571 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd758 (main.1.sm_70.ptx:8302) xor.b32 %r11677, %r6029, 78;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd7e0 (main.1.sm_70.ptx:8321) @%p4573 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd848 (main.1.sm_70.ptx:8337) shfl.sync.idx.b32 %r1809|%p1253, %r11686, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd868 (main.1.sm_70.ptx:8341) @%p4573 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8d0 (main.1.sm_70.ptx:8357) shfl.sync.idx.b32 %r1813|%p1257, %r11686, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd8f0 (main.1.sm_70.ptx:8361) @%p4573 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd958 (main.1.sm_70.ptx:8377) shfl.sync.idx.b32 %r1817|%p1261, %r11686, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd978 (main.1.sm_70.ptx:8381) @%p4573 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9e0 (main.1.sm_70.ptx:8397) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xd9f0 (main.1.sm_70.ptx:8399) @%p4577 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9f8 (main.1.sm_70.ptx:8401) xor.b32 %r11749, %r6029, 79;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xda80 (main.1.sm_70.ptx:8420) @%p4579 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdae8 (main.1.sm_70.ptx:8436) shfl.sync.idx.b32 %r1832|%p1269, %r11758, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb08 (main.1.sm_70.ptx:8440) @%p4579 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb70 (main.1.sm_70.ptx:8456) shfl.sync.idx.b32 %r1836|%p1273, %r11758, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdb90 (main.1.sm_70.ptx:8460) @%p4579 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbf8 (main.1.sm_70.ptx:8476) shfl.sync.idx.b32 %r1840|%p1277, %r11758, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc18 (main.1.sm_70.ptx:8480) @%p4579 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc80 (main.1.sm_70.ptx:8496) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdc90 (main.1.sm_70.ptx:8498) @%p4583 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc98 (main.1.sm_70.ptx:8500) xor.b32 %r11821, %r6029, 80;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd20 (main.1.sm_70.ptx:8519) @%p4585 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd88 (main.1.sm_70.ptx:8535) shfl.sync.idx.b32 %r1855|%p1285, %r11830, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xdda8 (main.1.sm_70.ptx:8539) @%p4585 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde10 (main.1.sm_70.ptx:8555) shfl.sync.idx.b32 %r1859|%p1289, %r11830, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde30 (main.1.sm_70.ptx:8559) @%p4585 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde98 (main.1.sm_70.ptx:8575) shfl.sync.idx.b32 %r1863|%p1293, %r11830, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdeb8 (main.1.sm_70.ptx:8579) @%p4585 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf20 (main.1.sm_70.ptx:8595) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf30 (main.1.sm_70.ptx:8597) @%p4589 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf38 (main.1.sm_70.ptx:8599) xor.b32 %r11893, %r6029, 81;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xdfc0 (main.1.sm_70.ptx:8618) @%p4591 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe028 (main.1.sm_70.ptx:8634) shfl.sync.idx.b32 %r1878|%p1301, %r11902, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe048 (main.1.sm_70.ptx:8638) @%p4591 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0b0 (main.1.sm_70.ptx:8654) shfl.sync.idx.b32 %r1882|%p1305, %r11902, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe0d0 (main.1.sm_70.ptx:8658) @%p4591 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe138 (main.1.sm_70.ptx:8674) shfl.sync.idx.b32 %r1886|%p1309, %r11902, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe158 (main.1.sm_70.ptx:8678) @%p4591 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c0 (main.1.sm_70.ptx:8694) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe1d0 (main.1.sm_70.ptx:8696) @%p4595 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1d8 (main.1.sm_70.ptx:8698) xor.b32 %r11965, %r6029, 82;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe260 (main.1.sm_70.ptx:8717) @%p4597 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2c8 (main.1.sm_70.ptx:8733) shfl.sync.idx.b32 %r1901|%p1317, %r11974, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe2e8 (main.1.sm_70.ptx:8737) @%p4597 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe350 (main.1.sm_70.ptx:8753) shfl.sync.idx.b32 %r1905|%p1321, %r11974, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe370 (main.1.sm_70.ptx:8757) @%p4597 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3d8 (main.1.sm_70.ptx:8773) shfl.sync.idx.b32 %r1909|%p1325, %r11974, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe3f8 (main.1.sm_70.ptx:8777) @%p4597 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe460 (main.1.sm_70.ptx:8793) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe470 (main.1.sm_70.ptx:8795) @%p4601 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe478 (main.1.sm_70.ptx:8797) xor.b32 %r12037, %r6029, 83;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe500 (main.1.sm_70.ptx:8816) @%p4603 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe568 (main.1.sm_70.ptx:8832) shfl.sync.idx.b32 %r1924|%p1333, %r12046, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe588 (main.1.sm_70.ptx:8836) @%p4603 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5f0 (main.1.sm_70.ptx:8852) shfl.sync.idx.b32 %r1928|%p1337, %r12046, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe610 (main.1.sm_70.ptx:8856) @%p4603 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe678 (main.1.sm_70.ptx:8872) shfl.sync.idx.b32 %r1932|%p1341, %r12046, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe698 (main.1.sm_70.ptx:8876) @%p4603 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe700 (main.1.sm_70.ptx:8892) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe710 (main.1.sm_70.ptx:8894) @%p4607 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe718 (main.1.sm_70.ptx:8896) xor.b32 %r12109, %r6029, 84;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7a0 (main.1.sm_70.ptx:8915) @%p4609 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe808 (main.1.sm_70.ptx:8931) shfl.sync.idx.b32 %r1947|%p1349, %r12118, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe828 (main.1.sm_70.ptx:8935) @%p4609 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe890 (main.1.sm_70.ptx:8951) shfl.sync.idx.b32 %r1951|%p1353, %r12118, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8b0 (main.1.sm_70.ptx:8955) @%p4609 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe918 (main.1.sm_70.ptx:8971) shfl.sync.idx.b32 %r1955|%p1357, %r12118, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe938 (main.1.sm_70.ptx:8975) @%p4609 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (main.1.sm_70.ptx:8991) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xe9b0 (main.1.sm_70.ptx:8993) @%p4613 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9b8 (main.1.sm_70.ptx:8995) xor.b32 %r12181, %r6029, 85;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea40 (main.1.sm_70.ptx:9014) @%p4615 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeaa8 (main.1.sm_70.ptx:9030) shfl.sync.idx.b32 %r1970|%p1365, %r12190, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xeac8 (main.1.sm_70.ptx:9034) @%p4615 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb30 (main.1.sm_70.ptx:9050) shfl.sync.idx.b32 %r1974|%p1369, %r12190, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb50 (main.1.sm_70.ptx:9054) @%p4615 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebb8 (main.1.sm_70.ptx:9070) shfl.sync.idx.b32 %r1978|%p1373, %r12190, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xebd8 (main.1.sm_70.ptx:9074) @%p4615 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec40 (main.1.sm_70.ptx:9090) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xec50 (main.1.sm_70.ptx:9092) @%p4619 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec58 (main.1.sm_70.ptx:9094) xor.b32 %r12253, %r6029, 86;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xece0 (main.1.sm_70.ptx:9113) @%p4621 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed48 (main.1.sm_70.ptx:9129) shfl.sync.idx.b32 %r1993|%p1381, %r12262, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xed68 (main.1.sm_70.ptx:9133) @%p4621 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedd0 (main.1.sm_70.ptx:9149) shfl.sync.idx.b32 %r1997|%p1385, %r12262, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xedf0 (main.1.sm_70.ptx:9153) @%p4621 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee58 (main.1.sm_70.ptx:9169) shfl.sync.idx.b32 %r2001|%p1389, %r12262, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xee78 (main.1.sm_70.ptx:9173) @%p4621 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeee0 (main.1.sm_70.ptx:9189) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xeef0 (main.1.sm_70.ptx:9191) @%p4625 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeef8 (main.1.sm_70.ptx:9193) xor.b32 %r12325, %r6029, 87;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xef80 (main.1.sm_70.ptx:9212) @%p4627 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefe8 (main.1.sm_70.ptx:9228) shfl.sync.idx.b32 %r2016|%p1397, %r12334, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf008 (main.1.sm_70.ptx:9232) @%p4627 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf070 (main.1.sm_70.ptx:9248) shfl.sync.idx.b32 %r2020|%p1401, %r12334, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf090 (main.1.sm_70.ptx:9252) @%p4627 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf0f8 (main.1.sm_70.ptx:9268) shfl.sync.idx.b32 %r2024|%p1405, %r12334, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf118 (main.1.sm_70.ptx:9272) @%p4627 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf180 (main.1.sm_70.ptx:9288) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf190 (main.1.sm_70.ptx:9290) @%p4631 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf198 (main.1.sm_70.ptx:9292) xor.b32 %r12397, %r6029, 88;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf220 (main.1.sm_70.ptx:9311) @%p4633 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf288 (main.1.sm_70.ptx:9327) shfl.sync.idx.b32 %r2039|%p1413, %r12406, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2a8 (main.1.sm_70.ptx:9331) @%p4633 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf310 (main.1.sm_70.ptx:9347) shfl.sync.idx.b32 %r2043|%p1417, %r12406, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf330 (main.1.sm_70.ptx:9351) @%p4633 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf398 (main.1.sm_70.ptx:9367) shfl.sync.idx.b32 %r2047|%p1421, %r12406, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf3b8 (main.1.sm_70.ptx:9371) @%p4633 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf420 (main.1.sm_70.ptx:9387) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf430 (main.1.sm_70.ptx:9389) @%p4637 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf438 (main.1.sm_70.ptx:9391) xor.b32 %r12469, %r6029, 89;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf4c0 (main.1.sm_70.ptx:9410) @%p4639 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf528 (main.1.sm_70.ptx:9426) shfl.sync.idx.b32 %r2062|%p1429, %r12478, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf548 (main.1.sm_70.ptx:9430) @%p4639 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5b0 (main.1.sm_70.ptx:9446) shfl.sync.idx.b32 %r2066|%p1433, %r12478, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf5d0 (main.1.sm_70.ptx:9450) @%p4639 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf638 (main.1.sm_70.ptx:9466) shfl.sync.idx.b32 %r2070|%p1437, %r12478, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf658 (main.1.sm_70.ptx:9470) @%p4639 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6c0 (main.1.sm_70.ptx:9486) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf6d0 (main.1.sm_70.ptx:9488) @%p4643 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6d8 (main.1.sm_70.ptx:9490) xor.b32 %r12541, %r6029, 90;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf760 (main.1.sm_70.ptx:9509) @%p4645 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7c8 (main.1.sm_70.ptx:9525) shfl.sync.idx.b32 %r2085|%p1445, %r12550, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf7e8 (main.1.sm_70.ptx:9529) @%p4645 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf850 (main.1.sm_70.ptx:9545) shfl.sync.idx.b32 %r2089|%p1449, %r12550, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf870 (main.1.sm_70.ptx:9549) @%p4645 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8d8 (main.1.sm_70.ptx:9565) shfl.sync.idx.b32 %r2093|%p1453, %r12550, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf8f8 (main.1.sm_70.ptx:9569) @%p4645 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf960 (main.1.sm_70.ptx:9585) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf970 (main.1.sm_70.ptx:9587) @%p4649 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf978 (main.1.sm_70.ptx:9589) xor.b32 %r12613, %r6029, 91;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa00 (main.1.sm_70.ptx:9608) @%p4651 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa68 (main.1.sm_70.ptx:9624) shfl.sync.idx.b32 %r2108|%p1461, %r12622, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfa88 (main.1.sm_70.ptx:9628) @%p4651 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfaf0 (main.1.sm_70.ptx:9644) shfl.sync.idx.b32 %r2112|%p1465, %r12622, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb10 (main.1.sm_70.ptx:9648) @%p4651 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb78 (main.1.sm_70.ptx:9664) shfl.sync.idx.b32 %r2116|%p1469, %r12622, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfb98 (main.1.sm_70.ptx:9668) @%p4651 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc00 (main.1.sm_70.ptx:9684) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc10 (main.1.sm_70.ptx:9686) @%p4655 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (main.1.sm_70.ptx:9688) xor.b32 %r12685, %r6029, 92;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfca0 (main.1.sm_70.ptx:9707) @%p4657 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd08 (main.1.sm_70.ptx:9723) shfl.sync.idx.b32 %r2131|%p1477, %r12694, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd28 (main.1.sm_70.ptx:9727) @%p4657 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd90 (main.1.sm_70.ptx:9743) shfl.sync.idx.b32 %r2135|%p1481, %r12694, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfdb0 (main.1.sm_70.ptx:9747) @%p4657 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe18 (main.1.sm_70.ptx:9763) shfl.sync.idx.b32 %r2139|%p1485, %r12694, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe38 (main.1.sm_70.ptx:9767) @%p4657 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfea0 (main.1.sm_70.ptx:9783) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xfeb0 (main.1.sm_70.ptx:9785) @%p4661 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfeb8 (main.1.sm_70.ptx:9787) xor.b32 %r12757, %r6029, 93;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff40 (main.1.sm_70.ptx:9806) @%p4663 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffa8 (main.1.sm_70.ptx:9822) shfl.sync.idx.b32 %r2154|%p1493, %r12766, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xffc8 (main.1.sm_70.ptx:9826) @%p4663 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10030 (main.1.sm_70.ptx:9842) shfl.sync.idx.b32 %r2158|%p1497, %r12766, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10050 (main.1.sm_70.ptx:9846) @%p4663 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100b8 (main.1.sm_70.ptx:9862) shfl.sync.idx.b32 %r2162|%p1501, %r12766, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x100d8 (main.1.sm_70.ptx:9866) @%p4663 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10140 (main.1.sm_70.ptx:9882) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x10150 (main.1.sm_70.ptx:9884) @%p4667 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10158 (main.1.sm_70.ptx:9886) xor.b32 %r12829, %r6029, 94;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x101e0 (main.1.sm_70.ptx:9905) @%p4669 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10248 (main.1.sm_70.ptx:9921) shfl.sync.idx.b32 %r2177|%p1509, %r12838, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x10268 (main.1.sm_70.ptx:9925) @%p4669 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102d0 (main.1.sm_70.ptx:9941) shfl.sync.idx.b32 %r2181|%p1513, %r12838, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x102f0 (main.1.sm_70.ptx:9945) @%p4669 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10358 (main.1.sm_70.ptx:9961) shfl.sync.idx.b32 %r2185|%p1517, %r12838, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x10378 (main.1.sm_70.ptx:9965) @%p4669 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103e0 (main.1.sm_70.ptx:9981) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x103f0 (main.1.sm_70.ptx:9983) @%p4673 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (main.1.sm_70.ptx:9985) xor.b32 %r12901, %r6029, 95;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x10480 (main.1.sm_70.ptx:10004) @%p4675 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104e8 (main.1.sm_70.ptx:10020) shfl.sync.idx.b32 %r2200|%p1525, %r12910, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10508 (main.1.sm_70.ptx:10024) @%p4675 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10570 (main.1.sm_70.ptx:10040) shfl.sync.idx.b32 %r2204|%p1529, %r12910, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x10590 (main.1.sm_70.ptx:10044) @%p4675 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105f8 (main.1.sm_70.ptx:10060) shfl.sync.idx.b32 %r2208|%p1533, %r12910, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10618 (main.1.sm_70.ptx:10064) @%p4675 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (main.1.sm_70.ptx:10080) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x10690 (main.1.sm_70.ptx:10082) @%p4679 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10698 (main.1.sm_70.ptx:10084) xor.b32 %r12973, %r6029, 96;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10720 (main.1.sm_70.ptx:10103) @%p4681 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10788 (main.1.sm_70.ptx:10119) shfl.sync.idx.b32 %r2223|%p1541, %r12982, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107a8 (main.1.sm_70.ptx:10123) @%p4681 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10810 (main.1.sm_70.ptx:10139) shfl.sync.idx.b32 %r2227|%p1545, %r12982, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10830 (main.1.sm_70.ptx:10143) @%p4681 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10898 (main.1.sm_70.ptx:10159) shfl.sync.idx.b32 %r2231|%p1549, %r12982, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x108b8 (main.1.sm_70.ptx:10163) @%p4681 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10920 (main.1.sm_70.ptx:10179) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10930 (main.1.sm_70.ptx:10181) @%p4685 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10938 (main.1.sm_70.ptx:10183) xor.b32 %r13045, %r6029, 97;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x109c0 (main.1.sm_70.ptx:10202) @%p4687 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a28 (main.1.sm_70.ptx:10218) shfl.sync.idx.b32 %r2246|%p1557, %r13054, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a48 (main.1.sm_70.ptx:10222) @%p4687 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ab0 (main.1.sm_70.ptx:10238) shfl.sync.idx.b32 %r2250|%p1561, %r13054, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10ad0 (main.1.sm_70.ptx:10242) @%p4687 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b38 (main.1.sm_70.ptx:10258) shfl.sync.idx.b32 %r2254|%p1565, %r13054, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10b58 (main.1.sm_70.ptx:10262) @%p4687 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bc0 (main.1.sm_70.ptx:10278) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10bd0 (main.1.sm_70.ptx:10280) @%p4691 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bd8 (main.1.sm_70.ptx:10282) xor.b32 %r13117, %r6029, 98;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10c60 (main.1.sm_70.ptx:10301) @%p4693 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cc8 (main.1.sm_70.ptx:10317) shfl.sync.idx.b32 %r2269|%p1573, %r13126, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10ce8 (main.1.sm_70.ptx:10321) @%p4693 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d50 (main.1.sm_70.ptx:10337) shfl.sync.idx.b32 %r2273|%p1577, %r13126, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10d70 (main.1.sm_70.ptx:10341) @%p4693 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dd8 (main.1.sm_70.ptx:10357) shfl.sync.idx.b32 %r2277|%p1581, %r13126, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10df8 (main.1.sm_70.ptx:10361) @%p4693 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e60 (main.1.sm_70.ptx:10377) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10e70 (main.1.sm_70.ptx:10379) @%p4697 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e78 (main.1.sm_70.ptx:10381) xor.b32 %r13189, %r6029, 99;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f00 (main.1.sm_70.ptx:10400) @%p4699 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f68 (main.1.sm_70.ptx:10416) shfl.sync.idx.b32 %r2292|%p1589, %r13198, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10f88 (main.1.sm_70.ptx:10420) @%p4699 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ff0 (main.1.sm_70.ptx:10436) shfl.sync.idx.b32 %r2296|%p1593, %r13198, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11010 (main.1.sm_70.ptx:10440) @%p4699 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11078 (main.1.sm_70.ptx:10456) shfl.sync.idx.b32 %r2300|%p1597, %r13198, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x11098 (main.1.sm_70.ptx:10460) @%p4699 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11100 (main.1.sm_70.ptx:10476) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11110 (main.1.sm_70.ptx:10478) @%p4703 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11118 (main.1.sm_70.ptx:10480) xor.b32 %r13261, %r6029, 100;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111a0 (main.1.sm_70.ptx:10499) @%p4705 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11208 (main.1.sm_70.ptx:10515) shfl.sync.idx.b32 %r2315|%p1605, %r13270, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11228 (main.1.sm_70.ptx:10519) @%p4705 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (main.1.sm_70.ptx:10535) shfl.sync.idx.b32 %r2319|%p1609, %r13270, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112b0 (main.1.sm_70.ptx:10539) @%p4705 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11318 (main.1.sm_70.ptx:10555) shfl.sync.idx.b32 %r2323|%p1613, %r13270, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11338 (main.1.sm_70.ptx:10559) @%p4705 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113a0 (main.1.sm_70.ptx:10575) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x113b0 (main.1.sm_70.ptx:10577) @%p4709 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113b8 (main.1.sm_70.ptx:10579) xor.b32 %r13333, %r6029, 101;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11440 (main.1.sm_70.ptx:10598) @%p4711 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114a8 (main.1.sm_70.ptx:10614) shfl.sync.idx.b32 %r2338|%p1621, %r13342, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x114c8 (main.1.sm_70.ptx:10618) @%p4711 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11530 (main.1.sm_70.ptx:10634) shfl.sync.idx.b32 %r2342|%p1625, %r13342, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11550 (main.1.sm_70.ptx:10638) @%p4711 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x115b8 (main.1.sm_70.ptx:10654) shfl.sync.idx.b32 %r2346|%p1629, %r13342, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x115d8 (main.1.sm_70.ptx:10658) @%p4711 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11640 (main.1.sm_70.ptx:10674) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x11650 (main.1.sm_70.ptx:10676) @%p4715 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11658 (main.1.sm_70.ptx:10678) xor.b32 %r13405, %r6029, 102;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x116e0 (main.1.sm_70.ptx:10697) @%p4717 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11748 (main.1.sm_70.ptx:10713) shfl.sync.idx.b32 %r2361|%p1637, %r13414, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x11768 (main.1.sm_70.ptx:10717) @%p4717 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x117d0 (main.1.sm_70.ptx:10733) shfl.sync.idx.b32 %r2365|%p1641, %r13414, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x117f0 (main.1.sm_70.ptx:10737) @%p4717 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11858 (main.1.sm_70.ptx:10753) shfl.sync.idx.b32 %r2369|%p1645, %r13414, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x11878 (main.1.sm_70.ptx:10757) @%p4717 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118e0 (main.1.sm_70.ptx:10773) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x118f0 (main.1.sm_70.ptx:10775) @%p4721 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118f8 (main.1.sm_70.ptx:10777) xor.b32 %r13477, %r6029, 103;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x11980 (main.1.sm_70.ptx:10796) @%p4723 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119e8 (main.1.sm_70.ptx:10812) shfl.sync.idx.b32 %r2384|%p1653, %r13486, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a08 (main.1.sm_70.ptx:10816) @%p4723 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a70 (main.1.sm_70.ptx:10832) shfl.sync.idx.b32 %r2388|%p1657, %r13486, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11a90 (main.1.sm_70.ptx:10836) @%p4723 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11af8 (main.1.sm_70.ptx:10852) shfl.sync.idx.b32 %r2392|%p1661, %r13486, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b18 (main.1.sm_70.ptx:10856) @%p4723 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b80 (main.1.sm_70.ptx:10872) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11b90 (main.1.sm_70.ptx:10874) @%p4727 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b98 (main.1.sm_70.ptx:10876) xor.b32 %r13549, %r6029, 104;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c20 (main.1.sm_70.ptx:10895) @%p4729 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c88 (main.1.sm_70.ptx:10911) shfl.sync.idx.b32 %r2407|%p1669, %r13558, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11ca8 (main.1.sm_70.ptx:10915) @%p4729 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d10 (main.1.sm_70.ptx:10931) shfl.sync.idx.b32 %r2411|%p1673, %r13558, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d30 (main.1.sm_70.ptx:10935) @%p4729 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d98 (main.1.sm_70.ptx:10951) shfl.sync.idx.b32 %r2415|%p1677, %r13558, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11db8 (main.1.sm_70.ptx:10955) @%p4729 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e20 (main.1.sm_70.ptx:10971) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e30 (main.1.sm_70.ptx:10973) @%p4733 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e38 (main.1.sm_70.ptx:10975) xor.b32 %r13621, %r6029, 105;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11ec0 (main.1.sm_70.ptx:10994) @%p4735 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f28 (main.1.sm_70.ptx:11010) shfl.sync.idx.b32 %r2430|%p1685, %r13630, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f48 (main.1.sm_70.ptx:11014) @%p4735 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fb0 (main.1.sm_70.ptx:11030) shfl.sync.idx.b32 %r2434|%p1689, %r13630, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x11fd0 (main.1.sm_70.ptx:11034) @%p4735 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12038 (main.1.sm_70.ptx:11050) shfl.sync.idx.b32 %r2438|%p1693, %r13630, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x12058 (main.1.sm_70.ptx:11054) @%p4735 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120c0 (main.1.sm_70.ptx:11070) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x120d0 (main.1.sm_70.ptx:11072) @%p4739 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120d8 (main.1.sm_70.ptx:11074) xor.b32 %r13693, %r6029, 106;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x12160 (main.1.sm_70.ptx:11093) @%p4741 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121c8 (main.1.sm_70.ptx:11109) shfl.sync.idx.b32 %r2453|%p1701, %r13702, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x121e8 (main.1.sm_70.ptx:11113) @%p4741 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12250 (main.1.sm_70.ptx:11129) shfl.sync.idx.b32 %r2457|%p1705, %r13702, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x12270 (main.1.sm_70.ptx:11133) @%p4741 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122d8 (main.1.sm_70.ptx:11149) shfl.sync.idx.b32 %r2461|%p1709, %r13702, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x122f8 (main.1.sm_70.ptx:11153) @%p4741 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12360 (main.1.sm_70.ptx:11169) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x12370 (main.1.sm_70.ptx:11171) @%p4745 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12378 (main.1.sm_70.ptx:11173) xor.b32 %r13765, %r6029, 107;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12400 (main.1.sm_70.ptx:11192) @%p4747 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12468 (main.1.sm_70.ptx:11208) shfl.sync.idx.b32 %r2476|%p1717, %r13774, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x12488 (main.1.sm_70.ptx:11212) @%p4747 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124f0 (main.1.sm_70.ptx:11228) shfl.sync.idx.b32 %r2480|%p1721, %r13774, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12510 (main.1.sm_70.ptx:11232) @%p4747 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12578 (main.1.sm_70.ptx:11248) shfl.sync.idx.b32 %r2484|%p1725, %r13774, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x12598 (main.1.sm_70.ptx:11252) @%p4747 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12600 (main.1.sm_70.ptx:11268) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12610 (main.1.sm_70.ptx:11270) @%p4751 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12618 (main.1.sm_70.ptx:11272) xor.b32 %r13837, %r6029, 108;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126a0 (main.1.sm_70.ptx:11291) @%p4753 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12708 (main.1.sm_70.ptx:11307) shfl.sync.idx.b32 %r2499|%p1733, %r13846, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12728 (main.1.sm_70.ptx:11311) @%p4753 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12790 (main.1.sm_70.ptx:11327) shfl.sync.idx.b32 %r2503|%p1737, %r13846, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127b0 (main.1.sm_70.ptx:11331) @%p4753 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12818 (main.1.sm_70.ptx:11347) shfl.sync.idx.b32 %r2507|%p1741, %r13846, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12838 (main.1.sm_70.ptx:11351) @%p4753 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128a0 (main.1.sm_70.ptx:11367) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x128b0 (main.1.sm_70.ptx:11369) @%p4757 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128b8 (main.1.sm_70.ptx:11371) xor.b32 %r13909, %r6029, 109;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12940 (main.1.sm_70.ptx:11390) @%p4759 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129a8 (main.1.sm_70.ptx:11406) shfl.sync.idx.b32 %r2522|%p1749, %r13918, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x129c8 (main.1.sm_70.ptx:11410) @%p4759 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a30 (main.1.sm_70.ptx:11426) shfl.sync.idx.b32 %r2526|%p1753, %r13918, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a50 (main.1.sm_70.ptx:11430) @%p4759 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ab8 (main.1.sm_70.ptx:11446) shfl.sync.idx.b32 %r2530|%p1757, %r13918, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12ad8 (main.1.sm_70.ptx:11450) @%p4759 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b40 (main.1.sm_70.ptx:11466) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12b50 (main.1.sm_70.ptx:11468) @%p4763 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b58 (main.1.sm_70.ptx:11470) xor.b32 %r13981, %r6029, 110;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12be0 (main.1.sm_70.ptx:11489) @%p4765 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c48 (main.1.sm_70.ptx:11505) shfl.sync.idx.b32 %r2545|%p1765, %r13990, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12c68 (main.1.sm_70.ptx:11509) @%p4765 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12cd0 (main.1.sm_70.ptx:11525) shfl.sync.idx.b32 %r2549|%p1769, %r13990, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12cf0 (main.1.sm_70.ptx:11529) @%p4765 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (main.1.sm_70.ptx:11545) shfl.sync.idx.b32 %r2553|%p1773, %r13990, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12d78 (main.1.sm_70.ptx:11549) @%p4765 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12de0 (main.1.sm_70.ptx:11565) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12df0 (main.1.sm_70.ptx:11567) @%p4769 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12df8 (main.1.sm_70.ptx:11569) xor.b32 %r14053, %r6029, 111;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12e80 (main.1.sm_70.ptx:11588) @%p4771 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ee8 (main.1.sm_70.ptx:11604) shfl.sync.idx.b32 %r2568|%p1781, %r14062, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f08 (main.1.sm_70.ptx:11608) @%p4771 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f70 (main.1.sm_70.ptx:11624) shfl.sync.idx.b32 %r2572|%p1785, %r14062, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12f90 (main.1.sm_70.ptx:11628) @%p4771 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ff8 (main.1.sm_70.ptx:11644) shfl.sync.idx.b32 %r2576|%p1789, %r14062, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13018 (main.1.sm_70.ptx:11648) @%p4771 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13080 (main.1.sm_70.ptx:11664) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x13090 (main.1.sm_70.ptx:11666) @%p4775 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13098 (main.1.sm_70.ptx:11668) xor.b32 %r14125, %r6029, 112;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13120 (main.1.sm_70.ptx:11687) @%p4777 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13188 (main.1.sm_70.ptx:11703) shfl.sync.idx.b32 %r2591|%p1797, %r14134, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131a8 (main.1.sm_70.ptx:11707) @%p4777 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13210 (main.1.sm_70.ptx:11723) shfl.sync.idx.b32 %r2595|%p1801, %r14134, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13230 (main.1.sm_70.ptx:11727) @%p4777 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13298 (main.1.sm_70.ptx:11743) shfl.sync.idx.b32 %r2599|%p1805, %r14134, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x132b8 (main.1.sm_70.ptx:11747) @%p4777 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13320 (main.1.sm_70.ptx:11763) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13330 (main.1.sm_70.ptx:11765) @%p4781 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13338 (main.1.sm_70.ptx:11767) xor.b32 %r14197, %r6029, 113;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x133c0 (main.1.sm_70.ptx:11786) @%p4783 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13428 (main.1.sm_70.ptx:11802) shfl.sync.idx.b32 %r2614|%p1813, %r14206, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13448 (main.1.sm_70.ptx:11806) @%p4783 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134b0 (main.1.sm_70.ptx:11822) shfl.sync.idx.b32 %r2618|%p1817, %r14206, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x134d0 (main.1.sm_70.ptx:11826) @%p4783 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13538 (main.1.sm_70.ptx:11842) shfl.sync.idx.b32 %r2622|%p1821, %r14206, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x13558 (main.1.sm_70.ptx:11846) @%p4783 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135c0 (main.1.sm_70.ptx:11862) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x135d0 (main.1.sm_70.ptx:11864) @%p4787 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135d8 (main.1.sm_70.ptx:11866) xor.b32 %r14269, %r6029, 114;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x13660 (main.1.sm_70.ptx:11885) @%p4789 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136c8 (main.1.sm_70.ptx:11901) shfl.sync.idx.b32 %r2637|%p1829, %r14278, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x136e8 (main.1.sm_70.ptx:11905) @%p4789 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13750 (main.1.sm_70.ptx:11921) shfl.sync.idx.b32 %r2641|%p1833, %r14278, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x13770 (main.1.sm_70.ptx:11925) @%p4789 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137d8 (main.1.sm_70.ptx:11941) shfl.sync.idx.b32 %r2645|%p1837, %r14278, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x137f8 (main.1.sm_70.ptx:11945) @%p4789 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13860 (main.1.sm_70.ptx:11961) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x13870 (main.1.sm_70.ptx:11963) @%p4793 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13878 (main.1.sm_70.ptx:11965) xor.b32 %r14341, %r6029, 115;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13900 (main.1.sm_70.ptx:11984) @%p4795 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13968 (main.1.sm_70.ptx:12000) shfl.sync.idx.b32 %r2660|%p1845, %r14350, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x13988 (main.1.sm_70.ptx:12004) @%p4795 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x139f0 (main.1.sm_70.ptx:12020) shfl.sync.idx.b32 %r2664|%p1849, %r14350, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a10 (main.1.sm_70.ptx:12024) @%p4795 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a78 (main.1.sm_70.ptx:12040) shfl.sync.idx.b32 %r2668|%p1853, %r14350, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13a98 (main.1.sm_70.ptx:12044) @%p4795 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b00 (main.1.sm_70.ptx:12060) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b10 (main.1.sm_70.ptx:12062) @%p4799 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b18 (main.1.sm_70.ptx:12064) xor.b32 %r14413, %r6029, 116;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13ba0 (main.1.sm_70.ptx:12083) @%p4801 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c08 (main.1.sm_70.ptx:12099) shfl.sync.idx.b32 %r2683|%p1861, %r14422, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c28 (main.1.sm_70.ptx:12103) @%p4801 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c90 (main.1.sm_70.ptx:12119) shfl.sync.idx.b32 %r2687|%p1865, %r14422, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13cb0 (main.1.sm_70.ptx:12123) @%p4801 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d18 (main.1.sm_70.ptx:12139) shfl.sync.idx.b32 %r2691|%p1869, %r14422, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d38 (main.1.sm_70.ptx:12143) @%p4801 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13da0 (main.1.sm_70.ptx:12159) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13db0 (main.1.sm_70.ptx:12161) @%p4805 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13db8 (main.1.sm_70.ptx:12163) xor.b32 %r14485, %r6029, 117;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e40 (main.1.sm_70.ptx:12182) @%p4807 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ea8 (main.1.sm_70.ptx:12198) shfl.sync.idx.b32 %r2706|%p1877, %r14494, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13ec8 (main.1.sm_70.ptx:12202) @%p4807 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f30 (main.1.sm_70.ptx:12218) shfl.sync.idx.b32 %r2710|%p1881, %r14494, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f50 (main.1.sm_70.ptx:12222) @%p4807 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fb8 (main.1.sm_70.ptx:12238) shfl.sync.idx.b32 %r2714|%p1885, %r14494, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x13fd8 (main.1.sm_70.ptx:12242) @%p4807 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14040 (main.1.sm_70.ptx:12258) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x14050 (main.1.sm_70.ptx:12260) @%p4811 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14058 (main.1.sm_70.ptx:12262) xor.b32 %r14557, %r6029, 118;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x140e0 (main.1.sm_70.ptx:12281) @%p4813 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14148 (main.1.sm_70.ptx:12297) shfl.sync.idx.b32 %r2729|%p1893, %r14566, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x14168 (main.1.sm_70.ptx:12301) @%p4813 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141d0 (main.1.sm_70.ptx:12317) shfl.sync.idx.b32 %r2733|%p1897, %r14566, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x141f0 (main.1.sm_70.ptx:12321) @%p4813 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14258 (main.1.sm_70.ptx:12337) shfl.sync.idx.b32 %r2737|%p1901, %r14566, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x14278 (main.1.sm_70.ptx:12341) @%p4813 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142e0 (main.1.sm_70.ptx:12357) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x142f0 (main.1.sm_70.ptx:12359) @%p4817 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142f8 (main.1.sm_70.ptx:12361) xor.b32 %r14629, %r6029, 119;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x14380 (main.1.sm_70.ptx:12380) @%p4819 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143e8 (main.1.sm_70.ptx:12396) shfl.sync.idx.b32 %r2752|%p1909, %r14638, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14408 (main.1.sm_70.ptx:12400) @%p4819 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14470 (main.1.sm_70.ptx:12416) shfl.sync.idx.b32 %r2756|%p1913, %r14638, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x14490 (main.1.sm_70.ptx:12420) @%p4819 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144f8 (main.1.sm_70.ptx:12436) shfl.sync.idx.b32 %r2760|%p1917, %r14638, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14518 (main.1.sm_70.ptx:12440) @%p4819 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14580 (main.1.sm_70.ptx:12456) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x14590 (main.1.sm_70.ptx:12458) @%p4823 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14598 (main.1.sm_70.ptx:12460) xor.b32 %r14701, %r6029, 120;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14620 (main.1.sm_70.ptx:12479) @%p4825 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14688 (main.1.sm_70.ptx:12495) shfl.sync.idx.b32 %r2775|%p1925, %r14710, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146a8 (main.1.sm_70.ptx:12499) @%p4825 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14710 (main.1.sm_70.ptx:12515) shfl.sync.idx.b32 %r2779|%p1929, %r14710, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14730 (main.1.sm_70.ptx:12519) @%p4825 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14798 (main.1.sm_70.ptx:12535) shfl.sync.idx.b32 %r2783|%p1933, %r14710, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x147b8 (main.1.sm_70.ptx:12539) @%p4825 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14820 (main.1.sm_70.ptx:12555) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14830 (main.1.sm_70.ptx:12557) @%p4829 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14838 (main.1.sm_70.ptx:12559) xor.b32 %r14773, %r6029, 121;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x148c0 (main.1.sm_70.ptx:12578) @%p4831 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14928 (main.1.sm_70.ptx:12594) shfl.sync.idx.b32 %r2798|%p1941, %r14782, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14948 (main.1.sm_70.ptx:12598) @%p4831 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149b0 (main.1.sm_70.ptx:12614) shfl.sync.idx.b32 %r2802|%p1945, %r14782, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x149d0 (main.1.sm_70.ptx:12618) @%p4831 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a38 (main.1.sm_70.ptx:12634) shfl.sync.idx.b32 %r2806|%p1949, %r14782, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14a58 (main.1.sm_70.ptx:12638) @%p4831 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ac0 (main.1.sm_70.ptx:12654) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14ad0 (main.1.sm_70.ptx:12656) @%p4835 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ad8 (main.1.sm_70.ptx:12658) xor.b32 %r14845, %r6029, 122;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14b60 (main.1.sm_70.ptx:12677) @%p4837 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bc8 (main.1.sm_70.ptx:12693) shfl.sync.idx.b32 %r2821|%p1957, %r14854, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14be8 (main.1.sm_70.ptx:12697) @%p4837 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c50 (main.1.sm_70.ptx:12713) shfl.sync.idx.b32 %r2825|%p1961, %r14854, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14c70 (main.1.sm_70.ptx:12717) @%p4837 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14cd8 (main.1.sm_70.ptx:12733) shfl.sync.idx.b32 %r2829|%p1965, %r14854, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14cf8 (main.1.sm_70.ptx:12737) @%p4837 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d60 (main.1.sm_70.ptx:12753) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14d70 (main.1.sm_70.ptx:12755) @%p4841 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d78 (main.1.sm_70.ptx:12757) xor.b32 %r14917, %r6029, 123;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e00 (main.1.sm_70.ptx:12776) @%p4843 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e68 (main.1.sm_70.ptx:12792) shfl.sync.idx.b32 %r2844|%p1973, %r14926, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14e88 (main.1.sm_70.ptx:12796) @%p4843 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ef0 (main.1.sm_70.ptx:12812) shfl.sync.idx.b32 %r2848|%p1977, %r14926, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f10 (main.1.sm_70.ptx:12816) @%p4843 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f78 (main.1.sm_70.ptx:12832) shfl.sync.idx.b32 %r2852|%p1981, %r14926, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14f98 (main.1.sm_70.ptx:12836) @%p4843 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15000 (main.1.sm_70.ptx:12852) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15010 (main.1.sm_70.ptx:12854) @%p4847 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15018 (main.1.sm_70.ptx:12856) xor.b32 %r14989, %r6029, 124;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150a0 (main.1.sm_70.ptx:12875) @%p4849 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15108 (main.1.sm_70.ptx:12891) shfl.sync.idx.b32 %r2867|%p1989, %r14998, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15128 (main.1.sm_70.ptx:12895) @%p4849 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15190 (main.1.sm_70.ptx:12911) shfl.sync.idx.b32 %r2871|%p1993, %r14998, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151b0 (main.1.sm_70.ptx:12915) @%p4849 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15218 (main.1.sm_70.ptx:12931) shfl.sync.idx.b32 %r2875|%p1997, %r14998, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15238 (main.1.sm_70.ptx:12935) @%p4849 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152a0 (main.1.sm_70.ptx:12951) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x152b0 (main.1.sm_70.ptx:12953) @%p4853 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152b8 (main.1.sm_70.ptx:12955) xor.b32 %r15061, %r6029, 125;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15340 (main.1.sm_70.ptx:12974) @%p4855 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153a8 (main.1.sm_70.ptx:12990) shfl.sync.idx.b32 %r2890|%p2005, %r15070, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x153c8 (main.1.sm_70.ptx:12994) @%p4855 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15430 (main.1.sm_70.ptx:13010) shfl.sync.idx.b32 %r2894|%p2009, %r15070, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15450 (main.1.sm_70.ptx:13014) @%p4855 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154b8 (main.1.sm_70.ptx:13030) shfl.sync.idx.b32 %r2898|%p2013, %r15070, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x154d8 (main.1.sm_70.ptx:13034) @%p4855 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15540 (main.1.sm_70.ptx:13050) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x15550 (main.1.sm_70.ptx:13052) @%p4859 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15558 (main.1.sm_70.ptx:13054) xor.b32 %r15133, %r6029, 126;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x155e0 (main.1.sm_70.ptx:13073) @%p4861 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15648 (main.1.sm_70.ptx:13089) shfl.sync.idx.b32 %r2913|%p2021, %r15142, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x15668 (main.1.sm_70.ptx:13093) @%p4861 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156d0 (main.1.sm_70.ptx:13109) shfl.sync.idx.b32 %r2917|%p2025, %r15142, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x156f0 (main.1.sm_70.ptx:13113) @%p4861 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15758 (main.1.sm_70.ptx:13129) shfl.sync.idx.b32 %r2921|%p2029, %r15142, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x15778 (main.1.sm_70.ptx:13133) @%p4861 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157e0 (main.1.sm_70.ptx:13149) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x157f0 (main.1.sm_70.ptx:13151) @%p4865 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157f8 (main.1.sm_70.ptx:13153) xor.b32 %r15205, %r6029, 127;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x15880 (main.1.sm_70.ptx:13172) @%p4867 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158e8 (main.1.sm_70.ptx:13188) shfl.sync.idx.b32 %r2936|%p2037, %r15214, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15908 (main.1.sm_70.ptx:13192) @%p4867 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15970 (main.1.sm_70.ptx:13208) shfl.sync.idx.b32 %r2940|%p2041, %r15214, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x15990 (main.1.sm_70.ptx:13212) @%p4867 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159f8 (main.1.sm_70.ptx:13228) shfl.sync.idx.b32 %r2944|%p2045, %r15214, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a18 (main.1.sm_70.ptx:13232) @%p4867 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a80 (main.1.sm_70.ptx:13248) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15a90 (main.1.sm_70.ptx:13250) @%p4871 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a98 (main.1.sm_70.ptx:13252) xor.b32 %r15277, %r6029, 128;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b20 (main.1.sm_70.ptx:13271) @%p4873 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b88 (main.1.sm_70.ptx:13287) shfl.sync.idx.b32 %r2959|%p2053, %r15286, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15ba8 (main.1.sm_70.ptx:13291) @%p4873 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c10 (main.1.sm_70.ptx:13307) shfl.sync.idx.b32 %r2963|%p2057, %r15286, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c30 (main.1.sm_70.ptx:13311) @%p4873 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c98 (main.1.sm_70.ptx:13327) shfl.sync.idx.b32 %r2967|%p2061, %r15286, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15cb8 (main.1.sm_70.ptx:13331) @%p4873 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d20 (main.1.sm_70.ptx:13347) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d30 (main.1.sm_70.ptx:13349) @%p4877 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d38 (main.1.sm_70.ptx:13351) xor.b32 %r15349, %r6029, 129;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15dc0 (main.1.sm_70.ptx:13370) @%p4879 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e28 (main.1.sm_70.ptx:13386) shfl.sync.idx.b32 %r2982|%p2069, %r15358, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e48 (main.1.sm_70.ptx:13390) @%p4879 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15eb0 (main.1.sm_70.ptx:13406) shfl.sync.idx.b32 %r2986|%p2073, %r15358, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15ed0 (main.1.sm_70.ptx:13410) @%p4879 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f38 (main.1.sm_70.ptx:13426) shfl.sync.idx.b32 %r2990|%p2077, %r15358, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15f58 (main.1.sm_70.ptx:13430) @%p4879 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fc0 (main.1.sm_70.ptx:13446) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x15fd0 (main.1.sm_70.ptx:13448) @%p4883 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fd8 (main.1.sm_70.ptx:13450) xor.b32 %r15421, %r6029, 130;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x16060 (main.1.sm_70.ptx:13469) @%p4885 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160c8 (main.1.sm_70.ptx:13485) shfl.sync.idx.b32 %r3005|%p2085, %r15430, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x160e8 (main.1.sm_70.ptx:13489) @%p4885 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16150 (main.1.sm_70.ptx:13505) shfl.sync.idx.b32 %r3009|%p2089, %r15430, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x16170 (main.1.sm_70.ptx:13509) @%p4885 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161d8 (main.1.sm_70.ptx:13525) shfl.sync.idx.b32 %r3013|%p2093, %r15430, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x161f8 (main.1.sm_70.ptx:13529) @%p4885 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16260 (main.1.sm_70.ptx:13545) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x16270 (main.1.sm_70.ptx:13547) @%p4889 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16278 (main.1.sm_70.ptx:13549) xor.b32 %r15493, %r6029, 131;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16300 (main.1.sm_70.ptx:13568) @%p4891 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16368 (main.1.sm_70.ptx:13584) shfl.sync.idx.b32 %r3028|%p2101, %r15502, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x16388 (main.1.sm_70.ptx:13588) @%p4891 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x163f0 (main.1.sm_70.ptx:13604) shfl.sync.idx.b32 %r3032|%p2105, %r15502, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16410 (main.1.sm_70.ptx:13608) @%p4891 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16478 (main.1.sm_70.ptx:13624) shfl.sync.idx.b32 %r3036|%p2109, %r15502, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x16498 (main.1.sm_70.ptx:13628) @%p4891 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16500 (main.1.sm_70.ptx:13644) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16510 (main.1.sm_70.ptx:13646) @%p4895 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16518 (main.1.sm_70.ptx:13648) xor.b32 %r15565, %r6029, 132;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165a0 (main.1.sm_70.ptx:13667) @%p4897 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16608 (main.1.sm_70.ptx:13683) shfl.sync.idx.b32 %r3051|%p2117, %r15574, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16628 (main.1.sm_70.ptx:13687) @%p4897 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16690 (main.1.sm_70.ptx:13703) shfl.sync.idx.b32 %r3055|%p2121, %r15574, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166b0 (main.1.sm_70.ptx:13707) @%p4897 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16718 (main.1.sm_70.ptx:13723) shfl.sync.idx.b32 %r3059|%p2125, %r15574, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16738 (main.1.sm_70.ptx:13727) @%p4897 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167a0 (main.1.sm_70.ptx:13743) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x167b0 (main.1.sm_70.ptx:13745) @%p4901 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167b8 (main.1.sm_70.ptx:13747) xor.b32 %r15637, %r6029, 133;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16840 (main.1.sm_70.ptx:13766) @%p4903 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168a8 (main.1.sm_70.ptx:13782) shfl.sync.idx.b32 %r3074|%p2133, %r15646, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x168c8 (main.1.sm_70.ptx:13786) @%p4903 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16930 (main.1.sm_70.ptx:13802) shfl.sync.idx.b32 %r3078|%p2137, %r15646, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16950 (main.1.sm_70.ptx:13806) @%p4903 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169b8 (main.1.sm_70.ptx:13822) shfl.sync.idx.b32 %r3082|%p2141, %r15646, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x169d8 (main.1.sm_70.ptx:13826) @%p4903 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a40 (main.1.sm_70.ptx:13842) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16a50 (main.1.sm_70.ptx:13844) @%p4907 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a58 (main.1.sm_70.ptx:13846) xor.b32 %r15709, %r6029, 134;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16ae0 (main.1.sm_70.ptx:13865) @%p4909 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b48 (main.1.sm_70.ptx:13881) shfl.sync.idx.b32 %r3097|%p2149, %r15718, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16b68 (main.1.sm_70.ptx:13885) @%p4909 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16bd0 (main.1.sm_70.ptx:13901) shfl.sync.idx.b32 %r3101|%p2153, %r15718, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16bf0 (main.1.sm_70.ptx:13905) @%p4909 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c58 (main.1.sm_70.ptx:13921) shfl.sync.idx.b32 %r3105|%p2157, %r15718, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16c78 (main.1.sm_70.ptx:13925) @%p4909 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ce0 (main.1.sm_70.ptx:13941) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16cf0 (main.1.sm_70.ptx:13943) @%p4913 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16cf8 (main.1.sm_70.ptx:13945) xor.b32 %r15781, %r6029, 135;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16d80 (main.1.sm_70.ptx:13964) @%p4915 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16de8 (main.1.sm_70.ptx:13980) shfl.sync.idx.b32 %r3120|%p2165, %r15790, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e08 (main.1.sm_70.ptx:13984) @%p4915 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e70 (main.1.sm_70.ptx:14000) shfl.sync.idx.b32 %r3124|%p2169, %r15790, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16e90 (main.1.sm_70.ptx:14004) @%p4915 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ef8 (main.1.sm_70.ptx:14020) shfl.sync.idx.b32 %r3128|%p2173, %r15790, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f18 (main.1.sm_70.ptx:14024) @%p4915 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f80 (main.1.sm_70.ptx:14040) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16f90 (main.1.sm_70.ptx:14042) @%p4919 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f98 (main.1.sm_70.ptx:14044) xor.b32 %r15853, %r6029, 136;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17020 (main.1.sm_70.ptx:14063) @%p4921 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17088 (main.1.sm_70.ptx:14079) shfl.sync.idx.b32 %r3143|%p2181, %r15862, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170a8 (main.1.sm_70.ptx:14083) @%p4921 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17110 (main.1.sm_70.ptx:14099) shfl.sync.idx.b32 %r3147|%p2185, %r15862, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17130 (main.1.sm_70.ptx:14103) @%p4921 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17198 (main.1.sm_70.ptx:14119) shfl.sync.idx.b32 %r3151|%p2189, %r15862, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x171b8 (main.1.sm_70.ptx:14123) @%p4921 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17220 (main.1.sm_70.ptx:14139) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17230 (main.1.sm_70.ptx:14141) @%p4925 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17238 (main.1.sm_70.ptx:14143) xor.b32 %r15925, %r6029, 137;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x172c0 (main.1.sm_70.ptx:14162) @%p4927 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17328 (main.1.sm_70.ptx:14178) shfl.sync.idx.b32 %r3166|%p2197, %r15934, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17348 (main.1.sm_70.ptx:14182) @%p4927 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173b0 (main.1.sm_70.ptx:14198) shfl.sync.idx.b32 %r3170|%p2201, %r15934, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x173d0 (main.1.sm_70.ptx:14202) @%p4927 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17438 (main.1.sm_70.ptx:14218) shfl.sync.idx.b32 %r3174|%p2205, %r15934, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x17458 (main.1.sm_70.ptx:14222) @%p4927 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174c0 (main.1.sm_70.ptx:14238) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x174d0 (main.1.sm_70.ptx:14240) @%p4931 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174d8 (main.1.sm_70.ptx:14242) xor.b32 %r15997, %r6029, 138;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x17560 (main.1.sm_70.ptx:14261) @%p4933 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175c8 (main.1.sm_70.ptx:14277) shfl.sync.idx.b32 %r3189|%p2213, %r16006, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x175e8 (main.1.sm_70.ptx:14281) @%p4933 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17650 (main.1.sm_70.ptx:14297) shfl.sync.idx.b32 %r3193|%p2217, %r16006, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x17670 (main.1.sm_70.ptx:14301) @%p4933 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176d8 (main.1.sm_70.ptx:14317) shfl.sync.idx.b32 %r3197|%p2221, %r16006, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x176f8 (main.1.sm_70.ptx:14321) @%p4933 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17760 (main.1.sm_70.ptx:14337) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x17770 (main.1.sm_70.ptx:14339) @%p4937 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17778 (main.1.sm_70.ptx:14341) xor.b32 %r16069, %r6029, 139;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17800 (main.1.sm_70.ptx:14360) @%p4939 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17868 (main.1.sm_70.ptx:14376) shfl.sync.idx.b32 %r3212|%p2229, %r16078, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x17888 (main.1.sm_70.ptx:14380) @%p4939 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178f0 (main.1.sm_70.ptx:14396) shfl.sync.idx.b32 %r3216|%p2233, %r16078, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17910 (main.1.sm_70.ptx:14400) @%p4939 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17978 (main.1.sm_70.ptx:14416) shfl.sync.idx.b32 %r3220|%p2237, %r16078, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x17998 (main.1.sm_70.ptx:14420) @%p4939 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a00 (main.1.sm_70.ptx:14436) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a10 (main.1.sm_70.ptx:14438) @%p4943 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a18 (main.1.sm_70.ptx:14440) xor.b32 %r16141, %r6029, 140;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17aa0 (main.1.sm_70.ptx:14459) @%p4945 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b08 (main.1.sm_70.ptx:14475) shfl.sync.idx.b32 %r3235|%p2245, %r16150, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b28 (main.1.sm_70.ptx:14479) @%p4945 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b90 (main.1.sm_70.ptx:14495) shfl.sync.idx.b32 %r3239|%p2249, %r16150, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17bb0 (main.1.sm_70.ptx:14499) @%p4945 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c18 (main.1.sm_70.ptx:14515) shfl.sync.idx.b32 %r3243|%p2253, %r16150, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c38 (main.1.sm_70.ptx:14519) @%p4945 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (main.1.sm_70.ptx:14535) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17cb0 (main.1.sm_70.ptx:14537) @%p4949 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cb8 (main.1.sm_70.ptx:14539) xor.b32 %r16213, %r6029, 141;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d40 (main.1.sm_70.ptx:14558) @%p4951 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17da8 (main.1.sm_70.ptx:14574) shfl.sync.idx.b32 %r3258|%p2261, %r16222, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17dc8 (main.1.sm_70.ptx:14578) @%p4951 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e30 (main.1.sm_70.ptx:14594) shfl.sync.idx.b32 %r3262|%p2265, %r16222, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e50 (main.1.sm_70.ptx:14598) @%p4951 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17eb8 (main.1.sm_70.ptx:14614) shfl.sync.idx.b32 %r3266|%p2269, %r16222, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17ed8 (main.1.sm_70.ptx:14618) @%p4951 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f40 (main.1.sm_70.ptx:14634) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17f50 (main.1.sm_70.ptx:14636) @%p4955 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f58 (main.1.sm_70.ptx:14638) xor.b32 %r16285, %r6029, 142;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x17fe0 (main.1.sm_70.ptx:14657) @%p4957 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18048 (main.1.sm_70.ptx:14673) shfl.sync.idx.b32 %r3281|%p2277, %r16294, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x18068 (main.1.sm_70.ptx:14677) @%p4957 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180d0 (main.1.sm_70.ptx:14693) shfl.sync.idx.b32 %r3285|%p2281, %r16294, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x180f0 (main.1.sm_70.ptx:14697) @%p4957 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18158 (main.1.sm_70.ptx:14713) shfl.sync.idx.b32 %r3289|%p2285, %r16294, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x18178 (main.1.sm_70.ptx:14717) @%p4957 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181e0 (main.1.sm_70.ptx:14733) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x181f0 (main.1.sm_70.ptx:14735) @%p4961 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181f8 (main.1.sm_70.ptx:14737) xor.b32 %r16357, %r6029, 143;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x18280 (main.1.sm_70.ptx:14756) @%p4963 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182e8 (main.1.sm_70.ptx:14772) shfl.sync.idx.b32 %r3304|%p2293, %r16366, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18308 (main.1.sm_70.ptx:14776) @%p4963 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18370 (main.1.sm_70.ptx:14792) shfl.sync.idx.b32 %r3308|%p2297, %r16366, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x18390 (main.1.sm_70.ptx:14796) @%p4963 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x183f8 (main.1.sm_70.ptx:14812) shfl.sync.idx.b32 %r3312|%p2301, %r16366, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18418 (main.1.sm_70.ptx:14816) @%p4963 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18480 (main.1.sm_70.ptx:14832) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x18490 (main.1.sm_70.ptx:14834) @%p4967 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18498 (main.1.sm_70.ptx:14836) xor.b32 %r16429, %r6029, 144;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18520 (main.1.sm_70.ptx:14855) @%p4969 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18588 (main.1.sm_70.ptx:14871) shfl.sync.idx.b32 %r3327|%p2309, %r16438, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185a8 (main.1.sm_70.ptx:14875) @%p4969 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18610 (main.1.sm_70.ptx:14891) shfl.sync.idx.b32 %r3331|%p2313, %r16438, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18630 (main.1.sm_70.ptx:14895) @%p4969 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18698 (main.1.sm_70.ptx:14911) shfl.sync.idx.b32 %r3335|%p2317, %r16438, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x186b8 (main.1.sm_70.ptx:14915) @%p4969 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18720 (main.1.sm_70.ptx:14931) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18730 (main.1.sm_70.ptx:14933) @%p4973 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18738 (main.1.sm_70.ptx:14935) xor.b32 %r16501, %r6029, 145;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x187c0 (main.1.sm_70.ptx:14954) @%p4975 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18828 (main.1.sm_70.ptx:14970) shfl.sync.idx.b32 %r3350|%p2325, %r16510, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18848 (main.1.sm_70.ptx:14974) @%p4975 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188b0 (main.1.sm_70.ptx:14990) shfl.sync.idx.b32 %r3354|%p2329, %r16510, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x188d0 (main.1.sm_70.ptx:14994) @%p4975 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18938 (main.1.sm_70.ptx:15010) shfl.sync.idx.b32 %r3358|%p2333, %r16510, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x18958 (main.1.sm_70.ptx:15014) @%p4975 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189c0 (main.1.sm_70.ptx:15030) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x189d0 (main.1.sm_70.ptx:15032) @%p4979 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189d8 (main.1.sm_70.ptx:15034) xor.b32 %r16573, %r6029, 146;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18a60 (main.1.sm_70.ptx:15053) @%p4981 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ac8 (main.1.sm_70.ptx:15069) shfl.sync.idx.b32 %r3373|%p2341, %r16582, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18ae8 (main.1.sm_70.ptx:15073) @%p4981 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b50 (main.1.sm_70.ptx:15089) shfl.sync.idx.b32 %r3377|%p2345, %r16582, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18b70 (main.1.sm_70.ptx:15093) @%p4981 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18bd8 (main.1.sm_70.ptx:15109) shfl.sync.idx.b32 %r3381|%p2349, %r16582, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18bf8 (main.1.sm_70.ptx:15113) @%p4981 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c60 (main.1.sm_70.ptx:15129) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18c70 (main.1.sm_70.ptx:15131) @%p4985 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c78 (main.1.sm_70.ptx:15133) xor.b32 %r16645, %r6029, 147;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d00 (main.1.sm_70.ptx:15152) @%p4987 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d68 (main.1.sm_70.ptx:15168) shfl.sync.idx.b32 %r3396|%p2357, %r16654, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18d88 (main.1.sm_70.ptx:15172) @%p4987 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18df0 (main.1.sm_70.ptx:15188) shfl.sync.idx.b32 %r3400|%p2361, %r16654, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e10 (main.1.sm_70.ptx:15192) @%p4987 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e78 (main.1.sm_70.ptx:15208) shfl.sync.idx.b32 %r3404|%p2365, %r16654, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18e98 (main.1.sm_70.ptx:15212) @%p4987 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f00 (main.1.sm_70.ptx:15228) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f10 (main.1.sm_70.ptx:15230) @%p4991 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f18 (main.1.sm_70.ptx:15232) xor.b32 %r16717, %r6029, 148;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fa0 (main.1.sm_70.ptx:15251) @%p4993 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19008 (main.1.sm_70.ptx:15267) shfl.sync.idx.b32 %r3419|%p2373, %r16726, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19028 (main.1.sm_70.ptx:15271) @%p4993 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19090 (main.1.sm_70.ptx:15287) shfl.sync.idx.b32 %r3423|%p2377, %r16726, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190b0 (main.1.sm_70.ptx:15291) @%p4993 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19118 (main.1.sm_70.ptx:15307) shfl.sync.idx.b32 %r3427|%p2381, %r16726, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19138 (main.1.sm_70.ptx:15311) @%p4993 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191a0 (main.1.sm_70.ptx:15327) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x191b0 (main.1.sm_70.ptx:15329) @%p4997 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191b8 (main.1.sm_70.ptx:15331) xor.b32 %r16789, %r6029, 149;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19240 (main.1.sm_70.ptx:15350) @%p4999 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192a8 (main.1.sm_70.ptx:15366) shfl.sync.idx.b32 %r3442|%p2389, %r16798, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x192c8 (main.1.sm_70.ptx:15370) @%p4999 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19330 (main.1.sm_70.ptx:15386) shfl.sync.idx.b32 %r3446|%p2393, %r16798, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19350 (main.1.sm_70.ptx:15390) @%p4999 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193b8 (main.1.sm_70.ptx:15406) shfl.sync.idx.b32 %r3450|%p2397, %r16798, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x193d8 (main.1.sm_70.ptx:15410) @%p4999 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19440 (main.1.sm_70.ptx:15426) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x19450 (main.1.sm_70.ptx:15428) @%p5003 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19458 (main.1.sm_70.ptx:15430) xor.b32 %r16861, %r6029, 150;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x194e0 (main.1.sm_70.ptx:15449) @%p5005 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19548 (main.1.sm_70.ptx:15465) shfl.sync.idx.b32 %r3465|%p2405, %r16870, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x19568 (main.1.sm_70.ptx:15469) @%p5005 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195d0 (main.1.sm_70.ptx:15485) shfl.sync.idx.b32 %r3469|%p2409, %r16870, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x195f0 (main.1.sm_70.ptx:15489) @%p5005 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19658 (main.1.sm_70.ptx:15505) shfl.sync.idx.b32 %r3473|%p2413, %r16870, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x19678 (main.1.sm_70.ptx:15509) @%p5005 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196e0 (main.1.sm_70.ptx:15525) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x196f0 (main.1.sm_70.ptx:15527) @%p5009 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196f8 (main.1.sm_70.ptx:15529) xor.b32 %r16933, %r6029, 151;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x19780 (main.1.sm_70.ptx:15548) @%p5011 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197e8 (main.1.sm_70.ptx:15564) shfl.sync.idx.b32 %r3488|%p2421, %r16942, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19808 (main.1.sm_70.ptx:15568) @%p5011 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19870 (main.1.sm_70.ptx:15584) shfl.sync.idx.b32 %r3492|%p2425, %r16942, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x19890 (main.1.sm_70.ptx:15588) @%p5011 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198f8 (main.1.sm_70.ptx:15604) shfl.sync.idx.b32 %r3496|%p2429, %r16942, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19918 (main.1.sm_70.ptx:15608) @%p5011 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19980 (main.1.sm_70.ptx:15624) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x19990 (main.1.sm_70.ptx:15626) @%p5015 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19998 (main.1.sm_70.ptx:15628) xor.b32 %r17005, %r6029, 152;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a20 (main.1.sm_70.ptx:15647) @%p5017 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a88 (main.1.sm_70.ptx:15663) shfl.sync.idx.b32 %r3511|%p2437, %r17014, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19aa8 (main.1.sm_70.ptx:15667) @%p5017 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b10 (main.1.sm_70.ptx:15683) shfl.sync.idx.b32 %r3515|%p2441, %r17014, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b30 (main.1.sm_70.ptx:15687) @%p5017 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b98 (main.1.sm_70.ptx:15703) shfl.sync.idx.b32 %r3519|%p2445, %r17014, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19bb8 (main.1.sm_70.ptx:15707) @%p5017 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c20 (main.1.sm_70.ptx:15723) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c30 (main.1.sm_70.ptx:15725) @%p5021 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c38 (main.1.sm_70.ptx:15727) xor.b32 %r17077, %r6029, 153;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19cc0 (main.1.sm_70.ptx:15746) @%p5023 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d28 (main.1.sm_70.ptx:15762) shfl.sync.idx.b32 %r3534|%p2453, %r17086, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d48 (main.1.sm_70.ptx:15766) @%p5023 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19db0 (main.1.sm_70.ptx:15782) shfl.sync.idx.b32 %r3538|%p2457, %r17086, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19dd0 (main.1.sm_70.ptx:15786) @%p5023 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e38 (main.1.sm_70.ptx:15802) shfl.sync.idx.b32 %r3542|%p2461, %r17086, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19e58 (main.1.sm_70.ptx:15806) @%p5023 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ec0 (main.1.sm_70.ptx:15822) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19ed0 (main.1.sm_70.ptx:15824) @%p5027 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ed8 (main.1.sm_70.ptx:15826) xor.b32 %r17149, %r6029, 154;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19f60 (main.1.sm_70.ptx:15845) @%p5029 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fc8 (main.1.sm_70.ptx:15861) shfl.sync.idx.b32 %r3557|%p2469, %r17158, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x19fe8 (main.1.sm_70.ptx:15865) @%p5029 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a050 (main.1.sm_70.ptx:15881) shfl.sync.idx.b32 %r3561|%p2473, %r17158, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a070 (main.1.sm_70.ptx:15885) @%p5029 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0d8 (main.1.sm_70.ptx:15901) shfl.sync.idx.b32 %r3565|%p2477, %r17158, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a0f8 (main.1.sm_70.ptx:15905) @%p5029 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a160 (main.1.sm_70.ptx:15921) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a170 (main.1.sm_70.ptx:15923) @%p5033 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a178 (main.1.sm_70.ptx:15925) xor.b32 %r17221, %r6029, 155;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a200 (main.1.sm_70.ptx:15944) @%p5035 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a268 (main.1.sm_70.ptx:15960) shfl.sync.idx.b32 %r3580|%p2485, %r17230, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a288 (main.1.sm_70.ptx:15964) @%p5035 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a2f0 (main.1.sm_70.ptx:15980) shfl.sync.idx.b32 %r3584|%p2489, %r17230, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a310 (main.1.sm_70.ptx:15984) @%p5035 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a378 (main.1.sm_70.ptx:16000) shfl.sync.idx.b32 %r3588|%p2493, %r17230, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a398 (main.1.sm_70.ptx:16004) @%p5035 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a400 (main.1.sm_70.ptx:16020) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a410 (main.1.sm_70.ptx:16022) @%p5039 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a418 (main.1.sm_70.ptx:16024) xor.b32 %r17293, %r6029, 156;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4a0 (main.1.sm_70.ptx:16043) @%p5041 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a508 (main.1.sm_70.ptx:16059) shfl.sync.idx.b32 %r3603|%p2501, %r17302, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a528 (main.1.sm_70.ptx:16063) @%p5041 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a590 (main.1.sm_70.ptx:16079) shfl.sync.idx.b32 %r3607|%p2505, %r17302, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5b0 (main.1.sm_70.ptx:16083) @%p5041 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a618 (main.1.sm_70.ptx:16099) shfl.sync.idx.b32 %r3611|%p2509, %r17302, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a638 (main.1.sm_70.ptx:16103) @%p5041 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6a0 (main.1.sm_70.ptx:16119) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a6b0 (main.1.sm_70.ptx:16121) @%p5045 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6b8 (main.1.sm_70.ptx:16123) xor.b32 %r17365, %r6029, 157;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a740 (main.1.sm_70.ptx:16142) @%p5047 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7a8 (main.1.sm_70.ptx:16158) shfl.sync.idx.b32 %r3626|%p2517, %r17374, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a7c8 (main.1.sm_70.ptx:16162) @%p5047 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a830 (main.1.sm_70.ptx:16178) shfl.sync.idx.b32 %r3630|%p2521, %r17374, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a850 (main.1.sm_70.ptx:16182) @%p5047 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8b8 (main.1.sm_70.ptx:16198) shfl.sync.idx.b32 %r3634|%p2525, %r17374, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a8d8 (main.1.sm_70.ptx:16202) @%p5047 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a940 (main.1.sm_70.ptx:16218) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a950 (main.1.sm_70.ptx:16220) @%p5051 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a958 (main.1.sm_70.ptx:16222) xor.b32 %r17437, %r6029, 158;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1a9e0 (main.1.sm_70.ptx:16241) @%p5053 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa48 (main.1.sm_70.ptx:16257) shfl.sync.idx.b32 %r3649|%p2533, %r17446, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aa68 (main.1.sm_70.ptx:16261) @%p5053 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aad0 (main.1.sm_70.ptx:16277) shfl.sync.idx.b32 %r3653|%p2537, %r17446, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1aaf0 (main.1.sm_70.ptx:16281) @%p5053 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab58 (main.1.sm_70.ptx:16297) shfl.sync.idx.b32 %r3657|%p2541, %r17446, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1ab78 (main.1.sm_70.ptx:16301) @%p5053 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abe0 (main.1.sm_70.ptx:16317) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1abf0 (main.1.sm_70.ptx:16319) @%p5057 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abf8 (main.1.sm_70.ptx:16321) xor.b32 %r17509, %r6029, 159;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1ac80 (main.1.sm_70.ptx:16340) @%p5059 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ace8 (main.1.sm_70.ptx:16356) shfl.sync.idx.b32 %r3672|%p2549, %r17518, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad08 (main.1.sm_70.ptx:16360) @%p5059 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad70 (main.1.sm_70.ptx:16376) shfl.sync.idx.b32 %r3676|%p2553, %r17518, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1ad90 (main.1.sm_70.ptx:16380) @%p5059 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1adf8 (main.1.sm_70.ptx:16396) shfl.sync.idx.b32 %r3680|%p2557, %r17518, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae18 (main.1.sm_70.ptx:16400) @%p5059 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae80 (main.1.sm_70.ptx:16416) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1ae90 (main.1.sm_70.ptx:16418) @%p5063 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae98 (main.1.sm_70.ptx:16420) xor.b32 %r17581, %r6029, 160;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af20 (main.1.sm_70.ptx:16439) @%p5065 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af88 (main.1.sm_70.ptx:16455) shfl.sync.idx.b32 %r3695|%p2565, %r17590, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1afa8 (main.1.sm_70.ptx:16459) @%p5065 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b010 (main.1.sm_70.ptx:16475) shfl.sync.idx.b32 %r3699|%p2569, %r17590, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b030 (main.1.sm_70.ptx:16479) @%p5065 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b098 (main.1.sm_70.ptx:16495) shfl.sync.idx.b32 %r3703|%p2573, %r17590, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b0b8 (main.1.sm_70.ptx:16499) @%p5065 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b120 (main.1.sm_70.ptx:16515) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b130 (main.1.sm_70.ptx:16517) @%p5069 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b138 (main.1.sm_70.ptx:16519) xor.b32 %r17653, %r6029, 161;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b1c0 (main.1.sm_70.ptx:16538) @%p5071 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b228 (main.1.sm_70.ptx:16554) shfl.sync.idx.b32 %r3718|%p2581, %r17662, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b248 (main.1.sm_70.ptx:16558) @%p5071 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b0 (main.1.sm_70.ptx:16574) shfl.sync.idx.b32 %r3722|%p2585, %r17662, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b2d0 (main.1.sm_70.ptx:16578) @%p5071 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b338 (main.1.sm_70.ptx:16594) shfl.sync.idx.b32 %r3726|%p2589, %r17662, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b358 (main.1.sm_70.ptx:16598) @%p5071 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c0 (main.1.sm_70.ptx:16614) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b3d0 (main.1.sm_70.ptx:16616) @%p5075 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3d8 (main.1.sm_70.ptx:16618) xor.b32 %r17725, %r6029, 162;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b460 (main.1.sm_70.ptx:16637) @%p5077 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4c8 (main.1.sm_70.ptx:16653) shfl.sync.idx.b32 %r3741|%p2597, %r17734, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b4e8 (main.1.sm_70.ptx:16657) @%p5077 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b550 (main.1.sm_70.ptx:16673) shfl.sync.idx.b32 %r3745|%p2601, %r17734, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b570 (main.1.sm_70.ptx:16677) @%p5077 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5d8 (main.1.sm_70.ptx:16693) shfl.sync.idx.b32 %r3749|%p2605, %r17734, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b5f8 (main.1.sm_70.ptx:16697) @%p5077 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b660 (main.1.sm_70.ptx:16713) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b670 (main.1.sm_70.ptx:16715) @%p5081 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b678 (main.1.sm_70.ptx:16717) xor.b32 %r17797, %r6029, 163;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b700 (main.1.sm_70.ptx:16736) @%p5083 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b768 (main.1.sm_70.ptx:16752) shfl.sync.idx.b32 %r3764|%p2613, %r17806, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b788 (main.1.sm_70.ptx:16756) @%p5083 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b7f0 (main.1.sm_70.ptx:16772) shfl.sync.idx.b32 %r3768|%p2617, %r17806, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b810 (main.1.sm_70.ptx:16776) @%p5083 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b878 (main.1.sm_70.ptx:16792) shfl.sync.idx.b32 %r3772|%p2621, %r17806, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b898 (main.1.sm_70.ptx:16796) @%p5083 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b900 (main.1.sm_70.ptx:16812) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b910 (main.1.sm_70.ptx:16814) @%p5087 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b918 (main.1.sm_70.ptx:16816) xor.b32 %r17869, %r6029, 164;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9a0 (main.1.sm_70.ptx:16835) @%p5089 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba08 (main.1.sm_70.ptx:16851) shfl.sync.idx.b32 %r3787|%p2629, %r17878, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba28 (main.1.sm_70.ptx:16855) @%p5089 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba90 (main.1.sm_70.ptx:16871) shfl.sync.idx.b32 %r3791|%p2633, %r17878, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bab0 (main.1.sm_70.ptx:16875) @%p5089 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb18 (main.1.sm_70.ptx:16891) shfl.sync.idx.b32 %r3795|%p2637, %r17878, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb38 (main.1.sm_70.ptx:16895) @%p5089 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bba0 (main.1.sm_70.ptx:16911) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bbb0 (main.1.sm_70.ptx:16913) @%p5093 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbb8 (main.1.sm_70.ptx:16915) xor.b32 %r17941, %r6029, 165;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc40 (main.1.sm_70.ptx:16934) @%p5095 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bca8 (main.1.sm_70.ptx:16950) shfl.sync.idx.b32 %r3810|%p2645, %r17950, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bcc8 (main.1.sm_70.ptx:16954) @%p5095 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd30 (main.1.sm_70.ptx:16970) shfl.sync.idx.b32 %r3814|%p2649, %r17950, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd50 (main.1.sm_70.ptx:16974) @%p5095 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bdb8 (main.1.sm_70.ptx:16990) shfl.sync.idx.b32 %r3818|%p2653, %r17950, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1bdd8 (main.1.sm_70.ptx:16994) @%p5095 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be40 (main.1.sm_70.ptx:17010) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1be50 (main.1.sm_70.ptx:17012) @%p5099 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be58 (main.1.sm_70.ptx:17014) xor.b32 %r18013, %r6029, 166;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bee0 (main.1.sm_70.ptx:17033) @%p5101 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf48 (main.1.sm_70.ptx:17049) shfl.sync.idx.b32 %r3833|%p2661, %r18022, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bf68 (main.1.sm_70.ptx:17053) @%p5101 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfd0 (main.1.sm_70.ptx:17069) shfl.sync.idx.b32 %r3837|%p2665, %r18022, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1bff0 (main.1.sm_70.ptx:17073) @%p5101 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c058 (main.1.sm_70.ptx:17089) shfl.sync.idx.b32 %r3841|%p2669, %r18022, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c078 (main.1.sm_70.ptx:17093) @%p5101 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0e0 (main.1.sm_70.ptx:17109) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c0f0 (main.1.sm_70.ptx:17111) @%p5105 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0f8 (main.1.sm_70.ptx:17113) xor.b32 %r18085, %r6029, 167;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c180 (main.1.sm_70.ptx:17132) @%p5107 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1e8 (main.1.sm_70.ptx:17148) shfl.sync.idx.b32 %r3856|%p2677, %r18094, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c208 (main.1.sm_70.ptx:17152) @%p5107 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c270 (main.1.sm_70.ptx:17168) shfl.sync.idx.b32 %r3860|%p2681, %r18094, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c290 (main.1.sm_70.ptx:17172) @%p5107 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c2f8 (main.1.sm_70.ptx:17188) shfl.sync.idx.b32 %r3864|%p2685, %r18094, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c318 (main.1.sm_70.ptx:17192) @%p5107 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c380 (main.1.sm_70.ptx:17208) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c390 (main.1.sm_70.ptx:17210) @%p5111 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c398 (main.1.sm_70.ptx:17212) xor.b32 %r18157, %r6029, 168;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c420 (main.1.sm_70.ptx:17231) @%p5113 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c488 (main.1.sm_70.ptx:17247) shfl.sync.idx.b32 %r3879|%p2693, %r18166, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4a8 (main.1.sm_70.ptx:17251) @%p5113 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c510 (main.1.sm_70.ptx:17267) shfl.sync.idx.b32 %r3883|%p2697, %r18166, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c530 (main.1.sm_70.ptx:17271) @%p5113 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c598 (main.1.sm_70.ptx:17287) shfl.sync.idx.b32 %r3887|%p2701, %r18166, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c5b8 (main.1.sm_70.ptx:17291) @%p5113 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c620 (main.1.sm_70.ptx:17307) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c630 (main.1.sm_70.ptx:17309) @%p5117 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c638 (main.1.sm_70.ptx:17311) xor.b32 %r18229, %r6029, 169;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c6c0 (main.1.sm_70.ptx:17330) @%p5119 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c728 (main.1.sm_70.ptx:17346) shfl.sync.idx.b32 %r3902|%p2709, %r18238, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c748 (main.1.sm_70.ptx:17350) @%p5119 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7b0 (main.1.sm_70.ptx:17366) shfl.sync.idx.b32 %r3906|%p2713, %r18238, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c7d0 (main.1.sm_70.ptx:17370) @%p5119 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c838 (main.1.sm_70.ptx:17386) shfl.sync.idx.b32 %r3910|%p2717, %r18238, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c858 (main.1.sm_70.ptx:17390) @%p5119 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8c0 (main.1.sm_70.ptx:17406) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c8d0 (main.1.sm_70.ptx:17408) @%p5123 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8d8 (main.1.sm_70.ptx:17410) xor.b32 %r18301, %r6029, 170;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c960 (main.1.sm_70.ptx:17429) @%p5125 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9c8 (main.1.sm_70.ptx:17445) shfl.sync.idx.b32 %r3925|%p2725, %r18310, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1c9e8 (main.1.sm_70.ptx:17449) @%p5125 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca50 (main.1.sm_70.ptx:17465) shfl.sync.idx.b32 %r3929|%p2729, %r18310, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1ca70 (main.1.sm_70.ptx:17469) @%p5125 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cad8 (main.1.sm_70.ptx:17485) shfl.sync.idx.b32 %r3933|%p2733, %r18310, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1caf8 (main.1.sm_70.ptx:17489) @%p5125 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb60 (main.1.sm_70.ptx:17505) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cb70 (main.1.sm_70.ptx:17507) @%p5129 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb78 (main.1.sm_70.ptx:17509) xor.b32 %r18373, %r6029, 171;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc00 (main.1.sm_70.ptx:17528) @%p5131 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc68 (main.1.sm_70.ptx:17544) shfl.sync.idx.b32 %r3948|%p2741, %r18382, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1cc88 (main.1.sm_70.ptx:17548) @%p5131 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ccf0 (main.1.sm_70.ptx:17564) shfl.sync.idx.b32 %r3952|%p2745, %r18382, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd10 (main.1.sm_70.ptx:17568) @%p5131 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd78 (main.1.sm_70.ptx:17584) shfl.sync.idx.b32 %r3956|%p2749, %r18382, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cd98 (main.1.sm_70.ptx:17588) @%p5131 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce00 (main.1.sm_70.ptx:17604) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce10 (main.1.sm_70.ptx:17606) @%p5135 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce18 (main.1.sm_70.ptx:17608) xor.b32 %r18445, %r6029, 172;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cea0 (main.1.sm_70.ptx:17627) @%p5137 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf08 (main.1.sm_70.ptx:17643) shfl.sync.idx.b32 %r3971|%p2757, %r18454, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf28 (main.1.sm_70.ptx:17647) @%p5137 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf90 (main.1.sm_70.ptx:17663) shfl.sync.idx.b32 %r3975|%p2761, %r18454, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cfb0 (main.1.sm_70.ptx:17667) @%p5137 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d018 (main.1.sm_70.ptx:17683) shfl.sync.idx.b32 %r3979|%p2765, %r18454, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d038 (main.1.sm_70.ptx:17687) @%p5137 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0a0 (main.1.sm_70.ptx:17703) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d0b0 (main.1.sm_70.ptx:17705) @%p5141 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0b8 (main.1.sm_70.ptx:17707) xor.b32 %r18517, %r6029, 173;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d140 (main.1.sm_70.ptx:17726) @%p5143 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1a8 (main.1.sm_70.ptx:17742) shfl.sync.idx.b32 %r3994|%p2773, %r18526, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d1c8 (main.1.sm_70.ptx:17746) @%p5143 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d230 (main.1.sm_70.ptx:17762) shfl.sync.idx.b32 %r3998|%p2777, %r18526, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d250 (main.1.sm_70.ptx:17766) @%p5143 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2b8 (main.1.sm_70.ptx:17782) shfl.sync.idx.b32 %r4002|%p2781, %r18526, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d2d8 (main.1.sm_70.ptx:17786) @%p5143 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d340 (main.1.sm_70.ptx:17802) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d350 (main.1.sm_70.ptx:17804) @%p5147 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d358 (main.1.sm_70.ptx:17806) xor.b32 %r18589, %r6029, 174;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d3e0 (main.1.sm_70.ptx:17825) @%p5149 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d448 (main.1.sm_70.ptx:17841) shfl.sync.idx.b32 %r4017|%p2789, %r18598, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d468 (main.1.sm_70.ptx:17845) @%p5149 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4d0 (main.1.sm_70.ptx:17861) shfl.sync.idx.b32 %r4021|%p2793, %r18598, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d4f0 (main.1.sm_70.ptx:17865) @%p5149 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d558 (main.1.sm_70.ptx:17881) shfl.sync.idx.b32 %r4025|%p2797, %r18598, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d578 (main.1.sm_70.ptx:17885) @%p5149 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5e0 (main.1.sm_70.ptx:17901) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d5f0 (main.1.sm_70.ptx:17903) @%p5153 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5f8 (main.1.sm_70.ptx:17905) xor.b32 %r18661, %r6029, 175;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d680 (main.1.sm_70.ptx:17924) @%p5155 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6e8 (main.1.sm_70.ptx:17940) shfl.sync.idx.b32 %r4040|%p2805, %r18670, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d708 (main.1.sm_70.ptx:17944) @%p5155 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (main.1.sm_70.ptx:17960) shfl.sync.idx.b32 %r4044|%p2809, %r18670, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d790 (main.1.sm_70.ptx:17964) @%p5155 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7f8 (main.1.sm_70.ptx:17980) shfl.sync.idx.b32 %r4048|%p2813, %r18670, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d818 (main.1.sm_70.ptx:17984) @%p5155 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d880 (main.1.sm_70.ptx:18000) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d890 (main.1.sm_70.ptx:18002) @%p5159 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d898 (main.1.sm_70.ptx:18004) xor.b32 %r18733, %r6029, 176;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d920 (main.1.sm_70.ptx:18023) @%p5161 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d988 (main.1.sm_70.ptx:18039) shfl.sync.idx.b32 %r4063|%p2821, %r18742, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9a8 (main.1.sm_70.ptx:18043) @%p5161 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da10 (main.1.sm_70.ptx:18059) shfl.sync.idx.b32 %r4067|%p2825, %r18742, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da30 (main.1.sm_70.ptx:18063) @%p5161 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (main.1.sm_70.ptx:18079) shfl.sync.idx.b32 %r4071|%p2829, %r18742, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1dab8 (main.1.sm_70.ptx:18083) @%p5161 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db20 (main.1.sm_70.ptx:18099) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db30 (main.1.sm_70.ptx:18101) @%p5165 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db38 (main.1.sm_70.ptx:18103) xor.b32 %r18805, %r6029, 177;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dbc0 (main.1.sm_70.ptx:18122) @%p5167 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc28 (main.1.sm_70.ptx:18138) shfl.sync.idx.b32 %r4086|%p2837, %r18814, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc48 (main.1.sm_70.ptx:18142) @%p5167 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dcb0 (main.1.sm_70.ptx:18158) shfl.sync.idx.b32 %r4090|%p2841, %r18814, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dcd0 (main.1.sm_70.ptx:18162) @%p5167 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd38 (main.1.sm_70.ptx:18178) shfl.sync.idx.b32 %r4094|%p2845, %r18814, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dd58 (main.1.sm_70.ptx:18182) @%p5167 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddc0 (main.1.sm_70.ptx:18198) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1ddd0 (main.1.sm_70.ptx:18200) @%p5171 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddd8 (main.1.sm_70.ptx:18202) xor.b32 %r18877, %r6029, 178;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1de60 (main.1.sm_70.ptx:18221) @%p5173 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dec8 (main.1.sm_70.ptx:18237) shfl.sync.idx.b32 %r4109|%p2853, %r18886, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1dee8 (main.1.sm_70.ptx:18241) @%p5173 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df50 (main.1.sm_70.ptx:18257) shfl.sync.idx.b32 %r4113|%p2857, %r18886, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1df70 (main.1.sm_70.ptx:18261) @%p5173 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfd8 (main.1.sm_70.ptx:18277) shfl.sync.idx.b32 %r4117|%p2861, %r18886, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1dff8 (main.1.sm_70.ptx:18281) @%p5173 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e060 (main.1.sm_70.ptx:18297) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e070 (main.1.sm_70.ptx:18299) @%p5177 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e078 (main.1.sm_70.ptx:18301) xor.b32 %r18949, %r6029, 179;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e100 (main.1.sm_70.ptx:18320) @%p5179 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e168 (main.1.sm_70.ptx:18336) shfl.sync.idx.b32 %r4132|%p2869, %r18958, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e188 (main.1.sm_70.ptx:18340) @%p5179 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e1f0 (main.1.sm_70.ptx:18356) shfl.sync.idx.b32 %r4136|%p2873, %r18958, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e210 (main.1.sm_70.ptx:18360) @%p5179 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e278 (main.1.sm_70.ptx:18376) shfl.sync.idx.b32 %r4140|%p2877, %r18958, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e298 (main.1.sm_70.ptx:18380) @%p5179 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e300 (main.1.sm_70.ptx:18396) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e310 (main.1.sm_70.ptx:18398) @%p5183 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e318 (main.1.sm_70.ptx:18400) xor.b32 %r19021, %r6029, 180;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3a0 (main.1.sm_70.ptx:18419) @%p5185 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e408 (main.1.sm_70.ptx:18435) shfl.sync.idx.b32 %r4155|%p2885, %r19030, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e428 (main.1.sm_70.ptx:18439) @%p5185 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e490 (main.1.sm_70.ptx:18455) shfl.sync.idx.b32 %r4159|%p2889, %r19030, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4b0 (main.1.sm_70.ptx:18459) @%p5185 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e518 (main.1.sm_70.ptx:18475) shfl.sync.idx.b32 %r4163|%p2893, %r19030, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e538 (main.1.sm_70.ptx:18479) @%p5185 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a0 (main.1.sm_70.ptx:18495) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e5b0 (main.1.sm_70.ptx:18497) @%p5189 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5b8 (main.1.sm_70.ptx:18499) xor.b32 %r19093, %r6029, 181;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e640 (main.1.sm_70.ptx:18518) @%p5191 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6a8 (main.1.sm_70.ptx:18534) shfl.sync.idx.b32 %r4178|%p2901, %r19102, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e6c8 (main.1.sm_70.ptx:18538) @%p5191 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e730 (main.1.sm_70.ptx:18554) shfl.sync.idx.b32 %r4182|%p2905, %r19102, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e750 (main.1.sm_70.ptx:18558) @%p5191 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7b8 (main.1.sm_70.ptx:18574) shfl.sync.idx.b32 %r4186|%p2909, %r19102, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e7d8 (main.1.sm_70.ptx:18578) @%p5191 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e840 (main.1.sm_70.ptx:18594) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e850 (main.1.sm_70.ptx:18596) @%p5195 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e858 (main.1.sm_70.ptx:18598) xor.b32 %r19165, %r6029, 182;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e8e0 (main.1.sm_70.ptx:18617) @%p5197 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e948 (main.1.sm_70.ptx:18633) shfl.sync.idx.b32 %r4201|%p2917, %r19174, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e968 (main.1.sm_70.ptx:18637) @%p5197 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e9d0 (main.1.sm_70.ptx:18653) shfl.sync.idx.b32 %r4205|%p2921, %r19174, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1e9f0 (main.1.sm_70.ptx:18657) @%p5197 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea58 (main.1.sm_70.ptx:18673) shfl.sync.idx.b32 %r4209|%p2925, %r19174, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1ea78 (main.1.sm_70.ptx:18677) @%p5197 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eae0 (main.1.sm_70.ptx:18693) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eaf0 (main.1.sm_70.ptx:18695) @%p5201 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eaf8 (main.1.sm_70.ptx:18697) xor.b32 %r19237, %r6029, 183;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1eb80 (main.1.sm_70.ptx:18716) @%p5203 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebe8 (main.1.sm_70.ptx:18732) shfl.sync.idx.b32 %r4224|%p2933, %r19246, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec08 (main.1.sm_70.ptx:18736) @%p5203 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec70 (main.1.sm_70.ptx:18752) shfl.sync.idx.b32 %r4228|%p2937, %r19246, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ec90 (main.1.sm_70.ptx:18756) @%p5203 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ecf8 (main.1.sm_70.ptx:18772) shfl.sync.idx.b32 %r4232|%p2941, %r19246, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed18 (main.1.sm_70.ptx:18776) @%p5203 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed80 (main.1.sm_70.ptx:18792) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1ed90 (main.1.sm_70.ptx:18794) @%p5207 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed98 (main.1.sm_70.ptx:18796) xor.b32 %r19309, %r6029, 184;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee20 (main.1.sm_70.ptx:18815) @%p5209 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee88 (main.1.sm_70.ptx:18831) shfl.sync.idx.b32 %r4247|%p2949, %r19318, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eea8 (main.1.sm_70.ptx:18835) @%p5209 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef10 (main.1.sm_70.ptx:18851) shfl.sync.idx.b32 %r4251|%p2953, %r19318, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef30 (main.1.sm_70.ptx:18855) @%p5209 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef98 (main.1.sm_70.ptx:18871) shfl.sync.idx.b32 %r4255|%p2957, %r19318, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1efb8 (main.1.sm_70.ptx:18875) @%p5209 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f020 (main.1.sm_70.ptx:18891) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f030 (main.1.sm_70.ptx:18893) @%p5213 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f038 (main.1.sm_70.ptx:18895) xor.b32 %r19381, %r6029, 185;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f0c0 (main.1.sm_70.ptx:18914) @%p5215 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f128 (main.1.sm_70.ptx:18930) shfl.sync.idx.b32 %r4270|%p2965, %r19390, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f148 (main.1.sm_70.ptx:18934) @%p5215 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1b0 (main.1.sm_70.ptx:18950) shfl.sync.idx.b32 %r4274|%p2969, %r19390, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f1d0 (main.1.sm_70.ptx:18954) @%p5215 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f238 (main.1.sm_70.ptx:18970) shfl.sync.idx.b32 %r4278|%p2973, %r19390, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f258 (main.1.sm_70.ptx:18974) @%p5215 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c0 (main.1.sm_70.ptx:18990) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f2d0 (main.1.sm_70.ptx:18992) @%p5219 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2d8 (main.1.sm_70.ptx:18994) xor.b32 %r19453, %r6029, 186;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f360 (main.1.sm_70.ptx:19013) @%p5221 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3c8 (main.1.sm_70.ptx:19029) shfl.sync.idx.b32 %r4293|%p2981, %r19462, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f3e8 (main.1.sm_70.ptx:19033) @%p5221 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f450 (main.1.sm_70.ptx:19049) shfl.sync.idx.b32 %r4297|%p2985, %r19462, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f470 (main.1.sm_70.ptx:19053) @%p5221 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4d8 (main.1.sm_70.ptx:19069) shfl.sync.idx.b32 %r4301|%p2989, %r19462, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f4f8 (main.1.sm_70.ptx:19073) @%p5221 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f560 (main.1.sm_70.ptx:19089) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f570 (main.1.sm_70.ptx:19091) @%p5225 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f578 (main.1.sm_70.ptx:19093) xor.b32 %r19525, %r6029, 187;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f600 (main.1.sm_70.ptx:19112) @%p5227 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f668 (main.1.sm_70.ptx:19128) shfl.sync.idx.b32 %r4316|%p2997, %r19534, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f688 (main.1.sm_70.ptx:19132) @%p5227 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f6f0 (main.1.sm_70.ptx:19148) shfl.sync.idx.b32 %r4320|%p3001, %r19534, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f710 (main.1.sm_70.ptx:19152) @%p5227 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f778 (main.1.sm_70.ptx:19168) shfl.sync.idx.b32 %r4324|%p3005, %r19534, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f798 (main.1.sm_70.ptx:19172) @%p5227 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f800 (main.1.sm_70.ptx:19188) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f810 (main.1.sm_70.ptx:19190) @%p5231 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f818 (main.1.sm_70.ptx:19192) xor.b32 %r19597, %r6029, 188;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8a0 (main.1.sm_70.ptx:19211) @%p5233 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f908 (main.1.sm_70.ptx:19227) shfl.sync.idx.b32 %r4339|%p3013, %r19606, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f928 (main.1.sm_70.ptx:19231) @%p5233 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f990 (main.1.sm_70.ptx:19247) shfl.sync.idx.b32 %r4343|%p3017, %r19606, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9b0 (main.1.sm_70.ptx:19251) @%p5233 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa18 (main.1.sm_70.ptx:19267) shfl.sync.idx.b32 %r4347|%p3021, %r19606, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa38 (main.1.sm_70.ptx:19271) @%p5233 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1faa0 (main.1.sm_70.ptx:19287) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fab0 (main.1.sm_70.ptx:19289) @%p5237 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fab8 (main.1.sm_70.ptx:19291) xor.b32 %r19669, %r6029, 189;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb40 (main.1.sm_70.ptx:19310) @%p5239 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fba8 (main.1.sm_70.ptx:19326) shfl.sync.idx.b32 %r4362|%p3029, %r19678, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fbc8 (main.1.sm_70.ptx:19330) @%p5239 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc30 (main.1.sm_70.ptx:19346) shfl.sync.idx.b32 %r4366|%p3033, %r19678, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc50 (main.1.sm_70.ptx:19350) @%p5239 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fcb8 (main.1.sm_70.ptx:19366) shfl.sync.idx.b32 %r4370|%p3037, %r19678, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fcd8 (main.1.sm_70.ptx:19370) @%p5239 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd40 (main.1.sm_70.ptx:19386) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fd50 (main.1.sm_70.ptx:19388) @%p5243 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd58 (main.1.sm_70.ptx:19390) xor.b32 %r19741, %r6029, 190;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fde0 (main.1.sm_70.ptx:19409) @%p5245 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe48 (main.1.sm_70.ptx:19425) shfl.sync.idx.b32 %r4385|%p3045, %r19750, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fe68 (main.1.sm_70.ptx:19429) @%p5245 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fed0 (main.1.sm_70.ptx:19445) shfl.sync.idx.b32 %r4389|%p3049, %r19750, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1fef0 (main.1.sm_70.ptx:19449) @%p5245 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff58 (main.1.sm_70.ptx:19465) shfl.sync.idx.b32 %r4393|%p3053, %r19750, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ff78 (main.1.sm_70.ptx:19469) @%p5245 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffe0 (main.1.sm_70.ptx:19485) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x1fff0 (main.1.sm_70.ptx:19487) @%p5249 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fff8 (main.1.sm_70.ptx:19489) xor.b32 %r19813, %r6029, 191;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x20080 (main.1.sm_70.ptx:19508) @%p5251 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200e8 (main.1.sm_70.ptx:19524) shfl.sync.idx.b32 %r4408|%p3061, %r19822, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20108 (main.1.sm_70.ptx:19528) @%p5251 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20170 (main.1.sm_70.ptx:19544) shfl.sync.idx.b32 %r4412|%p3065, %r19822, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x20190 (main.1.sm_70.ptx:19548) @%p5251 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x201f8 (main.1.sm_70.ptx:19564) shfl.sync.idx.b32 %r4416|%p3069, %r19822, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20218 (main.1.sm_70.ptx:19568) @%p5251 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20280 (main.1.sm_70.ptx:19584) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x20290 (main.1.sm_70.ptx:19586) @%p5255 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20298 (main.1.sm_70.ptx:19588) xor.b32 %r19885, %r6029, 192;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20320 (main.1.sm_70.ptx:19607) @%p5257 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20388 (main.1.sm_70.ptx:19623) shfl.sync.idx.b32 %r4431|%p3077, %r19894, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203a8 (main.1.sm_70.ptx:19627) @%p5257 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20410 (main.1.sm_70.ptx:19643) shfl.sync.idx.b32 %r4435|%p3081, %r19894, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20430 (main.1.sm_70.ptx:19647) @%p5257 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20498 (main.1.sm_70.ptx:19663) shfl.sync.idx.b32 %r4439|%p3085, %r19894, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x204b8 (main.1.sm_70.ptx:19667) @%p5257 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20520 (main.1.sm_70.ptx:19683) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20530 (main.1.sm_70.ptx:19685) @%p5261 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20538 (main.1.sm_70.ptx:19687) xor.b32 %r19957, %r6029, 193;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x205c0 (main.1.sm_70.ptx:19706) @%p5263 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20628 (main.1.sm_70.ptx:19722) shfl.sync.idx.b32 %r4454|%p3093, %r19966, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20648 (main.1.sm_70.ptx:19726) @%p5263 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206b0 (main.1.sm_70.ptx:19742) shfl.sync.idx.b32 %r4458|%p3097, %r19966, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x206d0 (main.1.sm_70.ptx:19746) @%p5263 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20738 (main.1.sm_70.ptx:19762) shfl.sync.idx.b32 %r4462|%p3101, %r19966, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x20758 (main.1.sm_70.ptx:19766) @%p5263 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c0 (main.1.sm_70.ptx:19782) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x207d0 (main.1.sm_70.ptx:19784) @%p5267 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207d8 (main.1.sm_70.ptx:19786) xor.b32 %r20029, %r6029, 194;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x20860 (main.1.sm_70.ptx:19805) @%p5269 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208c8 (main.1.sm_70.ptx:19821) shfl.sync.idx.b32 %r4477|%p3109, %r20038, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x208e8 (main.1.sm_70.ptx:19825) @%p5269 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20950 (main.1.sm_70.ptx:19841) shfl.sync.idx.b32 %r4481|%p3113, %r20038, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x20970 (main.1.sm_70.ptx:19845) @%p5269 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209d8 (main.1.sm_70.ptx:19861) shfl.sync.idx.b32 %r4485|%p3117, %r20038, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x209f8 (main.1.sm_70.ptx:19865) @%p5269 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a60 (main.1.sm_70.ptx:19881) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20a70 (main.1.sm_70.ptx:19883) @%p5273 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a78 (main.1.sm_70.ptx:19885) xor.b32 %r20101, %r6029, 195;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b00 (main.1.sm_70.ptx:19904) @%p5275 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b68 (main.1.sm_70.ptx:19920) shfl.sync.idx.b32 %r4500|%p3125, %r20110, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20b88 (main.1.sm_70.ptx:19924) @%p5275 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20bf0 (main.1.sm_70.ptx:19940) shfl.sync.idx.b32 %r4504|%p3129, %r20110, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c10 (main.1.sm_70.ptx:19944) @%p5275 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c78 (main.1.sm_70.ptx:19960) shfl.sync.idx.b32 %r4508|%p3133, %r20110, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20c98 (main.1.sm_70.ptx:19964) @%p5275 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d00 (main.1.sm_70.ptx:19980) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d10 (main.1.sm_70.ptx:19982) @%p5279 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d18 (main.1.sm_70.ptx:19984) xor.b32 %r20173, %r6029, 196;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20da0 (main.1.sm_70.ptx:20003) @%p5281 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e08 (main.1.sm_70.ptx:20019) shfl.sync.idx.b32 %r4523|%p3141, %r20182, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e28 (main.1.sm_70.ptx:20023) @%p5281 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e90 (main.1.sm_70.ptx:20039) shfl.sync.idx.b32 %r4527|%p3145, %r20182, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20eb0 (main.1.sm_70.ptx:20043) @%p5281 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f18 (main.1.sm_70.ptx:20059) shfl.sync.idx.b32 %r4531|%p3149, %r20182, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f38 (main.1.sm_70.ptx:20063) @%p5281 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa0 (main.1.sm_70.ptx:20079) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x20fb0 (main.1.sm_70.ptx:20081) @%p5285 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fb8 (main.1.sm_70.ptx:20083) xor.b32 %r20245, %r6029, 197;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21040 (main.1.sm_70.ptx:20102) @%p5287 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210a8 (main.1.sm_70.ptx:20118) shfl.sync.idx.b32 %r4546|%p3157, %r20254, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x210c8 (main.1.sm_70.ptx:20122) @%p5287 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21130 (main.1.sm_70.ptx:20138) shfl.sync.idx.b32 %r4550|%p3161, %r20254, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21150 (main.1.sm_70.ptx:20142) @%p5287 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211b8 (main.1.sm_70.ptx:20158) shfl.sync.idx.b32 %r4554|%p3165, %r20254, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x211d8 (main.1.sm_70.ptx:20162) @%p5287 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21240 (main.1.sm_70.ptx:20178) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x21250 (main.1.sm_70.ptx:20180) @%p5291 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21258 (main.1.sm_70.ptx:20182) xor.b32 %r20317, %r6029, 198;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x212e0 (main.1.sm_70.ptx:20201) @%p5293 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21348 (main.1.sm_70.ptx:20217) shfl.sync.idx.b32 %r4569|%p3173, %r20326, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x21368 (main.1.sm_70.ptx:20221) @%p5293 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x213d0 (main.1.sm_70.ptx:20237) shfl.sync.idx.b32 %r4573|%p3177, %r20326, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x213f0 (main.1.sm_70.ptx:20241) @%p5293 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21458 (main.1.sm_70.ptx:20257) shfl.sync.idx.b32 %r4577|%p3181, %r20326, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x21478 (main.1.sm_70.ptx:20261) @%p5293 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214e0 (main.1.sm_70.ptx:20277) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x214f0 (main.1.sm_70.ptx:20279) @%p5297 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214f8 (main.1.sm_70.ptx:20281) xor.b32 %r20389, %r6029, 199;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x21580 (main.1.sm_70.ptx:20300) @%p5299 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215e8 (main.1.sm_70.ptx:20316) shfl.sync.idx.b32 %r4592|%p3189, %r20398, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21608 (main.1.sm_70.ptx:20320) @%p5299 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21670 (main.1.sm_70.ptx:20336) shfl.sync.idx.b32 %r4596|%p3193, %r20398, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x21690 (main.1.sm_70.ptx:20340) @%p5299 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216f8 (main.1.sm_70.ptx:20356) shfl.sync.idx.b32 %r4600|%p3197, %r20398, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21718 (main.1.sm_70.ptx:20360) @%p5299 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21780 (main.1.sm_70.ptx:20376) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x21790 (main.1.sm_70.ptx:20378) @%p5303 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21798 (main.1.sm_70.ptx:20380) xor.b32 %r20461, %r6029, 200;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21820 (main.1.sm_70.ptx:20399) @%p5305 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21888 (main.1.sm_70.ptx:20415) shfl.sync.idx.b32 %r4615|%p3205, %r20470, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218a8 (main.1.sm_70.ptx:20419) @%p5305 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21910 (main.1.sm_70.ptx:20435) shfl.sync.idx.b32 %r4619|%p3209, %r20470, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21930 (main.1.sm_70.ptx:20439) @%p5305 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21998 (main.1.sm_70.ptx:20455) shfl.sync.idx.b32 %r4623|%p3213, %r20470, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x219b8 (main.1.sm_70.ptx:20459) @%p5305 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a20 (main.1.sm_70.ptx:20475) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a30 (main.1.sm_70.ptx:20477) @%p5309 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a38 (main.1.sm_70.ptx:20479) xor.b32 %r20533, %r6029, 201;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21ac0 (main.1.sm_70.ptx:20498) @%p5311 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b28 (main.1.sm_70.ptx:20514) shfl.sync.idx.b32 %r4638|%p3221, %r20542, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b48 (main.1.sm_70.ptx:20518) @%p5311 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bb0 (main.1.sm_70.ptx:20534) shfl.sync.idx.b32 %r4642|%p3225, %r20542, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21bd0 (main.1.sm_70.ptx:20538) @%p5311 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c38 (main.1.sm_70.ptx:20554) shfl.sync.idx.b32 %r4646|%p3229, %r20542, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21c58 (main.1.sm_70.ptx:20558) @%p5311 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cc0 (main.1.sm_70.ptx:20574) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21cd0 (main.1.sm_70.ptx:20576) @%p5315 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cd8 (main.1.sm_70.ptx:20578) xor.b32 %r20605, %r6029, 202;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21d60 (main.1.sm_70.ptx:20597) @%p5317 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dc8 (main.1.sm_70.ptx:20613) shfl.sync.idx.b32 %r4661|%p3237, %r20614, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21de8 (main.1.sm_70.ptx:20617) @%p5317 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e50 (main.1.sm_70.ptx:20633) shfl.sync.idx.b32 %r4665|%p3241, %r20614, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21e70 (main.1.sm_70.ptx:20637) @%p5317 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ed8 (main.1.sm_70.ptx:20653) shfl.sync.idx.b32 %r4669|%p3245, %r20614, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21ef8 (main.1.sm_70.ptx:20657) @%p5317 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f60 (main.1.sm_70.ptx:20673) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21f70 (main.1.sm_70.ptx:20675) @%p5321 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f78 (main.1.sm_70.ptx:20677) xor.b32 %r20677, %r6029, 203;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22000 (main.1.sm_70.ptx:20696) @%p5323 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22068 (main.1.sm_70.ptx:20712) shfl.sync.idx.b32 %r4684|%p3253, %r20686, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x22088 (main.1.sm_70.ptx:20716) @%p5323 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220f0 (main.1.sm_70.ptx:20732) shfl.sync.idx.b32 %r4688|%p3257, %r20686, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22110 (main.1.sm_70.ptx:20736) @%p5323 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22178 (main.1.sm_70.ptx:20752) shfl.sync.idx.b32 %r4692|%p3261, %r20686, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x22198 (main.1.sm_70.ptx:20756) @%p5323 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22200 (main.1.sm_70.ptx:20772) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22210 (main.1.sm_70.ptx:20774) @%p5327 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22218 (main.1.sm_70.ptx:20776) xor.b32 %r20749, %r6029, 204;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222a0 (main.1.sm_70.ptx:20795) @%p5329 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22308 (main.1.sm_70.ptx:20811) shfl.sync.idx.b32 %r4707|%p3269, %r20758, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22328 (main.1.sm_70.ptx:20815) @%p5329 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22390 (main.1.sm_70.ptx:20831) shfl.sync.idx.b32 %r4711|%p3273, %r20758, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223b0 (main.1.sm_70.ptx:20835) @%p5329 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22418 (main.1.sm_70.ptx:20851) shfl.sync.idx.b32 %r4715|%p3277, %r20758, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22438 (main.1.sm_70.ptx:20855) @%p5329 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224a0 (main.1.sm_70.ptx:20871) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x224b0 (main.1.sm_70.ptx:20873) @%p5333 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224b8 (main.1.sm_70.ptx:20875) xor.b32 %r20821, %r6029, 205;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22540 (main.1.sm_70.ptx:20894) @%p5335 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225a8 (main.1.sm_70.ptx:20910) shfl.sync.idx.b32 %r4730|%p3285, %r20830, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x225c8 (main.1.sm_70.ptx:20914) @%p5335 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22630 (main.1.sm_70.ptx:20930) shfl.sync.idx.b32 %r4734|%p3289, %r20830, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22650 (main.1.sm_70.ptx:20934) @%p5335 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226b8 (main.1.sm_70.ptx:20950) shfl.sync.idx.b32 %r4738|%p3293, %r20830, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x226d8 (main.1.sm_70.ptx:20954) @%p5335 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22740 (main.1.sm_70.ptx:20970) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x22750 (main.1.sm_70.ptx:20972) @%p5339 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22758 (main.1.sm_70.ptx:20974) xor.b32 %r20893, %r6029, 206;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x227e0 (main.1.sm_70.ptx:20993) @%p5341 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22848 (main.1.sm_70.ptx:21009) shfl.sync.idx.b32 %r4753|%p3301, %r20902, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x22868 (main.1.sm_70.ptx:21013) @%p5341 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d0 (main.1.sm_70.ptx:21029) shfl.sync.idx.b32 %r4757|%p3305, %r20902, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x228f0 (main.1.sm_70.ptx:21033) @%p5341 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22958 (main.1.sm_70.ptx:21049) shfl.sync.idx.b32 %r4761|%p3309, %r20902, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x22978 (main.1.sm_70.ptx:21053) @%p5341 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229e0 (main.1.sm_70.ptx:21069) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x229f0 (main.1.sm_70.ptx:21071) @%p5345 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229f8 (main.1.sm_70.ptx:21073) xor.b32 %r20965, %r6029, 207;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22a80 (main.1.sm_70.ptx:21092) @%p5347 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ae8 (main.1.sm_70.ptx:21108) shfl.sync.idx.b32 %r4776|%p3317, %r20974, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b08 (main.1.sm_70.ptx:21112) @%p5347 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b70 (main.1.sm_70.ptx:21128) shfl.sync.idx.b32 %r4780|%p3321, %r20974, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22b90 (main.1.sm_70.ptx:21132) @%p5347 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22bf8 (main.1.sm_70.ptx:21148) shfl.sync.idx.b32 %r4784|%p3325, %r20974, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c18 (main.1.sm_70.ptx:21152) @%p5347 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c80 (main.1.sm_70.ptx:21168) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22c90 (main.1.sm_70.ptx:21170) @%p5351 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c98 (main.1.sm_70.ptx:21172) xor.b32 %r21037, %r6029, 208;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d20 (main.1.sm_70.ptx:21191) @%p5353 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d88 (main.1.sm_70.ptx:21207) shfl.sync.idx.b32 %r4799|%p3333, %r21046, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22da8 (main.1.sm_70.ptx:21211) @%p5353 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e10 (main.1.sm_70.ptx:21227) shfl.sync.idx.b32 %r4803|%p3337, %r21046, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e30 (main.1.sm_70.ptx:21231) @%p5353 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e98 (main.1.sm_70.ptx:21247) shfl.sync.idx.b32 %r4807|%p3341, %r21046, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22eb8 (main.1.sm_70.ptx:21251) @%p5353 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f20 (main.1.sm_70.ptx:21267) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f30 (main.1.sm_70.ptx:21269) @%p5357 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f38 (main.1.sm_70.ptx:21271) xor.b32 %r21109, %r6029, 209;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x22fc0 (main.1.sm_70.ptx:21290) @%p5359 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23028 (main.1.sm_70.ptx:21306) shfl.sync.idx.b32 %r4822|%p3349, %r21118, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23048 (main.1.sm_70.ptx:21310) @%p5359 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230b0 (main.1.sm_70.ptx:21326) shfl.sync.idx.b32 %r4826|%p3353, %r21118, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x230d0 (main.1.sm_70.ptx:21330) @%p5359 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23138 (main.1.sm_70.ptx:21346) shfl.sync.idx.b32 %r4830|%p3357, %r21118, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x23158 (main.1.sm_70.ptx:21350) @%p5359 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231c0 (main.1.sm_70.ptx:21366) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x231d0 (main.1.sm_70.ptx:21368) @%p5363 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231d8 (main.1.sm_70.ptx:21370) xor.b32 %r21181, %r6029, 210;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x23260 (main.1.sm_70.ptx:21389) @%p5365 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232c8 (main.1.sm_70.ptx:21405) shfl.sync.idx.b32 %r4845|%p3365, %r21190, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x232e8 (main.1.sm_70.ptx:21409) @%p5365 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23350 (main.1.sm_70.ptx:21425) shfl.sync.idx.b32 %r4849|%p3369, %r21190, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x23370 (main.1.sm_70.ptx:21429) @%p5365 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x233d8 (main.1.sm_70.ptx:21445) shfl.sync.idx.b32 %r4853|%p3373, %r21190, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x233f8 (main.1.sm_70.ptx:21449) @%p5365 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23460 (main.1.sm_70.ptx:21465) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x23470 (main.1.sm_70.ptx:21467) @%p5369 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23478 (main.1.sm_70.ptx:21469) xor.b32 %r21253, %r6029, 211;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23500 (main.1.sm_70.ptx:21488) @%p5371 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23568 (main.1.sm_70.ptx:21504) shfl.sync.idx.b32 %r4868|%p3381, %r21262, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x23588 (main.1.sm_70.ptx:21508) @%p5371 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235f0 (main.1.sm_70.ptx:21524) shfl.sync.idx.b32 %r4872|%p3385, %r21262, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23610 (main.1.sm_70.ptx:21528) @%p5371 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23678 (main.1.sm_70.ptx:21544) shfl.sync.idx.b32 %r4876|%p3389, %r21262, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x23698 (main.1.sm_70.ptx:21548) @%p5371 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23700 (main.1.sm_70.ptx:21564) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23710 (main.1.sm_70.ptx:21566) @%p5375 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23718 (main.1.sm_70.ptx:21568) xor.b32 %r21325, %r6029, 212;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237a0 (main.1.sm_70.ptx:21587) @%p5377 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23808 (main.1.sm_70.ptx:21603) shfl.sync.idx.b32 %r4891|%p3397, %r21334, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23828 (main.1.sm_70.ptx:21607) @%p5377 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23890 (main.1.sm_70.ptx:21623) shfl.sync.idx.b32 %r4895|%p3401, %r21334, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238b0 (main.1.sm_70.ptx:21627) @%p5377 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23918 (main.1.sm_70.ptx:21643) shfl.sync.idx.b32 %r4899|%p3405, %r21334, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23938 (main.1.sm_70.ptx:21647) @%p5377 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239a0 (main.1.sm_70.ptx:21663) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x239b0 (main.1.sm_70.ptx:21665) @%p5381 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239b8 (main.1.sm_70.ptx:21667) xor.b32 %r21397, %r6029, 213;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a40 (main.1.sm_70.ptx:21686) @%p5383 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23aa8 (main.1.sm_70.ptx:21702) shfl.sync.idx.b32 %r4914|%p3413, %r21406, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23ac8 (main.1.sm_70.ptx:21706) @%p5383 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b30 (main.1.sm_70.ptx:21722) shfl.sync.idx.b32 %r4918|%p3417, %r21406, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b50 (main.1.sm_70.ptx:21726) @%p5383 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23bb8 (main.1.sm_70.ptx:21742) shfl.sync.idx.b32 %r4922|%p3421, %r21406, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23bd8 (main.1.sm_70.ptx:21746) @%p5383 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c40 (main.1.sm_70.ptx:21762) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23c50 (main.1.sm_70.ptx:21764) @%p5387 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c58 (main.1.sm_70.ptx:21766) xor.b32 %r21469, %r6029, 214;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23ce0 (main.1.sm_70.ptx:21785) @%p5389 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d48 (main.1.sm_70.ptx:21801) shfl.sync.idx.b32 %r4937|%p3429, %r21478, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23d68 (main.1.sm_70.ptx:21805) @%p5389 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23dd0 (main.1.sm_70.ptx:21821) shfl.sync.idx.b32 %r4941|%p3433, %r21478, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23df0 (main.1.sm_70.ptx:21825) @%p5389 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e58 (main.1.sm_70.ptx:21841) shfl.sync.idx.b32 %r4945|%p3437, %r21478, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23e78 (main.1.sm_70.ptx:21845) @%p5389 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ee0 (main.1.sm_70.ptx:21861) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23ef0 (main.1.sm_70.ptx:21863) @%p5393 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ef8 (main.1.sm_70.ptx:21865) xor.b32 %r21541, %r6029, 215;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23f80 (main.1.sm_70.ptx:21884) @%p5395 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fe8 (main.1.sm_70.ptx:21900) shfl.sync.idx.b32 %r4960|%p3445, %r21550, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24008 (main.1.sm_70.ptx:21904) @%p5395 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24070 (main.1.sm_70.ptx:21920) shfl.sync.idx.b32 %r4964|%p3449, %r21550, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x24090 (main.1.sm_70.ptx:21924) @%p5395 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240f8 (main.1.sm_70.ptx:21940) shfl.sync.idx.b32 %r4968|%p3453, %r21550, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24118 (main.1.sm_70.ptx:21944) @%p5395 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24180 (main.1.sm_70.ptx:21960) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x24190 (main.1.sm_70.ptx:21962) @%p5399 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24198 (main.1.sm_70.ptx:21964) xor.b32 %r21613, %r6029, 216;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24220 (main.1.sm_70.ptx:21983) @%p5401 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24288 (main.1.sm_70.ptx:21999) shfl.sync.idx.b32 %r4983|%p3461, %r21622, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242a8 (main.1.sm_70.ptx:22003) @%p5401 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24310 (main.1.sm_70.ptx:22019) shfl.sync.idx.b32 %r4987|%p3465, %r21622, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24330 (main.1.sm_70.ptx:22023) @%p5401 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24398 (main.1.sm_70.ptx:22039) shfl.sync.idx.b32 %r4991|%p3469, %r21622, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x243b8 (main.1.sm_70.ptx:22043) @%p5401 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24420 (main.1.sm_70.ptx:22059) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24430 (main.1.sm_70.ptx:22061) @%p5405 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24438 (main.1.sm_70.ptx:22063) xor.b32 %r21685, %r6029, 217;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x244c0 (main.1.sm_70.ptx:22082) @%p5407 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24528 (main.1.sm_70.ptx:22098) shfl.sync.idx.b32 %r5006|%p3477, %r21694, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24548 (main.1.sm_70.ptx:22102) @%p5407 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245b0 (main.1.sm_70.ptx:22118) shfl.sync.idx.b32 %r5010|%p3481, %r21694, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x245d0 (main.1.sm_70.ptx:22122) @%p5407 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24638 (main.1.sm_70.ptx:22138) shfl.sync.idx.b32 %r5014|%p3485, %r21694, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x24658 (main.1.sm_70.ptx:22142) @%p5407 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246c0 (main.1.sm_70.ptx:22158) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x246d0 (main.1.sm_70.ptx:22160) @%p5411 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246d8 (main.1.sm_70.ptx:22162) xor.b32 %r21757, %r6029, 218;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x24760 (main.1.sm_70.ptx:22181) @%p5413 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247c8 (main.1.sm_70.ptx:22197) shfl.sync.idx.b32 %r5029|%p3493, %r21766, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x247e8 (main.1.sm_70.ptx:22201) @%p5413 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24850 (main.1.sm_70.ptx:22217) shfl.sync.idx.b32 %r5033|%p3497, %r21766, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x24870 (main.1.sm_70.ptx:22221) @%p5413 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248d8 (main.1.sm_70.ptx:22237) shfl.sync.idx.b32 %r5037|%p3501, %r21766, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x248f8 (main.1.sm_70.ptx:22241) @%p5413 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24960 (main.1.sm_70.ptx:22257) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x24970 (main.1.sm_70.ptx:22259) @%p5417 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24978 (main.1.sm_70.ptx:22261) xor.b32 %r21829, %r6029, 219;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a00 (main.1.sm_70.ptx:22280) @%p5419 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a68 (main.1.sm_70.ptx:22296) shfl.sync.idx.b32 %r5052|%p3509, %r21838, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24a88 (main.1.sm_70.ptx:22300) @%p5419 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24af0 (main.1.sm_70.ptx:22316) shfl.sync.idx.b32 %r5056|%p3513, %r21838, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b10 (main.1.sm_70.ptx:22320) @%p5419 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b78 (main.1.sm_70.ptx:22336) shfl.sync.idx.b32 %r5060|%p3517, %r21838, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24b98 (main.1.sm_70.ptx:22340) @%p5419 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c00 (main.1.sm_70.ptx:22356) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c10 (main.1.sm_70.ptx:22358) @%p5423 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c18 (main.1.sm_70.ptx:22360) xor.b32 %r21901, %r6029, 220;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24ca0 (main.1.sm_70.ptx:22379) @%p5425 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d08 (main.1.sm_70.ptx:22395) shfl.sync.idx.b32 %r5075|%p3525, %r21910, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d28 (main.1.sm_70.ptx:22399) @%p5425 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d90 (main.1.sm_70.ptx:22415) shfl.sync.idx.b32 %r5079|%p3529, %r21910, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24db0 (main.1.sm_70.ptx:22419) @%p5425 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e18 (main.1.sm_70.ptx:22435) shfl.sync.idx.b32 %r5083|%p3533, %r21910, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e38 (main.1.sm_70.ptx:22439) @%p5425 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ea0 (main.1.sm_70.ptx:22455) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24eb0 (main.1.sm_70.ptx:22457) @%p5429 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24eb8 (main.1.sm_70.ptx:22459) xor.b32 %r21973, %r6029, 221;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f40 (main.1.sm_70.ptx:22478) @%p5431 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24fa8 (main.1.sm_70.ptx:22494) shfl.sync.idx.b32 %r5098|%p3541, %r21982, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x24fc8 (main.1.sm_70.ptx:22498) @%p5431 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25030 (main.1.sm_70.ptx:22514) shfl.sync.idx.b32 %r5102|%p3545, %r21982, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25050 (main.1.sm_70.ptx:22518) @%p5431 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250b8 (main.1.sm_70.ptx:22534) shfl.sync.idx.b32 %r5106|%p3549, %r21982, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x250d8 (main.1.sm_70.ptx:22538) @%p5431 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25140 (main.1.sm_70.ptx:22554) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x25150 (main.1.sm_70.ptx:22556) @%p5435 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25158 (main.1.sm_70.ptx:22558) xor.b32 %r22045, %r6029, 222;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x251e0 (main.1.sm_70.ptx:22577) @%p5437 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25248 (main.1.sm_70.ptx:22593) shfl.sync.idx.b32 %r5121|%p3557, %r22054, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x25268 (main.1.sm_70.ptx:22597) @%p5437 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x252d0 (main.1.sm_70.ptx:22613) shfl.sync.idx.b32 %r5125|%p3561, %r22054, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x252f0 (main.1.sm_70.ptx:22617) @%p5437 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25358 (main.1.sm_70.ptx:22633) shfl.sync.idx.b32 %r5129|%p3565, %r22054, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x25378 (main.1.sm_70.ptx:22637) @%p5437 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253e0 (main.1.sm_70.ptx:22653) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x253f0 (main.1.sm_70.ptx:22655) @%p5441 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253f8 (main.1.sm_70.ptx:22657) xor.b32 %r22117, %r6029, 223;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x25480 (main.1.sm_70.ptx:22676) @%p5443 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254e8 (main.1.sm_70.ptx:22692) shfl.sync.idx.b32 %r5144|%p3573, %r22126, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25508 (main.1.sm_70.ptx:22696) @%p5443 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25570 (main.1.sm_70.ptx:22712) shfl.sync.idx.b32 %r5148|%p3577, %r22126, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x25590 (main.1.sm_70.ptx:22716) @%p5443 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x255f8 (main.1.sm_70.ptx:22732) shfl.sync.idx.b32 %r5152|%p3581, %r22126, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25618 (main.1.sm_70.ptx:22736) @%p5443 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25680 (main.1.sm_70.ptx:22752) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x25690 (main.1.sm_70.ptx:22754) @%p5447 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25698 (main.1.sm_70.ptx:22756) xor.b32 %r22189, %r6029, 224;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25720 (main.1.sm_70.ptx:22775) @%p5449 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25788 (main.1.sm_70.ptx:22791) shfl.sync.idx.b32 %r5167|%p3589, %r22198, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257a8 (main.1.sm_70.ptx:22795) @%p5449 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25810 (main.1.sm_70.ptx:22811) shfl.sync.idx.b32 %r5171|%p3593, %r22198, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25830 (main.1.sm_70.ptx:22815) @%p5449 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25898 (main.1.sm_70.ptx:22831) shfl.sync.idx.b32 %r5175|%p3597, %r22198, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x258b8 (main.1.sm_70.ptx:22835) @%p5449 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25920 (main.1.sm_70.ptx:22851) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25930 (main.1.sm_70.ptx:22853) @%p5453 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25938 (main.1.sm_70.ptx:22855) xor.b32 %r22261, %r6029, 225;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x259c0 (main.1.sm_70.ptx:22874) @%p5455 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a28 (main.1.sm_70.ptx:22890) shfl.sync.idx.b32 %r5190|%p3605, %r22270, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a48 (main.1.sm_70.ptx:22894) @%p5455 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ab0 (main.1.sm_70.ptx:22910) shfl.sync.idx.b32 %r5194|%p3609, %r22270, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25ad0 (main.1.sm_70.ptx:22914) @%p5455 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b38 (main.1.sm_70.ptx:22930) shfl.sync.idx.b32 %r5198|%p3613, %r22270, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25b58 (main.1.sm_70.ptx:22934) @%p5455 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bc0 (main.1.sm_70.ptx:22950) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25bd0 (main.1.sm_70.ptx:22952) @%p5459 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bd8 (main.1.sm_70.ptx:22954) xor.b32 %r22333, %r6029, 226;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25c60 (main.1.sm_70.ptx:22973) @%p5461 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cc8 (main.1.sm_70.ptx:22989) shfl.sync.idx.b32 %r5213|%p3621, %r22342, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25ce8 (main.1.sm_70.ptx:22993) @%p5461 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d50 (main.1.sm_70.ptx:23009) shfl.sync.idx.b32 %r5217|%p3625, %r22342, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25d70 (main.1.sm_70.ptx:23013) @%p5461 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25dd8 (main.1.sm_70.ptx:23029) shfl.sync.idx.b32 %r5221|%p3629, %r22342, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25df8 (main.1.sm_70.ptx:23033) @%p5461 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e60 (main.1.sm_70.ptx:23049) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25e70 (main.1.sm_70.ptx:23051) @%p5465 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e78 (main.1.sm_70.ptx:23053) xor.b32 %r22405, %r6029, 227;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f00 (main.1.sm_70.ptx:23072) @%p5467 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f68 (main.1.sm_70.ptx:23088) shfl.sync.idx.b32 %r5236|%p3637, %r22414, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25f88 (main.1.sm_70.ptx:23092) @%p5467 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ff0 (main.1.sm_70.ptx:23108) shfl.sync.idx.b32 %r5240|%p3641, %r22414, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26010 (main.1.sm_70.ptx:23112) @%p5467 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26078 (main.1.sm_70.ptx:23128) shfl.sync.idx.b32 %r5244|%p3645, %r22414, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x26098 (main.1.sm_70.ptx:23132) @%p5467 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26100 (main.1.sm_70.ptx:23148) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26110 (main.1.sm_70.ptx:23150) @%p5471 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26118 (main.1.sm_70.ptx:23152) xor.b32 %r22477, %r6029, 228;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261a0 (main.1.sm_70.ptx:23171) @%p5473 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26208 (main.1.sm_70.ptx:23187) shfl.sync.idx.b32 %r5259|%p3653, %r22486, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26228 (main.1.sm_70.ptx:23191) @%p5473 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26290 (main.1.sm_70.ptx:23207) shfl.sync.idx.b32 %r5263|%p3657, %r22486, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262b0 (main.1.sm_70.ptx:23211) @%p5473 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26318 (main.1.sm_70.ptx:23227) shfl.sync.idx.b32 %r5267|%p3661, %r22486, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26338 (main.1.sm_70.ptx:23231) @%p5473 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263a0 (main.1.sm_70.ptx:23247) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x263b0 (main.1.sm_70.ptx:23249) @%p5477 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263b8 (main.1.sm_70.ptx:23251) xor.b32 %r22549, %r6029, 229;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26440 (main.1.sm_70.ptx:23270) @%p5479 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264a8 (main.1.sm_70.ptx:23286) shfl.sync.idx.b32 %r5282|%p3669, %r22558, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x264c8 (main.1.sm_70.ptx:23290) @%p5479 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26530 (main.1.sm_70.ptx:23306) shfl.sync.idx.b32 %r5286|%p3673, %r22558, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26550 (main.1.sm_70.ptx:23310) @%p5479 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265b8 (main.1.sm_70.ptx:23326) shfl.sync.idx.b32 %r5290|%p3677, %r22558, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x265d8 (main.1.sm_70.ptx:23330) @%p5479 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26640 (main.1.sm_70.ptx:23346) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x26650 (main.1.sm_70.ptx:23348) @%p5483 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26658 (main.1.sm_70.ptx:23350) xor.b32 %r22621, %r6029, 230;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x266e8 (main.1.sm_70.ptx:23370) @%p5485 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26750 (main.1.sm_70.ptx:23386) shfl.sync.idx.b32 %r5306|%p3685, %r22630, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x26770 (main.1.sm_70.ptx:23390) @%p5485 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267d8 (main.1.sm_70.ptx:23406) shfl.sync.idx.b32 %r5310|%p3689, %r22630, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x267f8 (main.1.sm_70.ptx:23410) @%p5485 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26860 (main.1.sm_70.ptx:23426) shfl.sync.idx.b32 %r5314|%p3693, %r22630, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x26880 (main.1.sm_70.ptx:23430) @%p5485 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268e8 (main.1.sm_70.ptx:23446) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x268f8 (main.1.sm_70.ptx:23448) @%p5489 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26900 (main.1.sm_70.ptx:23450) xor.b32 %r22693, %r6029, 231;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x26990 (main.1.sm_70.ptx:23470) @%p5491 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269f8 (main.1.sm_70.ptx:23486) shfl.sync.idx.b32 %r5331|%p3701, %r22704, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a18 (main.1.sm_70.ptx:23490) @%p5491 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a80 (main.1.sm_70.ptx:23506) shfl.sync.idx.b32 %r5335|%p3705, %r22704, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26aa0 (main.1.sm_70.ptx:23510) @%p5491 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b08 (main.1.sm_70.ptx:23526) shfl.sync.idx.b32 %r5339|%p3709, %r22704, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b28 (main.1.sm_70.ptx:23530) @%p5491 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b90 (main.1.sm_70.ptx:23546) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26ba8 (main.1.sm_70.ptx:23549) @%p5495 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26bb0 (main.1.sm_70.ptx:23551) xor.b32 %r22767, %r6029, 232;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c40 (main.1.sm_70.ptx:23571) @%p5497 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ca8 (main.1.sm_70.ptx:23587) shfl.sync.idx.b32 %r5357|%p3717, %r22778, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26cc8 (main.1.sm_70.ptx:23591) @%p5497 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d30 (main.1.sm_70.ptx:23607) shfl.sync.idx.b32 %r5361|%p3721, %r22778, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d50 (main.1.sm_70.ptx:23611) @%p5497 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26db8 (main.1.sm_70.ptx:23627) shfl.sync.idx.b32 %r5365|%p3725, %r22778, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26dd8 (main.1.sm_70.ptx:23631) @%p5497 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e40 (main.1.sm_70.ptx:23647) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e58 (main.1.sm_70.ptx:23650) @%p5501 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e60 (main.1.sm_70.ptx:23652) xor.b32 %r22841, %r6029, 233;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26ef0 (main.1.sm_70.ptx:23672) @%p5503 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f58 (main.1.sm_70.ptx:23688) shfl.sync.idx.b32 %r5383|%p3733, %r22852, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26f78 (main.1.sm_70.ptx:23692) @%p5503 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26fe0 (main.1.sm_70.ptx:23708) shfl.sync.idx.b32 %r5387|%p3737, %r22852, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x27000 (main.1.sm_70.ptx:23712) @%p5503 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27068 (main.1.sm_70.ptx:23728) shfl.sync.idx.b32 %r5391|%p3741, %r22852, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x27088 (main.1.sm_70.ptx:23732) @%p5503 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270f0 (main.1.sm_70.ptx:23748) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27108 (main.1.sm_70.ptx:23751) @%p5507 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27110 (main.1.sm_70.ptx:23753) xor.b32 %r22915, %r6029, 234;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x271a0 (main.1.sm_70.ptx:23773) @%p5509 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27208 (main.1.sm_70.ptx:23789) shfl.sync.idx.b32 %r5409|%p3749, %r22926, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27228 (main.1.sm_70.ptx:23793) @%p5509 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27290 (main.1.sm_70.ptx:23809) shfl.sync.idx.b32 %r5413|%p3753, %r22926, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272b0 (main.1.sm_70.ptx:23813) @%p5509 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27318 (main.1.sm_70.ptx:23829) shfl.sync.idx.b32 %r5417|%p3757, %r22926, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27338 (main.1.sm_70.ptx:23833) @%p5509 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273a0 (main.1.sm_70.ptx:23849) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273b8 (main.1.sm_70.ptx:23852) @%p5513 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273c0 (main.1.sm_70.ptx:23854) xor.b32 %r22989, %r6029, 235;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27450 (main.1.sm_70.ptx:23874) @%p5515 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274b8 (main.1.sm_70.ptx:23890) shfl.sync.idx.b32 %r5435|%p3765, %r23000, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x274d8 (main.1.sm_70.ptx:23894) @%p5515 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27540 (main.1.sm_70.ptx:23910) shfl.sync.idx.b32 %r5439|%p3769, %r23000, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27560 (main.1.sm_70.ptx:23914) @%p5515 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275c8 (main.1.sm_70.ptx:23930) shfl.sync.idx.b32 %r5443|%p3773, %r23000, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x275e8 (main.1.sm_70.ptx:23934) @%p5515 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27650 (main.1.sm_70.ptx:23950) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x27668 (main.1.sm_70.ptx:23953) @%p5519 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27670 (main.1.sm_70.ptx:23955) xor.b32 %r23063, %r6029, 236;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x27700 (main.1.sm_70.ptx:23975) @%p5521 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27768 (main.1.sm_70.ptx:23991) shfl.sync.idx.b32 %r5461|%p3781, %r23074, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x27788 (main.1.sm_70.ptx:23995) @%p5521 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277f0 (main.1.sm_70.ptx:24011) shfl.sync.idx.b32 %r5465|%p3785, %r23074, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27810 (main.1.sm_70.ptx:24015) @%p5521 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27878 (main.1.sm_70.ptx:24031) shfl.sync.idx.b32 %r5469|%p3789, %r23074, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x27898 (main.1.sm_70.ptx:24035) @%p5521 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27900 (main.1.sm_70.ptx:24051) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27918 (main.1.sm_70.ptx:24054) @%p5525 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27920 (main.1.sm_70.ptx:24056) xor.b32 %r23137, %r6029, 237;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279b0 (main.1.sm_70.ptx:24076) @%p5527 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a18 (main.1.sm_70.ptx:24092) shfl.sync.idx.b32 %r5487|%p3797, %r23148, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a38 (main.1.sm_70.ptx:24096) @%p5527 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27aa0 (main.1.sm_70.ptx:24112) shfl.sync.idx.b32 %r5491|%p3801, %r23148, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27ac0 (main.1.sm_70.ptx:24116) @%p5527 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b28 (main.1.sm_70.ptx:24132) shfl.sync.idx.b32 %r5495|%p3805, %r23148, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b48 (main.1.sm_70.ptx:24136) @%p5527 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bb0 (main.1.sm_70.ptx:24152) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27bc8 (main.1.sm_70.ptx:24155) @%p5531 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bd0 (main.1.sm_70.ptx:24157) xor.b32 %r23211, %r6029, 238;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c60 (main.1.sm_70.ptx:24177) @%p5533 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cc8 (main.1.sm_70.ptx:24193) shfl.sync.idx.b32 %r5513|%p3813, %r23222, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27ce8 (main.1.sm_70.ptx:24197) @%p5533 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d50 (main.1.sm_70.ptx:24213) shfl.sync.idx.b32 %r5517|%p3817, %r23222, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27d70 (main.1.sm_70.ptx:24217) @%p5533 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27dd8 (main.1.sm_70.ptx:24233) shfl.sync.idx.b32 %r5521|%p3821, %r23222, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27df8 (main.1.sm_70.ptx:24237) @%p5533 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e60 (main.1.sm_70.ptx:24253) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27e78 (main.1.sm_70.ptx:24256) @%p5537 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e80 (main.1.sm_70.ptx:24258) xor.b32 %r23285, %r6029, 239;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f10 (main.1.sm_70.ptx:24278) @%p5539 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f78 (main.1.sm_70.ptx:24294) shfl.sync.idx.b32 %r5539|%p3829, %r23296, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27f98 (main.1.sm_70.ptx:24298) @%p5539 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28000 (main.1.sm_70.ptx:24314) shfl.sync.idx.b32 %r5543|%p3833, %r23296, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28020 (main.1.sm_70.ptx:24318) @%p5539 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28088 (main.1.sm_70.ptx:24334) shfl.sync.idx.b32 %r5547|%p3837, %r23296, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280a8 (main.1.sm_70.ptx:24338) @%p5539 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28110 (main.1.sm_70.ptx:24354) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28128 (main.1.sm_70.ptx:24357) @%p5543 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28130 (main.1.sm_70.ptx:24359) xor.b32 %r23359, %r6029, 240;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281c0 (main.1.sm_70.ptx:24379) @%p5545 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28228 (main.1.sm_70.ptx:24395) shfl.sync.idx.b32 %r5565|%p3845, %r23370, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28248 (main.1.sm_70.ptx:24399) @%p5545 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282b0 (main.1.sm_70.ptx:24415) shfl.sync.idx.b32 %r5569|%p3849, %r23370, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x282d0 (main.1.sm_70.ptx:24419) @%p5545 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28338 (main.1.sm_70.ptx:24435) shfl.sync.idx.b32 %r5573|%p3853, %r23370, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28358 (main.1.sm_70.ptx:24439) @%p5545 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283c0 (main.1.sm_70.ptx:24455) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x283d8 (main.1.sm_70.ptx:24458) @%p5549 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283e0 (main.1.sm_70.ptx:24460) xor.b32 %r23433, %r6029, 241;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28470 (main.1.sm_70.ptx:24480) @%p5551 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284d8 (main.1.sm_70.ptx:24496) shfl.sync.idx.b32 %r5591|%p3861, %r23444, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x284f8 (main.1.sm_70.ptx:24500) @%p5551 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28560 (main.1.sm_70.ptx:24516) shfl.sync.idx.b32 %r5595|%p3865, %r23444, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x28580 (main.1.sm_70.ptx:24520) @%p5551 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285e8 (main.1.sm_70.ptx:24536) shfl.sync.idx.b32 %r5599|%p3869, %r23444, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28608 (main.1.sm_70.ptx:24540) @%p5551 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28670 (main.1.sm_70.ptx:24556) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x28688 (main.1.sm_70.ptx:24559) @%p5555 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28690 (main.1.sm_70.ptx:24561) xor.b32 %r23507, %r6029, 242;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28720 (main.1.sm_70.ptx:24581) @%p5557 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28788 (main.1.sm_70.ptx:24597) shfl.sync.idx.b32 %r5617|%p3877, %r23518, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287a8 (main.1.sm_70.ptx:24601) @%p5557 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28810 (main.1.sm_70.ptx:24617) shfl.sync.idx.b32 %r5621|%p3881, %r23518, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28830 (main.1.sm_70.ptx:24621) @%p5557 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28898 (main.1.sm_70.ptx:24637) shfl.sync.idx.b32 %r5625|%p3885, %r23518, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288b8 (main.1.sm_70.ptx:24641) @%p5557 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28920 (main.1.sm_70.ptx:24657) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28938 (main.1.sm_70.ptx:24660) @%p5561 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28940 (main.1.sm_70.ptx:24662) xor.b32 %r23581, %r6029, 243;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289d0 (main.1.sm_70.ptx:24682) @%p5563 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a38 (main.1.sm_70.ptx:24698) shfl.sync.idx.b32 %r5643|%p3893, %r23592, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a58 (main.1.sm_70.ptx:24702) @%p5563 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ac0 (main.1.sm_70.ptx:24718) shfl.sync.idx.b32 %r5647|%p3897, %r23592, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28ae0 (main.1.sm_70.ptx:24722) @%p5563 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b48 (main.1.sm_70.ptx:24738) shfl.sync.idx.b32 %r5651|%p3901, %r23592, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28b68 (main.1.sm_70.ptx:24742) @%p5563 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bd0 (main.1.sm_70.ptx:24758) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28be8 (main.1.sm_70.ptx:24761) @%p5567 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bf0 (main.1.sm_70.ptx:24763) xor.b32 %r23655, %r6029, 244;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28c80 (main.1.sm_70.ptx:24783) @%p5569 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ce8 (main.1.sm_70.ptx:24799) shfl.sync.idx.b32 %r5669|%p3909, %r23666, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d08 (main.1.sm_70.ptx:24803) @%p5569 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d70 (main.1.sm_70.ptx:24819) shfl.sync.idx.b32 %r5673|%p3913, %r23666, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28d90 (main.1.sm_70.ptx:24823) @%p5569 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28df8 (main.1.sm_70.ptx:24839) shfl.sync.idx.b32 %r5677|%p3917, %r23666, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e18 (main.1.sm_70.ptx:24843) @%p5569 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e80 (main.1.sm_70.ptx:24859) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28e98 (main.1.sm_70.ptx:24862) @%p5573 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ea0 (main.1.sm_70.ptx:24864) xor.b32 %r23729, %r6029, 245;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f30 (main.1.sm_70.ptx:24884) @%p5575 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f98 (main.1.sm_70.ptx:24900) shfl.sync.idx.b32 %r5695|%p3925, %r23740, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28fb8 (main.1.sm_70.ptx:24904) @%p5575 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29020 (main.1.sm_70.ptx:24920) shfl.sync.idx.b32 %r5699|%p3929, %r23740, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29040 (main.1.sm_70.ptx:24924) @%p5575 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290a8 (main.1.sm_70.ptx:24940) shfl.sync.idx.b32 %r5703|%p3933, %r23740, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x290c8 (main.1.sm_70.ptx:24944) @%p5575 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29130 (main.1.sm_70.ptx:24960) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29148 (main.1.sm_70.ptx:24963) @%p5579 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29150 (main.1.sm_70.ptx:24965) xor.b32 %r23803, %r6029, 246;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x291e0 (main.1.sm_70.ptx:24985) @%p5581 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29248 (main.1.sm_70.ptx:25001) shfl.sync.idx.b32 %r5721|%p3941, %r23814, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x29268 (main.1.sm_70.ptx:25005) @%p5581 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292d0 (main.1.sm_70.ptx:25021) shfl.sync.idx.b32 %r5725|%p3945, %r23814, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x292f0 (main.1.sm_70.ptx:25025) @%p5581 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29358 (main.1.sm_70.ptx:25041) shfl.sync.idx.b32 %r5729|%p3949, %r23814, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x29378 (main.1.sm_70.ptx:25045) @%p5581 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293e0 (main.1.sm_70.ptx:25061) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x293f8 (main.1.sm_70.ptx:25064) @%p5585 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29400 (main.1.sm_70.ptx:25066) xor.b32 %r23877, %r6029, 247;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x29490 (main.1.sm_70.ptx:25086) @%p5587 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294f8 (main.1.sm_70.ptx:25102) shfl.sync.idx.b32 %r5747|%p3957, %r23888, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29518 (main.1.sm_70.ptx:25106) @%p5587 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29580 (main.1.sm_70.ptx:25122) shfl.sync.idx.b32 %r5751|%p3961, %r23888, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x295a0 (main.1.sm_70.ptx:25126) @%p5587 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29608 (main.1.sm_70.ptx:25142) shfl.sync.idx.b32 %r5755|%p3965, %r23888, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29628 (main.1.sm_70.ptx:25146) @%p5587 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29690 (main.1.sm_70.ptx:25162) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296a8 (main.1.sm_70.ptx:25165) @%p5591 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296b0 (main.1.sm_70.ptx:25167) xor.b32 %r23951, %r6029, 248;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29740 (main.1.sm_70.ptx:25187) @%p5593 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297a8 (main.1.sm_70.ptx:25203) shfl.sync.idx.b32 %r5773|%p3973, %r23962, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x297c8 (main.1.sm_70.ptx:25207) @%p5593 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29830 (main.1.sm_70.ptx:25223) shfl.sync.idx.b32 %r5777|%p3977, %r23962, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29850 (main.1.sm_70.ptx:25227) @%p5593 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298b8 (main.1.sm_70.ptx:25243) shfl.sync.idx.b32 %r5781|%p3981, %r23962, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x298d8 (main.1.sm_70.ptx:25247) @%p5593 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29940 (main.1.sm_70.ptx:25263) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29958 (main.1.sm_70.ptx:25266) @%p5597 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29960 (main.1.sm_70.ptx:25268) xor.b32 %r24025, %r6029, 249;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x299f0 (main.1.sm_70.ptx:25288) @%p5599 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a58 (main.1.sm_70.ptx:25304) shfl.sync.idx.b32 %r5799|%p3989, %r24036, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29a78 (main.1.sm_70.ptx:25308) @%p5599 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ae0 (main.1.sm_70.ptx:25324) shfl.sync.idx.b32 %r5803|%p3993, %r24036, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29b00 (main.1.sm_70.ptx:25328) @%p5599 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b68 (main.1.sm_70.ptx:25344) shfl.sync.idx.b32 %r5807|%p3997, %r24036, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29b88 (main.1.sm_70.ptx:25348) @%p5599 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bf0 (main.1.sm_70.ptx:25364) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c08 (main.1.sm_70.ptx:25367) @%p5603 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (main.1.sm_70.ptx:25369) xor.b32 %r24099, %r6029, 250;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29ca0 (main.1.sm_70.ptx:25389) @%p5605 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d08 (main.1.sm_70.ptx:25405) shfl.sync.idx.b32 %r5825|%p4005, %r24110, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d28 (main.1.sm_70.ptx:25409) @%p5605 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d90 (main.1.sm_70.ptx:25425) shfl.sync.idx.b32 %r5829|%p4009, %r24110, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29db0 (main.1.sm_70.ptx:25429) @%p5605 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e18 (main.1.sm_70.ptx:25445) shfl.sync.idx.b32 %r5833|%p4013, %r24110, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e38 (main.1.sm_70.ptx:25449) @%p5605 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ea0 (main.1.sm_70.ptx:25465) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29eb8 (main.1.sm_70.ptx:25468) @%p5609 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ec0 (main.1.sm_70.ptx:25470) xor.b32 %r24173, %r6029, 251;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f50 (main.1.sm_70.ptx:25490) @%p5611 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29fb8 (main.1.sm_70.ptx:25506) shfl.sync.idx.b32 %r5851|%p4021, %r24184, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x29fd8 (main.1.sm_70.ptx:25510) @%p5611 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a040 (main.1.sm_70.ptx:25526) shfl.sync.idx.b32 %r5855|%p4025, %r24184, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a060 (main.1.sm_70.ptx:25530) @%p5611 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0c8 (main.1.sm_70.ptx:25546) shfl.sync.idx.b32 %r5859|%p4029, %r24184, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a0e8 (main.1.sm_70.ptx:25550) @%p5611 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a150 (main.1.sm_70.ptx:25566) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a168 (main.1.sm_70.ptx:25569) @%p5615 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a170 (main.1.sm_70.ptx:25571) xor.b32 %r24247, %r6029, 252;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a200 (main.1.sm_70.ptx:25591) @%p5617 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a268 (main.1.sm_70.ptx:25607) shfl.sync.idx.b32 %r5877|%p4037, %r24258, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a288 (main.1.sm_70.ptx:25611) @%p5617 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2f0 (main.1.sm_70.ptx:25627) shfl.sync.idx.b32 %r5881|%p4041, %r24258, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a310 (main.1.sm_70.ptx:25631) @%p5617 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a378 (main.1.sm_70.ptx:25647) shfl.sync.idx.b32 %r5885|%p4045, %r24258, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a398 (main.1.sm_70.ptx:25651) @%p5617 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a400 (main.1.sm_70.ptx:25667) add.s32 %r24967, %r24967, 1;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a418 (main.1.sm_70.ptx:25670) @%p5621 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a420 (main.1.sm_70.ptx:25672) xor.b32 %r24321, %r6029, 253;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4b0 (main.1.sm_70.ptx:25692) @%p5623 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a518 (main.1.sm_70.ptx:25708) shfl.sync.idx.b32 %r5903|%p4053, %r24332, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a538 (main.1.sm_70.ptx:25712) @%p5623 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5a0 (main.1.sm_70.ptx:25728) shfl.sync.idx.b32 %r5907|%p4057, %r24332, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5c0 (main.1.sm_70.ptx:25732) @%p5623 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a628 (main.1.sm_70.ptx:25748) shfl.sync.idx.b32 %r5911|%p4061, %r24332, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a648 (main.1.sm_70.ptx:25752) @%p5623 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6b0 (main.1.sm_70.ptx:25768) add.s32 %r24969, %r24969, 1;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a6c8 (main.1.sm_70.ptx:25771) @%p5627 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6d0 (main.1.sm_70.ptx:25773) xor.b32 %r24395, %r6029, 254;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a760 (main.1.sm_70.ptx:25793) @%p5629 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7c8 (main.1.sm_70.ptx:25809) shfl.sync.idx.b32 %r5929|%p4069, %r24406, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a7e8 (main.1.sm_70.ptx:25813) @%p5629 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a850 (main.1.sm_70.ptx:25829) shfl.sync.idx.b32 %r5933|%p4073, %r24406, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a870 (main.1.sm_70.ptx:25833) @%p5629 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8d8 (main.1.sm_70.ptx:25849) shfl.sync.idx.b32 %r5937|%p4077, %r24406, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a8f8 (main.1.sm_70.ptx:25853) @%p5629 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a960 (main.1.sm_70.ptx:25869) add.s32 %r24971, %r24971, 1;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a978 (main.1.sm_70.ptx:25872) @%p5633 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a980 (main.1.sm_70.ptx:25874) xor.b32 %r24469, %r6029, 255;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa10 (main.1.sm_70.ptx:25894) @%p5635 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa78 (main.1.sm_70.ptx:25910) shfl.sync.idx.b32 %r5955|%p4085, %r24480, %r6037, %r6067, %r6068;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aa98 (main.1.sm_70.ptx:25914) @%p5635 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab00 (main.1.sm_70.ptx:25930) shfl.sync.idx.b32 %r5959|%p4089, %r24480, %r6047, %r6067, %r6068;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab20 (main.1.sm_70.ptx:25934) @%p5635 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab88 (main.1.sm_70.ptx:25950) shfl.sync.idx.b32 %r5963|%p4093, %r24480, %r6038, %r6067, %r6068;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2aba8 (main.1.sm_70.ptx:25954) @%p5635 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac10 (main.1.sm_70.ptx:25970) add.s32 %r24973, %r24973, 1;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac40 (main.1.sm_70.ptx:25976) @%p5639 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac48 (main.1.sm_70.ptx:25978) mov.u64 %rd11762, keccakf_rndc;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2b520 (main.1.sm_70.ptx:26466) @%p5640 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b528 (main.1.sm_70.ptx:26468) ld.param.u64 %rd7632, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b670 (main.1.sm_70.ptx:26513) @%p5658 bra BB0_2570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b6a0 (main.1.sm_70.ptx:26526) ld.param.u64 %rd7633, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b760 (main.1.sm_70.ptx:26554) @%p5676 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b790 (main.1.sm_70.ptx:26567) ld.param.u64 %rd7634, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b850 (main.1.sm_70.ptx:26595) @%p5694 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b880 (main.1.sm_70.ptx:26608) ld.param.u64 %rd7635, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b940 (main.1.sm_70.ptx:26636) @%p5712 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b970 (main.1.sm_70.ptx:26649) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 449281
gpu_sim_insn = 60316000
gpu_ipc =     134.2501
gpu_tot_sim_cycle = 449281
gpu_tot_sim_insn = 60316000
gpu_tot_ipc =     134.2501
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4832% 
gpu_tot_occupancy = 12.4832% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0046
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2356
partiton_level_parallism_util_total  =       1.2356
L2_BW  =       0.1658 GB/Sec
L2_BW_total  =       0.1658 GB/Sec
gpu_total_sim_rate=61296

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17408, Miss = 512, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69634
	L1D_total_cache_misses = 2062
	L1D_total_cache_miss_rate = 0.0296
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
93972, 93972, 93972, 93972, 93972, 93972, 93972, 93972, 
gpgpu_n_tot_thrd_icount = 99378528
gpgpu_n_tot_w_icount = 3105579
gpgpu_n_stall_shd_mem = 36738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36738
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:861331	W0_Idle:4320	W0_Scoreboard:3182253	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434240
single_issue_nums: WS0:751776	WS1:751776	WS2:751776	WS3:751776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82240 {40:2056,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 695 
avg_icnt2mem_latency = 290 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:196 	82 	194 	386 	961 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8 	130 	1917 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	19 	59 	115 	498 	1215 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2050 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6326      5914         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6313      5900         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6301      5887         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6289      5875         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6274      5862         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6261      5848         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6249      5835         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6237      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5603      6016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5590      6004         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5578      5992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5551      5964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5526      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5514      5926         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5707      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5695      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5680      6093         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5667      6080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5654      6068         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5642      6056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5629      6041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5615      6028         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5811      6223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5796      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5783      6196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5771      6184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5759      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5744      6157         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5731      6144         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5719      6132         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/64 = 32.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        900       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        845       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        837       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       710    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        603       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        717       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        709       801         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        701       793         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        691       783         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        681       773         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        673       765         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        666       756         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        655       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        718       881         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        708       873         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        698       863         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        689       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        681       845         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        672       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        663       827         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        653       817         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        716       952         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        706       942         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        698       933         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        690       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        680       916         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        670       906         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        662       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        654       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337316i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337316i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218463
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223206
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0023032
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231209
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337316i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337316i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218463
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00214609
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00225873
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228245
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337316i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231209
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337316i bk1: 32a 337316i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 337211 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222909
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00214906
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222613
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228245
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337316i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00226763
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00222613
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337316i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223502
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022202
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231209
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337316i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 337210 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218463
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227059
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337357 n_nop=337291 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=196 dram_eff=0.3265
bk0: 32a 337315i bk1: 32a 337315i bk2: 0a 337357i bk3: 0a 337357i bk4: 0a 337357i bk5: 0a 337357i bk6: 0a 337357i bk7: 0a 337357i bk8: 0a 337357i bk9: 0a 337357i bk10: 0a 337357i bk11: 0a 337357i bk12: 0a 337357i bk13: 0a 337357i bk14: 0a 337357i bk15: 0a 337357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 337357 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 337209 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337357 
n_nop = 337291 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 2048
L2_total_cache_miss_rate = 0.9961
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2056
icnt_total_pkts_simt_to_mem=2056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2056
Req_Network_cycles = 449281
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       2.7530
Req_Bank_Level_Parallism =       1.2356
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 2056
Reply_Network_cycles = 449281
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0001
Reply_Network_conflicts_per_cycle_util =       0.0253
Reply_Bank_Level_Parallism =       1.7306
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 24 sec (984 sec)
gpgpu_simulation_rate = 61296 (inst/sec)
gpgpu_simulation_rate = 456 (cycle/sec)
gpgpu_silicon_slowdown = 2482456x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a11f21c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f210..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f208..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f200..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a11f218..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 446086
gpu_sim_insn = 60315808
gpu_ipc =     135.2112
gpu_tot_sim_cycle = 895367
gpu_tot_sim_insn = 120631808
gpu_tot_ipc =     134.7289
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4850% 
gpu_tot_occupancy = 12.4841% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0046
partiton_level_parallism_total  =       0.0046
partiton_level_parallism_util =       1.2353
partiton_level_parallism_util_total  =       1.2354
L2_BW  =       0.1671 GB/Sec
L2_BW_total  =       0.1664 GB/Sec
gpu_total_sim_rate=59336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17408, Miss = 512, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17410, Miss = 518, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17408, Miss = 516, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 139268
	L1D_total_cache_misses = 4128
	L1D_total_cache_miss_rate = 0.0296
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2066
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
93972, 93972, 93972, 93972, 93972, 93972, 93972, 93972, 
gpgpu_n_tot_thrd_icount = 198756864
gpgpu_n_tot_w_icount = 6211152
gpgpu_n_stall_shd_mem = 73476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4114
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 73476
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1713505	W0_Idle:7904	W0_Scoreboard:6367059	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2868480
single_issue_nums: WS0:1503552	WS1:1503552	WS2:1503552	WS3:1503552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32912 {8:4114,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164560 {40:4114,}
maxmflatency = 1024 
max_icnt2mem_latency = 597 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 695 
avg_icnt2mem_latency = 293 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:472 	235 	581 	1158 	1421 	229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18 	291 	3804 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	40 	118 	230 	776 	2650 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4108 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6326      5914         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6313      5900         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6301      5887         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6289      5875         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6274      5862         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6261      5848         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6249      5835         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6237      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5603      6016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5590      6004         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5578      5992         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5566      5977         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5551      5964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5526      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5514      5926         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5707      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5695      6108         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5680      6093         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5667      6080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5654      6068         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5642      6056         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5629      6041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5615      6028         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5811      6223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5796      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5783      6196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5771      6184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5759      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5744      6157         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5731      6144         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5719      6132         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4096/64 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        906       711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        844       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        837       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        817       675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        808       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        595       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        587       729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        568       710    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        559       702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       683    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        640       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        631       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        621       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        603       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        594       737    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        585       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        576       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        675       817    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        665       808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        656       799    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        648       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        639       781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        629       772    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        620       763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        612       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1024       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1014       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1006       720         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        998       712         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        988       703         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        978       694         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        970       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        962       676         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        733       809         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        725       801         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        717       793         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        707       783         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        697       773         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        689       765         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        681       756         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        671       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        734       881         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        724       873         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        714       863         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        705       853         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        697       845         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        688       837         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        679       827         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        669       817         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        732       952         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        722       942         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        714       933         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        706       925         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        696       916         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        686       906         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        678       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        670       889         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672244i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 672044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178488
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672245i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672244i bk1: 64a 672245i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 672046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165845
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672244i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 672044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170456
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177595
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178488
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672245i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672245i bk1: 64a 672244i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 672046 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165845
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672244i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 672044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161978
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173133
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175513
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672245i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178488
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672245i bk1: 64a 672245i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 672047 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170158
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672244i bk1: 64a 672244i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162424
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169861
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175513
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672245i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174026
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672244i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 672044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017001
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672245i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170753
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672244i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 672044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169415
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178488
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672245i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 672045 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672244i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 672044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165845
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174323
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672315 n_nop=672185 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=368 dram_eff=0.3478
bk0: 64a 672243i bk1: 64a 672243i bk2: 0a 672315i bk3: 0a 672315i bk4: 0a 672315i bk5: 0a 672315i bk6: 0a 672315i bk7: 0a 672315i bk8: 0a 672315i bk9: 0a 672315i bk10: 0a 672315i bk11: 0a 672315i bk12: 0a 672315i bk13: 0a 672315i bk14: 0a 672315i bk15: 0a 672315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 672315 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 672043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 672315 
n_nop = 672185 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82, Miss = 64, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4114
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.9956
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4114
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4114
icnt_total_pkts_simt_to_mem=4114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4114
Req_Network_cycles = 895367
Req_Network_injected_packets_per_cycle =       0.0046 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       2.7520
Req_Bank_Level_Parallism =       1.2354
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4114
Reply_Network_cycles = 895367
Reply_Network_injected_packets_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0126
Reply_Bank_Level_Parallism =       1.7300
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 53 sec (2033 sec)
gpgpu_simulation_rate = 59336 (inst/sec)
gpgpu_simulation_rate = 440 (cycle/sec)
gpgpu_silicon_slowdown = 2572727x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a11f21c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f210..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f208..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8a11f200..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8a11f218..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
