{
  "Top": "float_to_fixed_top",
  "RtlTop": "float_to_fixed_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "float_to_fixed_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "flopo": {
      "index": "0",
      "direction": "in",
      "srcType": "ac_float<25, 2, 8, AC_TRN> const &",
      "srcSize": "128",
      "hwRefs": [{
          "type": "port",
          "interface": "flopo",
          "name": "flopo",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fixpo": {
      "index": "1",
      "direction": "out",
      "srcType": "ac_fixed<64, 32, true, AC_TRN, AC_WRAP>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "fixpo",
          "name": "fixpo",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "fixpo_ap_vld",
          "name": "fixpo_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=60",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top float_to_fixed_top -name float_to_fixed_top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "float_to_fixed_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "Uncertainty": "13.5",
    "IsCombinational": "0",
    "II": "24",
    "Latency": "23"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 50.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "float_to_fixed_top",
    "Version": "1.0",
    "DisplayName": "Float_to_fixed_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_float_to_fixed_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/float_to_fixed.cpp"],
    "Vhdl": [
      "impl\/vhdl\/float_to_fixed_top_float_to_fixed_top_Pipeline_1.vhd",
      "impl\/vhdl\/float_to_fixed_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/float_to_fixed_top_r_v_v_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/float_to_fixed_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/float_to_fixed_top_float_to_fixed_top_Pipeline_1.v",
      "impl\/verilog\/float_to_fixed_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/float_to_fixed_top_r_v_v_RAM_AUTO_1R1W.v",
      "impl\/verilog\/float_to_fixed_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/float_to_fixed_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "flopo": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "128",
      "portMap": {"flopo": "DATA"},
      "ports": ["flopo"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "flopo"
        }]
    },
    "fixpo": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"fixpo": "DATA"},
      "ports": ["fixpo"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "fixpo"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "flopo": {
      "dir": "in",
      "width": "128"
    },
    "fixpo": {
      "dir": "out",
      "width": "64"
    },
    "fixpo_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "float_to_fixed_top",
      "Instances": [{
          "ModuleName": "float_to_fixed_top_Pipeline_1",
          "InstanceName": "grp_float_to_fixed_top_Pipeline_1_fu_267"
        }]
    },
    "Info": {
      "float_to_fixed_top_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "float_to_fixed_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "float_to_fixed_top_Pipeline_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "4.540"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "float_to_fixed_top": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "13.830"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "437",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2359",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-31 13:37:04 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
