
fm_synth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000016ec  080051ac  080051ac  000151ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006898  08006898  000208a4  2**0
                  CONTENTS
  4 .ARM          00000000  08006898  08006898  000208a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006898  08006898  000208a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006898  08006898  00016898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800689c  0800689c  0001689c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000008a4  20000000  080068a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d10  200008a4  08007144  000208a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015b4  08007144  000215b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000208a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f4fa  00000000  00000000  000208cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bcf  00000000  00000000  0003fdc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001740c  00000000  00000000  00043996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f00  00000000  00000000  0005ada8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000042d0  00000000  00000000  0005bca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018c39  00000000  00000000  0005ff78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022d99  00000000  00000000  00078bb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e9ae  00000000  00000000  0009b94a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012a2f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000039d4  00000000  00000000  0012a34c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200008a4 	.word	0x200008a4
 8000128:	00000000 	.word	0x00000000
 800012c:	08005194 	.word	0x08005194

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200008a8 	.word	0x200008a8
 8000148:	08005194 	.word	0x08005194

0800014c <init_audio_out>:
 */

#include "audio_out.h"

void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
	audio_spi = hspi->Instance;
 800014c:	6803      	ldr	r3, [r0, #0]
void init_audio_out(SPI_HandleTypeDef* hspi, TIM_HandleTypeDef *htim) {
 800014e:	b510      	push	{r4, lr}
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 8000150:	681a      	ldr	r2, [r3, #0]
	audio_spi = hspi->Instance;
 8000152:	4c06      	ldr	r4, [pc, #24]	; (800016c <init_audio_out+0x20>)
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 8000154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	audio_spi = hspi->Instance;
 8000158:	6023      	str	r3, [r4, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015a:	4608      	mov	r0, r1
	audio_spi->CR1 |= SPI_CR1_SPE;					//enable SPI
 800015c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(htim);
 800015e:	f004 fe61 	bl	8004e24 <HAL_TIM_Base_Start_IT>
	output_volume = 0x3800;
 8000162:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000166:	4b02      	ldr	r3, [pc, #8]	; (8000170 <init_audio_out+0x24>)
 8000168:	801a      	strh	r2, [r3, #0]
}
 800016a:	bd10      	pop	{r4, pc}
 800016c:	20000a98 	.word	0x20000a98
 8000170:	20000abc 	.word	0x20000abc

08000174 <update_volume>:

void update_volume() {
	AUDIO_GPIO->BSRR = (AUDIO_SPI_CS_PIN << 16);	//pull CS pin low
 8000174:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
void update_volume() {
 8000178:	b538      	push	{r3, r4, r5, lr}
	AUDIO_GPIO->BSRR = (AUDIO_SPI_CS_PIN << 16);	//pull CS pin low
 800017a:	4c07      	ldr	r4, [pc, #28]	; (8000198 <update_volume+0x24>)
	audio_spi->DR = output_volume;					//write out data to SPI (assume SPI is not busy)
 800017c:	4d07      	ldr	r5, [pc, #28]	; (800019c <update_volume+0x28>)
 800017e:	4b08      	ldr	r3, [pc, #32]	; (80001a0 <update_volume+0x2c>)
	AUDIO_GPIO->BSRR = (AUDIO_SPI_CS_PIN << 16);	//pull CS pin low
 8000180:	6122      	str	r2, [r4, #16]
	audio_spi->DR = output_volume;					//write out data to SPI (assume SPI is not busy)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	882a      	ldrh	r2, [r5, #0]
 8000186:	60da      	str	r2, [r3, #12]
	output_volume = synth_sample();
 8000188:	f001 f9a2 	bl	80014d0 <synth_sample>
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin high
 800018c:	2310      	movs	r3, #16
	output_volume |= 0b0011000000000000;			//MCP4921 DAC: bit 12 = on/off, bit 13 = gain 1x/2x
 800018e:	f440 5040 	orr.w	r0, r0, #12288	; 0x3000
 8000192:	8028      	strh	r0, [r5, #0]
	AUDIO_GPIO->BSRR = AUDIO_SPI_CS_PIN;			//pull CS pin high
 8000194:	6123      	str	r3, [r4, #16]
}
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	40010800 	.word	0x40010800
 800019c:	20000abc 	.word	0x20000abc
 80001a0:	20000a98 	.word	0x20000a98

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001a8:	2300      	movs	r3, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001aa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ac:	2601      	movs	r6, #1
 80001ae:	2710      	movs	r7, #16
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001b0:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
{
 80001b4:	b090      	sub	sp, #64	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001b6:	a806      	add	r0, sp, #24
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b8:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001bc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80001c0:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001c4:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c8:	9307      	str	r3, [sp, #28]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001ca:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001cc:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ce:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001d0:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001d2:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001d4:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d6:	f004 fa79 	bl	80046cc <HAL_RCC_OscConfig>
 80001da:	b108      	cbz	r0, 80001e0 <SystemClock_Config+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001dc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80001de:	e7fe      	b.n	80001de <SystemClock_Config+0x3a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e0:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001e2:	f04f 080f 	mov.w	r8, #15
 80001e6:	f04f 0902 	mov.w	r9, #2
 80001ea:	2600      	movs	r6, #0
 80001ec:	f44f 6780 	mov.w	r7, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001f0:	4621      	mov	r1, r4
 80001f2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f4:	e9cd 8900 	strd	r8, r9, [sp]
 80001f8:	e9cd 6702 	strd	r6, r7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fc:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001fe:	f004 fc65 	bl	8004acc <HAL_RCC_ClockConfig>
 8000202:	b108      	cbz	r0, 8000208 <SystemClock_Config+0x64>
 8000204:	b672      	cpsid	i
  while (1)
 8000206:	e7fe      	b.n	8000206 <SystemClock_Config+0x62>
}
 8000208:	b010      	add	sp, #64	; 0x40
 800020a:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
 800020e:	bf00      	nop

08000210 <main>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000210:	2500      	movs	r5, #0
{
 8000212:	b580      	push	{r7, lr}
 8000214:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8000216:	f002 fcf3 	bl	8002c00 <HAL_Init>
  SystemClock_Config();
 800021a:	f7ff ffc3 	bl	80001a4 <SystemClock_Config>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800021e:	2201      	movs	r2, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000220:	e9cd 5506 	strd	r5, r5, [sp, #24]
 8000224:	e9cd 5508 	strd	r5, r5, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000228:	4c7b      	ldr	r4, [pc, #492]	; (8000418 <main+0x208>)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800022a:	2110      	movs	r1, #16
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800022c:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800022e:	487b      	ldr	r0, [pc, #492]	; (800041c <main+0x20c>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000230:	f043 0304 	orr.w	r3, r3, #4
 8000234:	61a3      	str	r3, [r4, #24]
 8000236:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000238:	4616      	mov	r6, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800023a:	f003 0304 	and.w	r3, r3, #4
 800023e:	9302      	str	r3, [sp, #8]
 8000240:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000242:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000244:	f04f 0810 	mov.w	r8, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000248:	f043 0308 	orr.w	r3, r3, #8
 800024c:	61a3      	str	r3, [r4, #24]
 800024e:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000250:	f04f 0901 	mov.w	r9, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000254:	f003 0308 	and.w	r3, r3, #8
 8000258:	9303      	str	r3, [sp, #12]
 800025a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800025c:	f002 ffd8 	bl	8003210 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000260:	2200      	movs	r2, #0
 8000262:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000264:	486d      	ldr	r0, [pc, #436]	; (800041c <main+0x20c>)
 8000266:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000268:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800026c:	e9cd 8906 	strd	r8, r9, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000270:	f002 fec2 	bl	8002ff8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_5;
 8000274:	f245 0228 	movw	r2, #20520	; 0x5028
 8000278:	4b69      	ldr	r3, [pc, #420]	; (8000420 <main+0x210>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800027a:	486a      	ldr	r0, [pc, #424]	; (8000424 <main+0x214>)
 800027c:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_5;
 800027e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000282:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000284:	f002 feb8 	bl	8002ff8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6;
 8000288:	f24a 0250 	movw	r2, #41040	; 0xa050
 800028c:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800028e:	4865      	ldr	r0, [pc, #404]	; (8000424 <main+0x214>)
 8000290:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_6;
 8000292:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000296:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000298:	f002 feae 	bl	8002ff8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800029c:	f44f 7260 	mov.w	r2, #896	; 0x380
 80002a0:	4b61      	ldr	r3, [pc, #388]	; (8000428 <main+0x218>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002a2:	4860      	ldr	r0, [pc, #384]	; (8000424 <main+0x214>)
 80002a4:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80002a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002aa:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002ac:	f002 fea4 	bl	8002ff8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 0);
 80002b0:	462a      	mov	r2, r5
 80002b2:	4631      	mov	r1, r6
 80002b4:	2009      	movs	r0, #9
 80002b6:	f002 fceb 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80002ba:	2009      	movs	r0, #9
 80002bc:	f002 fd20 	bl	8002d00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80002c0:	462a      	mov	r2, r5
 80002c2:	4631      	mov	r1, r6
 80002c4:	2017      	movs	r0, #23
 80002c6:	f002 fce3 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80002ca:	2017      	movs	r0, #23
 80002cc:	f002 fd18 	bl	8002d00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80002d0:	462a      	mov	r2, r5
 80002d2:	4631      	mov	r1, r6
 80002d4:	2028      	movs	r0, #40	; 0x28
 80002d6:	f002 fcdb 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002da:	2028      	movs	r0, #40	; 0x28
 80002dc:	f002 fd10 	bl	8002d00 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002e0:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 80002e2:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002e4:	4333      	orrs	r3, r6
 80002e6:	6163      	str	r3, [r4, #20]
 80002e8:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 80002ea:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002ec:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 80002ee:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 1, 0);
 80002f4:	f002 fccc 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80002f8:	200e      	movs	r0, #14
 80002fa:	f002 fd01 	bl	8002d00 <HAL_NVIC_EnableIRQ>
  huart1.Init.BaudRate = 31250;
 80002fe:	f647 2212 	movw	r2, #31250	; 0x7a12
  huart1.Init.Mode = UART_MODE_RX;
 8000302:	2304      	movs	r3, #4
  huart1.Instance = USART1;
 8000304:	4c49      	ldr	r4, [pc, #292]	; (800042c <main+0x21c>)
 8000306:	494a      	ldr	r1, [pc, #296]	; (8000430 <main+0x220>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000308:	4620      	mov	r0, r4
  huart1.Init.StopBits = UART_STOPBITS_1;
 800030a:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800030e:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart1.Init.BaudRate = 31250;
 8000312:	e9c4 1200 	strd	r1, r2, [r4]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000316:	6125      	str	r5, [r4, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8000318:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800031a:	f004 fe85 	bl	8005028 <HAL_UART_Init>
 800031e:	b108      	cbz	r0, 8000324 <main+0x114>
 8000320:	b672      	cpsid	i
  while (1)
 8000322:	e7fe      	b.n	8000322 <main+0x112>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000324:	4603      	mov	r3, r0
  htim2.Instance = TIM2;
 8000326:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 1451-1;
 800032a:	f240 52aa 	movw	r2, #1450	; 0x5aa
  htim2.Instance = TIM2;
 800032e:	4f41      	ldr	r7, [pc, #260]	; (8000434 <main+0x224>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000330:	e9cd 0006 	strd	r0, r0, [sp, #24]
 8000334:	e9cd 0008 	strd	r0, r0, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000338:	9004      	str	r0, [sp, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800033a:	4638      	mov	r0, r7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800033c:	e9c7 3301 	strd	r3, r3, [r7, #4]
  htim2.Instance = TIM2;
 8000340:	6039      	str	r1, [r7, #0]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000342:	613b      	str	r3, [r7, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000344:	61bb      	str	r3, [r7, #24]
  htim2.Init.Period = 1451-1;
 8000346:	60fa      	str	r2, [r7, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000348:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800034a:	f004 fd07 	bl	8004d5c <HAL_TIM_Base_Init>
 800034e:	b108      	cbz	r0, 8000354 <main+0x144>
 8000350:	b672      	cpsid	i
  while (1)
 8000352:	e7fe      	b.n	8000352 <main+0x142>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000354:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000358:	4638      	mov	r0, r7
 800035a:	a906      	add	r1, sp, #24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800035c:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800035e:	f004 fd8d 	bl	8004e7c <HAL_TIM_ConfigClockSource>
 8000362:	b108      	cbz	r0, 8000368 <main+0x158>
 8000364:	b672      	cpsid	i
  while (1)
 8000366:	e7fe      	b.n	8000366 <main+0x156>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000368:	2300      	movs	r3, #0
 800036a:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800036c:	4638      	mov	r0, r7
 800036e:	a904      	add	r1, sp, #16
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000370:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000374:	f004 fe26 	bl	8004fc4 <HAL_TIMEx_MasterConfigSynchronization>
 8000378:	4603      	mov	r3, r0
 800037a:	b9e0      	cbnz	r0, 80003b6 <main+0x1a6>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800037c:	f44f 7c82 	mov.w	ip, #260	; 0x104
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000380:	f44f 7000 	mov.w	r0, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000384:	2108      	movs	r1, #8
  hspi1.Init.CRCPolynomial = 10;
 8000386:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000388:	f44f 6600 	mov.w	r6, #2048	; 0x800
  hspi1.Instance = SPI1;
 800038c:	4d2a      	ldr	r5, [pc, #168]	; (8000438 <main+0x228>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800038e:	e9c5 c301 	strd	ip, r3, [r5, #4]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000392:	e9c5 3304 	strd	r3, r3, [r5, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000396:	e9c5 3308 	strd	r3, r3, [r5, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800039a:	62ab      	str	r3, [r5, #40]	; 0x28
  hspi1.Instance = SPI1;
 800039c:	4b27      	ldr	r3, [pc, #156]	; (800043c <main+0x22c>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800039e:	61a8      	str	r0, [r5, #24]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003a0:	4628      	mov	r0, r5
  hspi1.Instance = SPI1;
 80003a2:	602b      	str	r3, [r5, #0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80003a4:	60ee      	str	r6, [r5, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80003a6:	61e9      	str	r1, [r5, #28]
  hspi1.Init.CRCPolynomial = 10;
 80003a8:	62ea      	str	r2, [r5, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003aa:	f004 fc7d 	bl	8004ca8 <HAL_SPI_Init>
 80003ae:	4603      	mov	r3, r0
 80003b0:	b118      	cbz	r0, 80003ba <main+0x1aa>
 80003b2:	b672      	cpsid	i
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <main+0x1a4>
 80003b6:	b672      	cpsid	i
 80003b8:	e7fe      	b.n	80003b8 <main+0x1a8>
  hi2c2.Init.ClockSpeed = 10000;
 80003ba:	f242 7010 	movw	r0, #10000	; 0x2710
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Instance = I2C2;
 80003c2:	4e1f      	ldr	r6, [pc, #124]	; (8000440 <main+0x230>)
 80003c4:	491f      	ldr	r1, [pc, #124]	; (8000444 <main+0x234>)
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003c6:	e9c6 0301 	strd	r0, r3, [r6, #4]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003ca:	4630      	mov	r0, r6
  hi2c2.Init.OwnAddress2 = 0;
 80003cc:	e9c6 3305 	strd	r3, r3, [r6, #20]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003d0:	e9c6 3307 	strd	r3, r3, [r6, #28]
  hi2c2.Init.OwnAddress1 = 0;
 80003d4:	60f3      	str	r3, [r6, #12]
  hi2c2.Instance = I2C2;
 80003d6:	6031      	str	r1, [r6, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003d8:	6132      	str	r2, [r6, #16]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003da:	f002 ffb5 	bl	8003348 <HAL_I2C_Init>
 80003de:	b108      	cbz	r0, 80003e4 <main+0x1d4>
 80003e0:	b672      	cpsid	i
  while (1)
 80003e2:	e7fe      	b.n	80003e2 <main+0x1d2>
  init_midi(&huart1);
 80003e4:	4620      	mov	r0, r4
 80003e6:	f000 f8b7 	bl	8000558 <init_midi>
  init_synth();
 80003ea:	f000 fd3f 	bl	8000e6c <init_synth>
  init_audio_out(&hspi1, &htim2);
 80003ee:	4628      	mov	r0, r5
 80003f0:	4639      	mov	r1, r7
 80003f2:	f7ff feab 	bl	800014c <init_audio_out>
  init_ui(&hi2c2);
 80003f6:	4630      	mov	r0, r6
 80003f8:	f002 f964 	bl	80026c4 <init_ui>
 80003fc:	4e12      	ldr	r6, [pc, #72]	; (8000448 <main+0x238>)
 80003fe:	4d13      	ldr	r5, [pc, #76]	; (800044c <main+0x23c>)
	if (midi_buffer_read != midi_buffer_write) {
 8000400:	7832      	ldrb	r2, [r6, #0]
 8000402:	782b      	ldrb	r3, [r5, #0]
 8000404:	429a      	cmp	r2, r3
 8000406:	d0fb      	beq.n	8000400 <main+0x1f0>
		process_midi_byte(&huart1);
 8000408:	4620      	mov	r0, r4
 800040a:	f000 f8c9 	bl	80005a0 <process_midi_byte>
	if (midi_buffer_read != midi_buffer_write) {
 800040e:	7832      	ldrb	r2, [r6, #0]
 8000410:	782b      	ldrb	r3, [r5, #0]
 8000412:	429a      	cmp	r2, r3
 8000414:	d0f4      	beq.n	8000400 <main+0x1f0>
 8000416:	e7f7      	b.n	8000408 <main+0x1f8>
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800
 8000420:	10210000 	.word	0x10210000
 8000424:	40010c00 	.word	0x40010c00
 8000428:	10110000 	.word	0x10110000
 800042c:	20001040 	.word	0x20001040
 8000430:	40013800 	.word	0x40013800
 8000434:	200013c8 	.word	0x200013c8
 8000438:	20001370 	.word	0x20001370
 800043c:	40013000 	.word	0x40013000
 8000440:	20000acc 	.word	0x20000acc
 8000444:	40005800 	.word	0x40005800
 8000448:	20001410 	.word	0x20001410
 800044c:	20000bf8 	.word	0x20000bf8

08000450 <HAL_GPIO_EXTI_Callback>:
	switch (GPIO_Pin) {
 8000450:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8000454:	d038      	beq.n	80004c8 <HAL_GPIO_EXTI_Callback+0x78>
 8000456:	d806      	bhi.n	8000466 <HAL_GPIO_EXTI_Callback+0x16>
 8000458:	2820      	cmp	r0, #32
 800045a:	d038      	beq.n	80004ce <HAL_GPIO_EXTI_Callback+0x7e>
 800045c:	2880      	cmp	r0, #128	; 0x80
 800045e:	d119      	bne.n	8000494 <HAL_GPIO_EXTI_Callback+0x44>
		fsm(pb_0);
 8000460:	2000      	movs	r0, #0
 8000462:	f002 b983 	b.w	800276c <fsm>
	switch (GPIO_Pin) {
 8000466:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800046a:	d03e      	beq.n	80004ea <HAL_GPIO_EXTI_Callback+0x9a>
 800046c:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8000470:	d122      	bne.n	80004b8 <HAL_GPIO_EXTI_Callback+0x68>
uint8_t temp[MAX_PARAMS];
uint8_t instrument;

void init_ui(I2C_HandleTypeDef* hi2c);
void fsm(input key);
static inline void fsm_change_op(uint8_t op) { fsm_op = op; };
 8000472:	2101      	movs	r1, #1
 8000474:	4b24      	ldr	r3, [pc, #144]	; (8000508 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT1_A | UI_ROT1_B)) == (UI_ROT1_A | UI_ROT1_B)
 8000476:	4a25      	ldr	r2, [pc, #148]	; (800050c <HAL_GPIO_EXTI_Callback+0xbc>)
 8000478:	7019      	strb	r1, [r3, #0]
 800047a:	6893      	ldr	r3, [r2, #8]
 800047c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000480:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8000484:	d003      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT1_A | UI_ROT1_B))) {
 8000486:	6893      	ldr	r3, [r2, #8]
 8000488:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 800048c:	d111      	bne.n	80004b2 <HAL_GPIO_EXTI_Callback+0x62>
			fsm(rot_dec);
 800048e:	2004      	movs	r0, #4
 8000490:	f002 b96c 	b.w	800276c <fsm>
	switch (GPIO_Pin) {
 8000494:	2808      	cmp	r0, #8
 8000496:	d115      	bne.n	80004c4 <HAL_GPIO_EXTI_Callback+0x74>
 8000498:	2102      	movs	r1, #2
 800049a:	4b1b      	ldr	r3, [pc, #108]	; (8000508 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT2_A | UI_ROT2_B)) == (UI_ROT2_A | UI_ROT2_B)
 800049c:	4a1b      	ldr	r2, [pc, #108]	; (800050c <HAL_GPIO_EXTI_Callback+0xbc>)
 800049e:	7019      	strb	r1, [r3, #0]
 80004a0:	6893      	ldr	r3, [r2, #8]
 80004a2:	f003 0318 	and.w	r3, r3, #24
 80004a6:	2b18      	cmp	r3, #24
 80004a8:	d0f1      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT2_A | UI_ROT2_B))) {
 80004aa:	6893      	ldr	r3, [r2, #8]
 80004ac:	f013 0f18 	tst.w	r3, #24
 80004b0:	d0ed      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
			fsm(rot_inc);
 80004b2:	2003      	movs	r0, #3
 80004b4:	f002 b95a 	b.w	800276c <fsm>
	switch (GPIO_Pin) {
 80004b8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80004bc:	d103      	bne.n	80004c6 <HAL_GPIO_EXTI_Callback+0x76>
		fsm(pb_2);
 80004be:	2002      	movs	r0, #2
 80004c0:	f002 b954 	b.w	800276c <fsm>
 80004c4:	4770      	bx	lr
 80004c6:	4770      	bx	lr
		fsm(pb_1);
 80004c8:	2001      	movs	r0, #1
 80004ca:	f002 b94f 	b.w	800276c <fsm>
 80004ce:	2103      	movs	r1, #3
 80004d0:	4b0d      	ldr	r3, [pc, #52]	; (8000508 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT3_A | UI_ROT3_B)) == (UI_ROT3_A | UI_ROT3_B)
 80004d2:	4a0e      	ldr	r2, [pc, #56]	; (800050c <HAL_GPIO_EXTI_Callback+0xbc>)
 80004d4:	7019      	strb	r1, [r3, #0]
 80004d6:	6893      	ldr	r3, [r2, #8]
 80004d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80004dc:	2b60      	cmp	r3, #96	; 0x60
 80004de:	d0d6      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT3_A | UI_ROT3_B))) {
 80004e0:	6893      	ldr	r3, [r2, #8]
 80004e2:	f013 0f60 	tst.w	r3, #96	; 0x60
 80004e6:	d0d2      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
 80004e8:	e7e3      	b.n	80004b2 <HAL_GPIO_EXTI_Callback+0x62>
 80004ea:	2100      	movs	r1, #0
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <HAL_GPIO_EXTI_Callback+0xb8>)
		if ((UI_ROT_GPIO->IDR & (UI_ROT0_A | UI_ROT0_B)) == (UI_ROT0_A | UI_ROT0_B)
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <HAL_GPIO_EXTI_Callback+0xbc>)
 80004f0:	7019      	strb	r1, [r3, #0]
 80004f2:	6893      	ldr	r3, [r2, #8]
 80004f4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80004f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80004fc:	d0c7      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
			|| !(UI_ROT_GPIO->IDR & (UI_ROT0_A | UI_ROT0_B))) {
 80004fe:	6893      	ldr	r3, [r2, #8]
 8000500:	f413 5f40 	tst.w	r3, #12288	; 0x3000
 8000504:	d0c3      	beq.n	800048e <HAL_GPIO_EXTI_Callback+0x3e>
 8000506:	e7d4      	b.n	80004b2 <HAL_GPIO_EXTI_Callback+0x62>
 8000508:	20000ac8 	.word	0x20000ac8
 800050c:	40010c00 	.word	0x40010c00

08000510 <midi_read>:
	uint8_t midi_uart_stat = midi_uart->SR;
 8000510:	4b0a      	ldr	r3, [pc, #40]	; (800053c <midi_read+0x2c>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	681a      	ldr	r2, [r3, #0]
	if ((midi_uart_stat & USART_SR_PE) |
 8000516:	0752      	lsls	r2, r2, #29
 8000518:	d10c      	bne.n	8000534 <midi_read+0x24>
void midi_read() {
 800051a:	b410      	push	{r4}
	midi_buffer[midi_buffer_write] = midi_uart->DR;
 800051c:	4a08      	ldr	r2, [pc, #32]	; (8000540 <midi_read+0x30>)
 800051e:	685c      	ldr	r4, [r3, #4]
 8000520:	7811      	ldrb	r1, [r2, #0]
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 8000522:	7813      	ldrb	r3, [r2, #0]
	midi_buffer[midi_buffer_write] = midi_uart->DR;
 8000524:	4807      	ldr	r0, [pc, #28]	; (8000544 <midi_read+0x34>)
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 8000526:	3301      	adds	r3, #1
 8000528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	midi_buffer[midi_buffer_write] = midi_uart->DR;
 800052c:	5444      	strb	r4, [r0, r1]
	midi_buffer_write = (midi_buffer_write + 1) & (RING_BUFFER_SIZE - 1);
 800052e:	7013      	strb	r3, [r2, #0]
}
 8000530:	bc10      	pop	{r4}
 8000532:	4770      	bx	lr
		midi_uart->DR;
 8000534:	685b      	ldr	r3, [r3, #4]
		reset();
 8000536:	f000 b911 	b.w	800075c <reset>
 800053a:	bf00      	nop
 800053c:	200011d0 	.word	0x200011d0
 8000540:	20000bf8 	.word	0x20000bf8
 8000544:	20001084 	.word	0x20001084

08000548 <sample>:
	TIM2->SR = 0;
 8000548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800054c:	2200      	movs	r2, #0
 800054e:	611a      	str	r2, [r3, #16]
	update_volume();
 8000550:	f7ff be10 	b.w	8000174 <update_volume>

08000554 <Error_Handler>:
 8000554:	b672      	cpsid	i
  while (1)
 8000556:	e7fe      	b.n	8000556 <Error_Handler+0x2>

08000558 <init_midi>:

#include "midi.h"

void init_midi(UART_HandleTypeDef* huart) {
	midi_uart = huart->Instance;
	data[0] = -1;
 8000558:	21ff      	movs	r1, #255	; 0xff
void init_midi(UART_HandleTypeDef* huart) {
 800055a:	b538      	push	{r3, r4, r5, lr}
	data[1] = -1;
	for (uint8_t i = 0; i < RING_BUFFER_SIZE; i++) {
		midi_buffer[i] = -1;
 800055c:	4b0b      	ldr	r3, [pc, #44]	; (800058c <init_midi+0x34>)
	midi_uart = huart->Instance;
 800055e:	6804      	ldr	r4, [r0, #0]
 8000560:	4a0b      	ldr	r2, [pc, #44]	; (8000590 <init_midi+0x38>)
		midi_buffer[i] = -1;
 8000562:	f803 1b01 	strb.w	r1, [r3], #1
	data[0] = -1;
 8000566:	4d0b      	ldr	r5, [pc, #44]	; (8000594 <init_midi+0x3c>)
 8000568:	4618      	mov	r0, r3
	midi_uart = huart->Instance;
 800056a:	6014      	str	r4, [r2, #0]
	data[0] = -1;
 800056c:	227f      	movs	r2, #127	; 0x7f
 800056e:	7029      	strb	r1, [r5, #0]
	data[1] = -1;
 8000570:	7069      	strb	r1, [r5, #1]
		if (i == RING_BUFFER_SIZE - 1) {
 8000572:	f004 fde7 	bl	8005144 <memset>
			break;
		}
	}
	midi_buffer_read = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	4907      	ldr	r1, [pc, #28]	; (8000598 <init_midi+0x40>)
	midi_buffer_write = 0;
 800057a:	4a08      	ldr	r2, [pc, #32]	; (800059c <init_midi+0x44>)
	midi_buffer_read = 0;
 800057c:	700b      	strb	r3, [r1, #0]
	midi_buffer_write = 0;
 800057e:	7013      	strb	r3, [r2, #0]
	midi_uart->CR1 |= USART_CR1_RXNEIE | USART_CR1_RE;		//enable reciever interrupt
 8000580:	68e3      	ldr	r3, [r4, #12]
 8000582:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8000586:	60e3      	str	r3, [r4, #12]
}
 8000588:	bd38      	pop	{r3, r4, r5, pc}
 800058a:	bf00      	nop
 800058c:	20001084 	.word	0x20001084
 8000590:	200011d0 	.word	0x200011d0
 8000594:	200011d4 	.word	0x200011d4
 8000598:	20001410 	.word	0x20001410
 800059c:	20000bf8 	.word	0x20000bf8

080005a0 <process_midi_byte>:

void process_midi_byte() {
 80005a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t midi_in = midi_buffer[midi_buffer_read];
 80005a2:	4c66      	ldr	r4, [pc, #408]	; (800073c <process_midi_byte+0x19c>)
 80005a4:	4966      	ldr	r1, [pc, #408]	; (8000740 <process_midi_byte+0x1a0>)
 80005a6:	7822      	ldrb	r2, [r4, #0]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 80005a8:	7823      	ldrb	r3, [r4, #0]
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80005aa:	5688      	ldrsb	r0, [r1, r2]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 80005ac:	3301      	adds	r3, #1
 80005ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80005b2:	2800      	cmp	r0, #0
	uint8_t midi_in = midi_buffer[midi_buffer_read];
 80005b4:	5c8a      	ldrb	r2, [r1, r2]
	midi_buffer_read = (midi_buffer_read + 1) & (RING_BUFFER_SIZE - 1);
 80005b6:	7023      	strb	r3, [r4, #0]
	if ((midi_in & 0x80) == 0x80) {	//if byte received was status byte
 80005b8:	db49      	blt.n	800064e <process_midi_byte+0xae>
		if ((midi_in & 0x0F) != 0x00) {	//if status byte was for different channel, reset
			reset();
		}
	}
	else {													//if byte received was data byte
		switch (status & 0xF0) {
 80005ba:	4b62      	ldr	r3, [pc, #392]	; (8000744 <process_midi_byte+0x1a4>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80005c2:	2bc0      	cmp	r3, #192	; 0xc0
 80005c4:	d040      	beq.n	8000648 <process_midi_byte+0xa8>
 80005c6:	d81d      	bhi.n	8000604 <process_midi_byte+0x64>
 80005c8:	2ba0      	cmp	r3, #160	; 0xa0
 80005ca:	d003      	beq.n	80005d4 <process_midi_byte+0x34>
 80005cc:	d908      	bls.n	80005e0 <process_midi_byte+0x40>
 80005ce:	2bb0      	cmp	r3, #176	; 0xb0
 80005d0:	f040 8088 	bne.w	80006e4 <process_midi_byte+0x144>
				data[1] = midi_in;
				polyphonic_pressure();
			}
			break;
		case 0xB0:												//control change (unimplemented)
			if (data[0] == (uint8_t)-1) {
 80005d4:	4b5c      	ldr	r3, [pc, #368]	; (8000748 <process_midi_byte+0x1a8>)
 80005d6:	7819      	ldrb	r1, [r3, #0]
 80005d8:	29ff      	cmp	r1, #255	; 0xff
 80005da:	d036      	beq.n	800064a <process_midi_byte+0xaa>
				data[0] = midi_in;
			}
			else {
				data[1] = midi_in;
 80005dc:	705a      	strb	r2, [r3, #1]
			reset();
		default:
			reset();
		}
	}
}
 80005de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (status & 0xF0) {
 80005e0:	2b80      	cmp	r3, #128	; 0x80
 80005e2:	d055      	beq.n	8000690 <process_midi_byte+0xf0>
 80005e4:	2b90      	cmp	r3, #144	; 0x90
 80005e6:	d17d      	bne.n	80006e4 <process_midi_byte+0x144>
			if (data[0] == (uint8_t)-1) {
 80005e8:	4c57      	ldr	r4, [pc, #348]	; (8000748 <process_midi_byte+0x1a8>)
 80005ea:	7820      	ldrb	r0, [r4, #0]
 80005ec:	28ff      	cmp	r0, #255	; 0xff
 80005ee:	d053      	beq.n	8000698 <process_midi_byte+0xf8>
				data[1] = midi_in;
 80005f0:	7062      	strb	r2, [r4, #1]
				if (data[1] == 0) {
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	f040 809c 	bne.w	8000730 <process_midi_byte+0x190>
	midi_buffer_write = 0;
	clear_voices();
}

void note_off() {
	release_voice(data[0]);
 80005f8:	f000 ff2c 	bl	8001454 <release_voice>
	data[0] = -1;
 80005fc:	23ff      	movs	r3, #255	; 0xff
 80005fe:	7023      	strb	r3, [r4, #0]
	data[1] = -1;
 8000600:	7063      	strb	r3, [r4, #1]
}
 8000602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (status & 0xF0) {
 8000604:	2be0      	cmp	r3, #224	; 0xe0
 8000606:	d049      	beq.n	800069c <process_midi_byte+0xfc>
 8000608:	2bf0      	cmp	r3, #240	; 0xf0
 800060a:	d11b      	bne.n	8000644 <process_midi_byte+0xa4>
	midi_uart->CR1 &= ~USART_CR1_RXNEIE;					//disable usart interrupt
 800060c:	4f4f      	ldr	r7, [pc, #316]	; (800074c <process_midi_byte+0x1ac>)
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	68da      	ldr	r2, [r3, #12]
 8000612:	f022 0220 	bic.w	r2, r2, #32
 8000616:	60da      	str	r2, [r3, #12]
	while (midi_uart->SR & USART_SR_RXNE) {
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	0695      	lsls	r5, r2, #26
 800061c:	d503      	bpl.n	8000626 <process_midi_byte+0x86>
		midi_uart->DR;										//flush RDR usart buffer
 800061e:	685a      	ldr	r2, [r3, #4]
	while (midi_uart->SR & USART_SR_RXNE) {
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	0690      	lsls	r0, r2, #26
 8000624:	d4fb      	bmi.n	800061e <process_midi_byte+0x7e>
	midi_buffer_read = 0;
 8000626:	2000      	movs	r0, #0
	data[0] = -1;
 8000628:	21ff      	movs	r1, #255	; 0xff
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 800062a:	68da      	ldr	r2, [r3, #12]
	data[0] = -1;
 800062c:	4d46      	ldr	r5, [pc, #280]	; (8000748 <process_midi_byte+0x1a8>)
	midi_buffer_write = 0;
 800062e:	4e48      	ldr	r6, [pc, #288]	; (8000750 <process_midi_byte+0x1b0>)
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 8000630:	f042 0220 	orr.w	r2, r2, #32
 8000634:	60da      	str	r2, [r3, #12]
	data[0] = -1;
 8000636:	7029      	strb	r1, [r5, #0]
	midi_buffer_read = 0;
 8000638:	7020      	strb	r0, [r4, #0]
	data[1] = -1;
 800063a:	7069      	strb	r1, [r5, #1]
	midi_buffer_write = 0;
 800063c:	7030      	strb	r0, [r6, #0]
	clear_voices();
 800063e:	f000 fdb3 	bl	80011a8 <clear_voices>
}
 8000642:	e052      	b.n	80006ea <process_midi_byte+0x14a>
		switch (status & 0xF0) {
 8000644:	2bd0      	cmp	r3, #208	; 0xd0
 8000646:	d14d      	bne.n	80006e4 <process_midi_byte+0x144>
			data[0] = midi_in;
 8000648:	4b3f      	ldr	r3, [pc, #252]	; (8000748 <process_midi_byte+0x1a8>)
 800064a:	701a      	strb	r2, [r3, #0]
}
 800064c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		data[0] = -1;
 800064e:	21ff      	movs	r1, #255	; 0xff
 8000650:	4b3d      	ldr	r3, [pc, #244]	; (8000748 <process_midi_byte+0x1a8>)
		status = midi_in;
 8000652:	483c      	ldr	r0, [pc, #240]	; (8000744 <process_midi_byte+0x1a4>)
		data[0] = -1;
 8000654:	7019      	strb	r1, [r3, #0]
		data[1] = -1;
 8000656:	7059      	strb	r1, [r3, #1]
		if ((midi_in & 0x0F) != 0x00) {	//if status byte was for different channel, reset
 8000658:	0713      	lsls	r3, r2, #28
		status = midi_in;
 800065a:	7002      	strb	r2, [r0, #0]
		if ((midi_in & 0x0F) != 0x00) {	//if status byte was for different channel, reset
 800065c:	d0bf      	beq.n	80005de <process_midi_byte+0x3e>
	midi_uart->CR1 &= ~USART_CR1_RXNEIE;					//disable usart interrupt
 800065e:	4b3b      	ldr	r3, [pc, #236]	; (800074c <process_midi_byte+0x1ac>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	68da      	ldr	r2, [r3, #12]
 8000664:	f022 0220 	bic.w	r2, r2, #32
 8000668:	60da      	str	r2, [r3, #12]
	while (midi_uart->SR & USART_SR_RXNE) {
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	0697      	lsls	r7, r2, #26
 800066e:	d503      	bpl.n	8000678 <process_midi_byte+0xd8>
		midi_uart->DR;										//flush RDR usart buffer
 8000670:	685a      	ldr	r2, [r3, #4]
	while (midi_uart->SR & USART_SR_RXNE) {
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	0696      	lsls	r6, r2, #26
 8000676:	d4fb      	bmi.n	8000670 <process_midi_byte+0xd0>
	midi_buffer_read = 0;
 8000678:	2100      	movs	r1, #0
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 800067a:	68da      	ldr	r2, [r3, #12]
	midi_buffer_write = 0;
 800067c:	4834      	ldr	r0, [pc, #208]	; (8000750 <process_midi_byte+0x1b0>)
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 800067e:	f042 0220 	orr.w	r2, r2, #32
 8000682:	60da      	str	r2, [r3, #12]
	midi_buffer_read = 0;
 8000684:	7021      	strb	r1, [r4, #0]
	midi_buffer_write = 0;
 8000686:	7001      	strb	r1, [r0, #0]
}
 8000688:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	clear_voices();
 800068c:	f000 bd8c 	b.w	80011a8 <clear_voices>
			if (data[0] == (uint8_t)-1) {
 8000690:	4c2d      	ldr	r4, [pc, #180]	; (8000748 <process_midi_byte+0x1a8>)
 8000692:	7820      	ldrb	r0, [r4, #0]
 8000694:	28ff      	cmp	r0, #255	; 0xff
 8000696:	d142      	bne.n	800071e <process_midi_byte+0x17e>
				data[0] = midi_in;
 8000698:	7022      	strb	r2, [r4, #0]
}
 800069a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (data[0] == (uint8_t)-1) {
 800069c:	482a      	ldr	r0, [pc, #168]	; (8000748 <process_midi_byte+0x1a8>)
 800069e:	7803      	ldrb	r3, [r0, #0]
 80006a0:	2bff      	cmp	r3, #255	; 0xff
 80006a2:	d043      	beq.n	800072c <process_midi_byte+0x18c>
	pitch -= MIDI_PITCH_ZERO;
	pitch >>= 7;
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
		op_pitch_bend[op_index] = (op_ratio[op_index] * pitch) >> 4;
	}
	data[0] = -1;
 80006a4:	24ff      	movs	r4, #255	; 0xff
		op_pitch_bend[op_index] = (op_ratio[op_index] * pitch) >> 4;
 80006a6:	4e2b      	ldr	r6, [pc, #172]	; (8000754 <process_midi_byte+0x1b4>)
	int16_t pitch = ((int16_t)data[1] << 7) | data[0];
 80006a8:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
		op_pitch_bend[op_index] = (op_ratio[op_index] * pitch) >> 4;
 80006ac:	7835      	ldrb	r5, [r6, #0]
 80006ae:	7871      	ldrb	r1, [r6, #1]
 80006b0:	78b2      	ldrb	r2, [r6, #2]
	pitch -= MIDI_PITCH_ZERO;
 80006b2:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
		op_pitch_bend[op_index] = (op_ratio[op_index] * pitch) >> 4;
 80006b6:	78f6      	ldrb	r6, [r6, #3]
 80006b8:	f343 13c8 	sbfx	r3, r3, #7, #9
 80006bc:	fb03 f505 	mul.w	r5, r3, r5
 80006c0:	fb03 f101 	mul.w	r1, r3, r1
 80006c4:	fb03 f202 	mul.w	r2, r3, r2
 80006c8:	fb03 f306 	mul.w	r3, r3, r6
 80006cc:	4e22      	ldr	r6, [pc, #136]	; (8000758 <process_midi_byte+0x1b8>)
 80006ce:	112d      	asrs	r5, r5, #4
 80006d0:	1109      	asrs	r1, r1, #4
 80006d2:	1112      	asrs	r2, r2, #4
 80006d4:	111b      	asrs	r3, r3, #4
 80006d6:	7035      	strb	r5, [r6, #0]
 80006d8:	7071      	strb	r1, [r6, #1]
 80006da:	70b2      	strb	r2, [r6, #2]
 80006dc:	70f3      	strb	r3, [r6, #3]
	data[0] = -1;
 80006de:	7004      	strb	r4, [r0, #0]
	data[1] = -1;
 80006e0:	7044      	strb	r4, [r0, #1]
}
 80006e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006e4:	4d18      	ldr	r5, [pc, #96]	; (8000748 <process_midi_byte+0x1a8>)
 80006e6:	4f19      	ldr	r7, [pc, #100]	; (800074c <process_midi_byte+0x1ac>)
 80006e8:	4e19      	ldr	r6, [pc, #100]	; (8000750 <process_midi_byte+0x1b0>)
	midi_uart->CR1 &= ~USART_CR1_RXNEIE;					//disable usart interrupt
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	68da      	ldr	r2, [r3, #12]
 80006ee:	f022 0220 	bic.w	r2, r2, #32
 80006f2:	60da      	str	r2, [r3, #12]
	while (midi_uart->SR & USART_SR_RXNE) {
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	0691      	lsls	r1, r2, #26
 80006f8:	d503      	bpl.n	8000702 <process_midi_byte+0x162>
		midi_uart->DR;										//flush RDR usart buffer
 80006fa:	685a      	ldr	r2, [r3, #4]
	while (midi_uart->SR & USART_SR_RXNE) {
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	0692      	lsls	r2, r2, #26
 8000700:	d4fb      	bmi.n	80006fa <process_midi_byte+0x15a>
	midi_buffer_read = 0;
 8000702:	2100      	movs	r1, #0
	data[0] = -1;
 8000704:	20ff      	movs	r0, #255	; 0xff
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 8000706:	68da      	ldr	r2, [r3, #12]
	data[0] = -1;
 8000708:	7028      	strb	r0, [r5, #0]
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 800070a:	f042 0220 	orr.w	r2, r2, #32
 800070e:	60da      	str	r2, [r3, #12]
	data[1] = -1;
 8000710:	7068      	strb	r0, [r5, #1]
	midi_buffer_read = 0;
 8000712:	7021      	strb	r1, [r4, #0]
	midi_buffer_write = 0;
 8000714:	7031      	strb	r1, [r6, #0]
}
 8000716:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	clear_voices();
 800071a:	f000 bd45 	b.w	80011a8 <clear_voices>
				data[1] = midi_in;
 800071e:	7062      	strb	r2, [r4, #1]
	release_voice(data[0]);
 8000720:	f000 fe98 	bl	8001454 <release_voice>
	data[0] = -1;
 8000724:	23ff      	movs	r3, #255	; 0xff
 8000726:	7023      	strb	r3, [r4, #0]
	data[1] = -1;
 8000728:	7063      	strb	r3, [r4, #1]
}
 800072a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data[0] = midi_in;
 800072c:	7002      	strb	r2, [r0, #0]
}
 800072e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	add_voice(data[0]);
 8000730:	f000 fd4c 	bl	80011cc <add_voice>
	data[0] = -1;
 8000734:	23ff      	movs	r3, #255	; 0xff
 8000736:	7023      	strb	r3, [r4, #0]
	data[1] = -1;
 8000738:	7063      	strb	r3, [r4, #1]
}
 800073a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800073c:	20001410 	.word	0x20001410
 8000740:	20001084 	.word	0x20001084
 8000744:	200015ac 	.word	0x200015ac
 8000748:	200011d4 	.word	0x200011d4
 800074c:	200011d0 	.word	0x200011d0
 8000750:	20000bf8 	.word	0x20000bf8
 8000754:	20000ac0 	.word	0x20000ac0
 8000758:	20000ab4 	.word	0x20000ab4

0800075c <reset>:
	midi_uart->CR1 &= ~USART_CR1_RXNEIE;					//disable usart interrupt
 800075c:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <reset+0x3c>)
void reset() {
 800075e:	b430      	push	{r4, r5}
	midi_uart->CR1 &= ~USART_CR1_RXNEIE;					//disable usart interrupt
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	68da      	ldr	r2, [r3, #12]
 8000764:	f022 0220 	bic.w	r2, r2, #32
 8000768:	60da      	str	r2, [r3, #12]
	while (midi_uart->SR & USART_SR_RXNE) {
 800076a:	681a      	ldr	r2, [r3, #0]
 800076c:	0691      	lsls	r1, r2, #26
 800076e:	d503      	bpl.n	8000778 <reset+0x1c>
		midi_uart->DR;										//flush RDR usart buffer
 8000770:	685a      	ldr	r2, [r3, #4]
	while (midi_uart->SR & USART_SR_RXNE) {
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	0692      	lsls	r2, r2, #26
 8000776:	d4fb      	bmi.n	8000770 <reset+0x14>
	data[0] = -1;
 8000778:	21ff      	movs	r1, #255	; 0xff
	midi_buffer_read = 0;
 800077a:	2000      	movs	r0, #0
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 800077c:	68da      	ldr	r2, [r3, #12]
	midi_buffer_read = 0;
 800077e:	4d07      	ldr	r5, [pc, #28]	; (800079c <reset+0x40>)
	midi_uart->CR1 |= USART_CR1_RXNEIE;						//re-enable usart interrupt
 8000780:	f042 0220 	orr.w	r2, r2, #32
 8000784:	60da      	str	r2, [r3, #12]
	data[0] = -1;
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <reset+0x44>)
	midi_buffer_write = 0;
 8000788:	4c06      	ldr	r4, [pc, #24]	; (80007a4 <reset+0x48>)
	data[0] = -1;
 800078a:	7019      	strb	r1, [r3, #0]
	data[1] = -1;
 800078c:	7059      	strb	r1, [r3, #1]
	midi_buffer_read = 0;
 800078e:	7028      	strb	r0, [r5, #0]
	midi_buffer_write = 0;
 8000790:	7020      	strb	r0, [r4, #0]
}
 8000792:	bc30      	pop	{r4, r5}
	clear_voices();
 8000794:	f000 bd08 	b.w	80011a8 <clear_voices>
 8000798:	200011d0 	.word	0x200011d0
 800079c:	20001410 	.word	0x20001410
 80007a0:	200011d4 	.word	0x200011d4
 80007a4:	20000bf8 	.word	0x20000bf8

080007a8 <note_to_freq>:
 */

#include "phase.h"

uint16_t note_to_freq(uint8_t note_value) {
	return NOTE_FREQ_TABLE[note_value];
 80007a8:	4b01      	ldr	r3, [pc, #4]	; (80007b0 <note_to_freq+0x8>)
}
 80007aa:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 80007ae:	4770      	bx	lr
 80007b0:	080051bc 	.word	0x080051bc

080007b4 <calculate_delta>:

uint16_t calculate_delta(uint16_t freq) {
	uint32_t total_samples = TABLE_SAMPLE_SIZE * freq;		//# of samples to map one second of the target frequency
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 80007b4:	4b03      	ldr	r3, [pc, #12]	; (80007c4 <calculate_delta+0x10>)
	total_samples <<= 8;									//shift left 8 bits for fractional bits (8 LSB)
 80007b6:	0400      	lsls	r0, r0, #16
	uint16_t delta = total_samples / SAMPLING_FREQ;			//8 MSB = integer, 8 LSB = fractional. integer represents index in wave table.
 80007b8:	fba3 3000 	umull	r3, r0, r3, r0
	return delta;
}
 80007bc:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	be37c63b 	.word	0xbe37c63b

080007c8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <HAL_MspInit+0x3c>)
{
 80007ca:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80007cc:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007ce:	490e      	ldr	r1, [pc, #56]	; (8000808 <HAL_MspInit+0x40>)
  __HAL_RCC_AFIO_CLK_ENABLE();
 80007d0:	f042 0201 	orr.w	r2, r2, #1
 80007d4:	619a      	str	r2, [r3, #24]
 80007d6:	699a      	ldr	r2, [r3, #24]
 80007d8:	f002 0201 	and.w	r2, r2, #1
 80007dc:	9200      	str	r2, [sp, #0]
 80007de:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e0:	69da      	ldr	r2, [r3, #28]
 80007e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80007e6:	61da      	str	r2, [r3, #28]
 80007e8:	69db      	ldr	r3, [r3, #28]
 80007ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ee:	9301      	str	r3, [sp, #4]
 80007f0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007f2:	684b      	ldr	r3, [r1, #4]
 80007f4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007fc:	604b      	str	r3, [r1, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fe:	b002      	add	sp, #8
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40021000 	.word	0x40021000
 8000808:	40010000 	.word	0x40010000

0800080c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800080c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C2)
 8000812:	6802      	ldr	r2, [r0, #0]
 8000814:	4b25      	ldr	r3, [pc, #148]	; (80008ac <HAL_I2C_MspInit+0xa0>)
{
 8000816:	b087      	sub	sp, #28
  if(hi2c->Instance==I2C2)
 8000818:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800081e:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hi2c->Instance==I2C2)
 8000822:	d002      	beq.n	800082a <HAL_I2C_MspInit+0x1e>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000824:	b007      	add	sp, #28
 8000826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800082a:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800082c:	f44f 6840 	mov.w	r8, #3072	; 0xc00
 8000830:	f04f 0912 	mov.w	r9, #18
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000834:	4f1e      	ldr	r7, [pc, #120]	; (80008b0 <HAL_I2C_MspInit+0xa4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000838:	69bb      	ldr	r3, [r7, #24]
 800083a:	4605      	mov	r5, r0
 800083c:	f043 0308 	orr.w	r3, r3, #8
 8000840:	61bb      	str	r3, [r7, #24]
 8000842:	69bb      	ldr	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000844:	481b      	ldr	r0, [pc, #108]	; (80008b4 <HAL_I2C_MspInit+0xa8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	f003 0308 	and.w	r3, r3, #8
 800084a:	9300      	str	r3, [sp, #0]
 800084c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800084e:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000850:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000854:	f002 fbd0 	bl	8002ff8 <HAL_GPIO_Init>
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000858:	f04f 0c10 	mov.w	ip, #16
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800085c:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_I2C2_CLK_ENABLE();
 800085e:	69fb      	ldr	r3, [r7, #28]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8000860:	4e15      	ldr	r6, [pc, #84]	; (80008b8 <HAL_I2C_MspInit+0xac>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000862:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000866:	61fb      	str	r3, [r7, #28]
 8000868:	69fb      	ldr	r3, [r7, #28]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 800086a:	4914      	ldr	r1, [pc, #80]	; (80008bc <HAL_I2C_MspInit+0xb0>)
    __HAL_RCC_I2C2_CLK_ENABLE();
 800086c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000870:	9301      	str	r3, [sp, #4]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8000872:	4630      	mov	r0, r6
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000874:	e9c6 c401 	strd	ip, r4, [r6, #4]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000878:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800087c:	e9c6 4406 	strd	r4, r4, [r6, #24]
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000880:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c2_tx.Instance = DMA1_Channel4;
 8000882:	6031      	str	r1, [r6, #0]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000884:	60f2      	str	r2, [r6, #12]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8000886:	f002 fa61 	bl	8002d4c <HAL_DMA_Init>
 800088a:	b960      	cbnz	r0, 80008a6 <HAL_I2C_MspInit+0x9a>
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 800088c:	2200      	movs	r2, #0
 800088e:	2101      	movs	r1, #1
 8000890:	2021      	movs	r0, #33	; 0x21
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8000892:	636e      	str	r6, [r5, #52]	; 0x34
 8000894:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8000896:	f002 f9fb 	bl	8002c90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800089a:	2021      	movs	r0, #33	; 0x21
 800089c:	f002 fa30 	bl	8002d00 <HAL_NVIC_EnableIRQ>
}
 80008a0:	b007      	add	sp, #28
 80008a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 80008a6:	f7ff fe55 	bl	8000554 <Error_Handler>
 80008aa:	e7ef      	b.n	800088c <HAL_I2C_MspInit+0x80>
 80008ac:	40005800 	.word	0x40005800
 80008b0:	40021000 	.word	0x40021000
 80008b4:	40010c00 	.word	0x40010c00
 80008b8:	20000d98 	.word	0x20000d98
 80008bc:	40020044 	.word	0x40020044

080008c0 <HAL_SPI_MspInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c0:	2300      	movs	r3, #0
{
 80008c2:	b570      	push	{r4, r5, r6, lr}
  if(hspi->Instance==SPI1)
 80008c4:	6801      	ldr	r1, [r0, #0]
 80008c6:	4a16      	ldr	r2, [pc, #88]	; (8000920 <HAL_SPI_MspInit+0x60>)
{
 80008c8:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 80008ca:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008cc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80008d0:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if(hspi->Instance==SPI1)
 80008d4:	d001      	beq.n	80008da <HAL_SPI_MspInit+0x1a>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80008d6:	b006      	add	sp, #24
 80008d8:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80008da:	24a0      	movs	r4, #160	; 0xa0
 80008dc:	2502      	movs	r5, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008de:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80008e4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80008e8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	480e      	ldr	r0, [pc, #56]	; (8000924 <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80008f0:	619a      	str	r2, [r3, #24]
 80008f2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f4:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008f6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80008fa:	9200      	str	r2, [sp, #0]
 80008fc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	699a      	ldr	r2, [r3, #24]
 8000900:	f042 0204 	orr.w	r2, r2, #4
 8000904:	619a      	str	r2, [r3, #24]
 8000906:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000908:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800090c:	f003 0304 	and.w	r3, r3, #4
 8000910:	9301      	str	r3, [sp, #4]
 8000912:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000914:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000916:	f002 fb6f 	bl	8002ff8 <HAL_GPIO_Init>
}
 800091a:	b006      	add	sp, #24
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	bf00      	nop
 8000920:	40013000 	.word	0x40013000
 8000924:	40010800 	.word	0x40010800

08000928 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8000928:	6803      	ldr	r3, [r0, #0]
 800092a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800092e:	d000      	beq.n	8000932 <HAL_TIM_Base_MspInit+0xa>
 8000930:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000932:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000936:	69d8      	ldr	r0, [r3, #28]
{
 8000938:	b500      	push	{lr}
    __HAL_RCC_TIM2_CLK_ENABLE();
 800093a:	f040 0001 	orr.w	r0, r0, #1
 800093e:	61d8      	str	r0, [r3, #28]
 8000940:	69db      	ldr	r3, [r3, #28]
{
 8000942:	b083      	sub	sp, #12
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	9301      	str	r3, [sp, #4]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800094a:	2200      	movs	r2, #0
 800094c:	2102      	movs	r1, #2
 800094e:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000950:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8000952:	f002 f99d 	bl	8002c90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000956:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000958:	b003      	add	sp, #12
 800095a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800095e:	f002 b9cf 	b.w	8002d00 <HAL_NVIC_EnableIRQ>
 8000962:	bf00      	nop

08000964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000964:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000966:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8000968:	6802      	ldr	r2, [r0, #0]
 800096a:	4b20      	ldr	r3, [pc, #128]	; (80009ec <HAL_UART_MspInit+0x88>)
{
 800096c:	b087      	sub	sp, #28
  if(huart->Instance==USART1)
 800096e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000974:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(huart->Instance==USART1)
 8000978:	d001      	beq.n	800097e <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800097a:	b007      	add	sp, #28
 800097c:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800097e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000982:	2102      	movs	r1, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000984:	2503      	movs	r5, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8000986:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800098a:	699a      	ldr	r2, [r3, #24]
 800098c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000990:	619a      	str	r2, [r3, #24]
 8000992:	699a      	ldr	r2, [r3, #24]
 8000994:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000998:	9200      	str	r2, [sp, #0]
 800099a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099c:	699a      	ldr	r2, [r3, #24]
 800099e:	f042 0204 	orr.w	r2, r2, #4
 80009a2:	619a      	str	r2, [r3, #24]
 80009a4:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b4:	a902      	add	r1, sp, #8
 80009b6:	f500 3083 	add.w	r0, r0, #67072	; 0x10600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009bc:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009be:	f002 fb1b 	bl	8002ff8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c8:	a902      	add	r1, sp, #8
 80009ca:	4809      	ldr	r0, [pc, #36]	; (80009f0 <HAL_UART_MspInit+0x8c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d2:	f002 fb11 	bl	8002ff8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009d6:	4622      	mov	r2, r4
 80009d8:	4621      	mov	r1, r4
 80009da:	2025      	movs	r0, #37	; 0x25
 80009dc:	f002 f958 	bl	8002c90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009e0:	2025      	movs	r0, #37	; 0x25
 80009e2:	f002 f98d 	bl	8002d00 <HAL_NVIC_EnableIRQ>
}
 80009e6:	b007      	add	sp, #28
 80009e8:	bd30      	pop	{r4, r5, pc}
 80009ea:	bf00      	nop
 80009ec:	40013800 	.word	0x40013800
 80009f0:	40010800 	.word	0x40010800

080009f4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009f4:	e7fe      	b.n	80009f4 <NMI_Handler>
 80009f6:	bf00      	nop

080009f8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <HardFault_Handler>
 80009fa:	bf00      	nop

080009fc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009fc:	e7fe      	b.n	80009fc <MemManage_Handler>
 80009fe:	bf00      	nop

08000a00 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a00:	e7fe      	b.n	8000a00 <BusFault_Handler>
 8000a02:	bf00      	nop

08000a04 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a04:	e7fe      	b.n	8000a04 <UsageFault_Handler>
 8000a06:	bf00      	nop

08000a08 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <DebugMon_Handler>:
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <PendSV_Handler>:
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a14:	f002 b906 	b.w	8002c24 <HAL_IncTick>

08000a18 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000a18:	2008      	movs	r0, #8
 8000a1a:	f002 bbfd 	b.w	8003218 <HAL_GPIO_EXTI_IRQHandler>
 8000a1e:	bf00      	nop

08000a20 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8000a20:	4801      	ldr	r0, [pc, #4]	; (8000a28 <DMA1_Channel4_IRQHandler+0x8>)
 8000a22:	f002 ba51 	b.w	8002ec8 <HAL_DMA_IRQHandler>
 8000a26:	bf00      	nop
 8000a28:	20000d98 	.word	0x20000d98

08000a2c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000a2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000a2e:	2020      	movs	r0, #32
 8000a30:	f002 fbf2 	bl	8003218 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000a34:	2080      	movs	r0, #128	; 0x80
 8000a36:	f002 fbef 	bl	8003218 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000a3a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000a3e:	f002 fbeb 	bl	8003218 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000a42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000a46:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a4a:	f002 bbe5 	b.w	8003218 <HAL_GPIO_EXTI_IRQHandler>
 8000a4e:	bf00      	nop

08000a50 <TIM2_IRQHandler>:
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */
	sample();
 8000a50:	f7ff bd7a 	b.w	8000548 <sample>

08000a54 <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000a54:	4801      	ldr	r0, [pc, #4]	; (8000a5c <I2C2_EV_IRQHandler+0x8>)
 8000a56:	f003 b97f 	b.w	8003d58 <HAL_I2C_EV_IRQHandler>
 8000a5a:	bf00      	nop
 8000a5c:	20000acc 	.word	0x20000acc

08000a60 <USART1_IRQHandler>:
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */
	midi_read();
 8000a60:	f7ff bd56 	b.w	8000510 <midi_read>

08000a64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000a66:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000a6a:	f002 fbd5 	bl	8003218 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8000a72:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000a76:	f002 bbcf 	b.w	8003218 <HAL_GPIO_EXTI_IRQHandler>
 8000a7a:	bf00      	nop

08000a7c <modulate>:
		}
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
	}
}

static inline int8_t modulate(uint8_t voice_index) {
 8000a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	/*update phase of active operator*/
	op[0][voice_index].phase = update_phase(op[0][voice_index].delta + op_pitch_bend[0], op[0][voice_index].phase);
 8000a80:	4fc4      	ldr	r7, [pc, #784]	; (8000d94 <modulate+0x318>)
 8000a82:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8000a86:	eb07 0343 	add.w	r3, r7, r3, lsl #1
	-27, -25, -24, -22, -21, -19, -17, -16, -14, -12, -10, -9,  -7,  -5,  -3,  -2,
};

uint16_t note_to_freq(uint8_t note_value);
uint16_t calculate_delta(uint16_t freq);
static inline uint16_t update_phase(uint16_t delta, uint16_t phase) { return delta + phase; };
 8000a8a:	891e      	ldrh	r6, [r3, #8]
 8000a8c:	f8b3 1078 	ldrh.w	r1, [r3, #120]	; 0x78
 8000a90:	f8b3 4076 	ldrh.w	r4, [r3, #118]	; 0x76
 8000a94:	88dd      	ldrh	r5, [r3, #6]
 8000a96:	f8df c308 	ldr.w	ip, [pc, #776]	; 8000da0 <modulate+0x324>
 8000a9a:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8000a9e:	eb04 0801 	add.w	r8, r4, r1
 8000aa2:	f8b3 e0e6 	ldrh.w	lr, [r3, #230]	; 0xe6
 8000aa6:	f8b3 1156 	ldrh.w	r1, [r3, #342]	; 0x156
 8000aaa:	4435      	add	r5, r6
 8000aac:	f8b3 6158 	ldrh.w	r6, [r3, #344]	; 0x158
 8000ab0:	f99c 9000 	ldrsb.w	r9, [ip]
 8000ab4:	440e      	add	r6, r1
	op[1][voice_index].phase = update_phase(op[1][voice_index].delta + op_pitch_bend[1], op[1][voice_index].phase);
 8000ab6:	f99c 4001 	ldrsb.w	r4, [ip, #1]
	op[2][voice_index].phase = update_phase(op[2][voice_index].delta + op_pitch_bend[2], op[2][voice_index].phase);
	op[3][voice_index].phase = update_phase(op[3][voice_index].delta + op_pitch_bend[3], op[3][voice_index].phase);
 8000aba:	f99c 1003 	ldrsb.w	r1, [ip, #3]
 8000abe:	4496      	add	lr, r2
	op[2][voice_index].phase = update_phase(op[2][voice_index].delta + op_pitch_bend[2], op[2][voice_index].phase);
 8000ac0:	f99c 2002 	ldrsb.w	r2, [ip, #2]


	switch (algo) {
 8000ac4:	f8df c2dc 	ldr.w	ip, [pc, #732]	; 8000da4 <modulate+0x328>
 8000ac8:	4431      	add	r1, r6
 8000aca:	444d      	add	r5, r9
 8000acc:	4444      	add	r4, r8
 8000ace:	4472      	add	r2, lr
 8000ad0:	f89c 6000 	ldrb.w	r6, [ip]
 8000ad4:	b2ad      	uxth	r5, r5
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	b292      	uxth	r2, r2
 8000ada:	b289      	uxth	r1, r1
	op[0][voice_index].phase = update_phase(op[0][voice_index].delta + op_pitch_bend[0], op[0][voice_index].phase);
 8000adc:	811d      	strh	r5, [r3, #8]
	op[1][voice_index].phase = update_phase(op[1][voice_index].delta + op_pitch_bend[1], op[1][voice_index].phase);
 8000ade:	f8a3 4078 	strh.w	r4, [r3, #120]	; 0x78
	op[2][voice_index].phase = update_phase(op[2][voice_index].delta + op_pitch_bend[2], op[2][voice_index].phase);
 8000ae2:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8
	op[3][voice_index].phase = update_phase(op[3][voice_index].delta + op_pitch_bend[3], op[3][voice_index].phase);
 8000ae6:	f8a3 1158 	strh.w	r1, [r3, #344]	; 0x158
	op[0][voice_index].phase = update_phase(op[0][voice_index].delta + op_pitch_bend[0], op[0][voice_index].phase);
 8000aea:	00c3      	lsls	r3, r0, #3
 8000aec:	2e0b      	cmp	r6, #11
 8000aee:	f200 81b5 	bhi.w	8000e5c <modulate+0x3e0>
 8000af2:	e8df f016 	tbh	[pc, r6, lsl #1]
 8000af6:	0038      	.short	0x0038
 8000af8:	00790061 	.word	0x00790061
 8000afc:	00cb00a0 	.word	0x00cb00a0
 8000b00:	011400e9 	.word	0x011400e9
 8000b04:	01590131 	.word	0x01590131
 8000b08:	01a2018d 	.word	0x01a2018d
 8000b0c:	000c      	.short	0x000c
		op1 = get_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
		op0 = get_sample((op[0][voice_index].phase >> 8))*op[0][voice_index].volume >> MAX_VOLUME_BITS;
		return ((int16_t)op2 + op1 + op0) / 0x03;
		break;
	case 0x0B:
		op3 = get_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b0e:	1a18      	subs	r0, r3, r0
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000b10:	4ba1      	ldr	r3, [pc, #644]	; (8000d98 <modulate+0x31c>)
 8000b12:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000b16:	0a09      	lsrs	r1, r1, #8
 8000b18:	0a12      	lsrs	r2, r2, #8
 8000b1a:	f913 e001 	ldrsb.w	lr, [r3, r1]
		op2 = get_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b1e:	f913 c002 	ldrsb.w	ip, [r3, r2]
 8000b22:	0a24      	lsrs	r4, r4, #8
		op3 = get_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b24:	f897 0154 	ldrb.w	r0, [r7, #340]	; 0x154
		op2 = get_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b28:	f897 10e4 	ldrb.w	r1, [r7, #228]	; 0xe4
		op1 = get_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b2c:	571e      	ldrsb	r6, [r3, r4]
 8000b2e:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
 8000b32:	0a2d      	lsrs	r5, r5, #8
		op0 = get_sample((op[0][voice_index].phase >> 8))*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b34:	575c      	ldrsb	r4, [r3, r5]
		op3 = get_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b36:	fb00 f00e 	mul.w	r0, r0, lr
		op2 = get_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b3a:	fb01 f10c 	mul.w	r1, r1, ip
		op0 = get_sample((op[0][voice_index].phase >> 8))*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b3e:	793b      	ldrb	r3, [r7, #4]
		op1 = get_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b40:	fb02 f206 	mul.w	r2, r2, r6
		op0 = get_sample((op[0][voice_index].phase >> 8))*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b44:	fb03 f304 	mul.w	r3, r3, r4
		return ((int16_t)op3 + op2 + op1 + op0) >> 2;
 8000b48:	f340 10c7 	sbfx	r0, r0, #7, #8
 8000b4c:	f341 11c7 	sbfx	r1, r1, #7, #8
 8000b50:	4408      	add	r0, r1
 8000b52:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000b56:	4410      	add	r0, r2
 8000b58:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000b5c:	4418      	add	r0, r3
 8000b5e:	f340 0087 	sbfx	r0, r0, #2, #8
		break;
	default:
		break;
	}
	return 0;
}
 8000b62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b66:	1a18      	subs	r0, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000b68:	4b8c      	ldr	r3, [pc, #560]	; (8000d9c <modulate+0x320>)
 8000b6a:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000b6e:	0a09      	lsrs	r1, r1, #8
 8000b70:	f897 0154 	ldrb.w	r0, [r7, #340]	; 0x154
 8000b74:	5659      	ldrsb	r1, [r3, r1]
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b76:	0a12      	lsrs	r2, r2, #8
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000b78:	fb00 f101 	mul.w	r1, r0, r1
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b7c:	eb02 12e1 	add.w	r2, r2, r1, asr #7
 8000b80:	b2d2      	uxtb	r2, r2
 8000b82:	5699      	ldrsb	r1, [r3, r2]
 8000b84:	f897 20e4 	ldrb.w	r2, [r7, #228]	; 0xe4
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b88:	0a24      	lsrs	r4, r4, #8
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000b8a:	fb02 f201 	mul.w	r2, r2, r1
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b8e:	eb04 14e2 	add.w	r4, r4, r2, asr #7
 8000b92:	b2e4      	uxtb	r4, r4
 8000b94:	571a      	ldrsb	r2, [r3, r4]
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b96:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
		op0 = get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000b9a:	0a2d      	lsrs	r5, r5, #8
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000b9c:	fb03 f302 	mul.w	r3, r3, r2
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000ba0:	4a7d      	ldr	r2, [pc, #500]	; (8000d98 <modulate+0x31c>)
		op0 = get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000ba2:	eb05 15e3 	add.w	r5, r5, r3, asr #7
 8000ba6:	b2ed      	uxtb	r5, r5
 8000ba8:	7938      	ldrb	r0, [r7, #4]
 8000baa:	5753      	ldrsb	r3, [r2, r5]
 8000bac:	fb00 f003 	mul.w	r0, r0, r3
 8000bb0:	f340 10c7 	sbfx	r0, r0, #7, #8
}
 8000bb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000bb8:	4e78      	ldr	r6, [pc, #480]	; (8000d9c <modulate+0x320>)
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000bba:	1a18      	subs	r0, r3, r0
 8000bbc:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000bc0:	0a12      	lsrs	r2, r2, #8
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bc2:	56b0      	ldrsb	r0, [r6, r2]
 8000bc4:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
 8000bc8:	0a09      	lsrs	r1, r1, #8
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000bca:	5671      	ldrsb	r1, [r6, r1]
 8000bcc:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bd0:	fb03 f300 	mul.w	r3, r3, r0
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000bd4:	fb02 f201 	mul.w	r2, r2, r1
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bd8:	11db      	asrs	r3, r3, #7
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3 + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000bda:	eb03 13e2 	add.w	r3, r3, r2, asr #7
 8000bde:	eb03 2414 	add.w	r4, r3, r4, lsr #8
 8000be2:	b2e4      	uxtb	r4, r4
 8000be4:	5732      	ldrsb	r2, [r6, r4]
 8000be6:	e7d6      	b.n	8000b96 <modulate+0x11a>
 8000be8:	4e6c      	ldr	r6, [pc, #432]	; (8000d9c <modulate+0x320>)
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bea:	1a18      	subs	r0, r3, r0
 8000bec:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000bf0:	0a12      	lsrs	r2, r2, #8
 8000bf2:	56b2      	ldrsb	r2, [r6, r2]
 8000bf4:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000bf8:	0a24      	lsrs	r4, r4, #8
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000bfa:	fb03 f302 	mul.w	r3, r3, r2
 8000bfe:	0a09      	lsrs	r1, r1, #8
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c00:	eb04 14e3 	add.w	r4, r4, r3, asr #7
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c04:	5671      	ldrsb	r1, [r6, r1]
 8000c06:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8000c0a:	b2e4      	uxtb	r4, r4
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c0c:	5730      	ldrsb	r0, [r6, r4]
 8000c0e:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c12:	fb03 f101 	mul.w	r1, r3, r1
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c16:	fb02 f200 	mul.w	r2, r2, r0
		op0 = get_sample((op[0][voice_index].phase >> 8) + op3 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c1a:	0a2b      	lsrs	r3, r5, #8
 8000c1c:	eb03 13e1 	add.w	r3, r3, r1, asr #7
 8000c20:	eb03 13e2 	add.w	r3, r3, r2, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c24:	4a5c      	ldr	r2, [pc, #368]	; (8000d98 <modulate+0x31c>)
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	7938      	ldrb	r0, [r7, #4]
 8000c2a:	56d3      	ldrsb	r3, [r2, r3]
 8000c2c:	fb00 f003 	mul.w	r0, r0, r3
 8000c30:	f340 10c7 	sbfx	r0, r0, #7, #8
		return op0;
 8000c34:	e795      	b.n	8000b62 <modulate+0xe6>
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c36:	4e59      	ldr	r6, [pc, #356]	; (8000d9c <modulate+0x320>)
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c38:	1a18      	subs	r0, r3, r0
 8000c3a:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000c3e:	0a0b      	lsrs	r3, r1, #8
 8000c40:	56f0      	ldrsb	r0, [r6, r3]
 8000c42:	f897 1154 	ldrb.w	r1, [r7, #340]	; 0x154
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c46:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c4a:	fb01 f100 	mul.w	r1, r1, r0
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c4e:	f3c1 11c7 	ubfx	r1, r1, #7, #8
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c52:	eb01 2414 	add.w	r4, r1, r4, lsr #8
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c56:	eb01 2212 	add.w	r2, r1, r2, lsr #8
 8000c5a:	b2e4      	uxtb	r4, r4
 8000c5c:	b2d2      	uxtb	r2, r2
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c5e:	5730      	ldrsb	r0, [r6, r4]
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c60:	56b1      	ldrsb	r1, [r6, r2]
 8000c62:	f897 20e4 	ldrb.w	r2, [r7, #228]	; 0xe4
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c66:	fb03 f300 	mul.w	r3, r3, r0
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c6a:	fb02 f201 	mul.w	r2, r2, r1
		op1 = get_mod_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000c6e:	11db      	asrs	r3, r3, #7
		op0 = get_sample((op[0][voice_index].phase >> 8) + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c70:	eb03 13e2 	add.w	r3, r3, r2, asr #7
 8000c74:	eb03 2515 	add.w	r5, r3, r5, lsr #8
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000c78:	4b47      	ldr	r3, [pc, #284]	; (8000d98 <modulate+0x31c>)
 8000c7a:	b2ed      	uxtb	r5, r5
		op0 = get_sample((op[0][voice_index].phase >> 8) + op3 + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000c7c:	7938      	ldrb	r0, [r7, #4]
 8000c7e:	575b      	ldrsb	r3, [r3, r5]
 8000c80:	fb00 f003 	mul.w	r0, r0, r3
 8000c84:	f340 10c7 	sbfx	r0, r0, #7, #8
}
 8000c88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000c8c:	4e43      	ldr	r6, [pc, #268]	; (8000d9c <modulate+0x320>)
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c8e:	1a18      	subs	r0, r3, r0
 8000c90:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000c94:	0a12      	lsrs	r2, r2, #8
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000c96:	56b0      	ldrsb	r0, [r6, r2]
 8000c98:	0a09      	lsrs	r1, r1, #8
 8000c9a:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000c9e:	5672      	ldrsb	r2, [r6, r1]
 8000ca0:	f897 1154 	ldrb.w	r1, [r7, #340]	; 0x154
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000ca4:	fb03 f300 	mul.w	r3, r3, r0
 8000ca8:	0a24      	lsrs	r4, r4, #8
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000caa:	fb01 f102 	mul.w	r1, r1, r2
		op1 = get_mod_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cae:	5730      	ldrsb	r0, [r6, r4]
 8000cb0:	f897 2074 	ldrb.w	r2, [r7, #116]	; 0x74
		op2 = get_mod_sample((op[2][voice_index].phase >> 8))*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cb4:	11db      	asrs	r3, r3, #7
		op1 = get_mod_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cb6:	fb02 f200 	mul.w	r2, r2, r0
		op0 = get_sample((op[0][voice_index].phase >> 8) + op3 + op2 + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000cba:	eb03 13e1 	add.w	r3, r3, r1, asr #7
 8000cbe:	eb03 2515 	add.w	r5, r3, r5, lsr #8
 8000cc2:	eb05 15e2 	add.w	r5, r5, r2, asr #7
 8000cc6:	e7d7      	b.n	8000c78 <modulate+0x1fc>
 8000cc8:	4e34      	ldr	r6, [pc, #208]	; (8000d9c <modulate+0x320>)
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000cca:	1a18      	subs	r0, r3, r0
 8000ccc:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000cd0:	0a09      	lsrs	r1, r1, #8
 8000cd2:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8000cd6:	5671      	ldrsb	r1, [r6, r1]
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cd8:	0a12      	lsrs	r2, r2, #8
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000cda:	fb03 f301 	mul.w	r3, r3, r1
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cde:	eb02 12e3 	add.w	r2, r2, r3, asr #7
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	56b2      	ldrsb	r2, [r6, r2]
 8000ce6:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
		op1 = get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cea:	0a24      	lsrs	r4, r4, #8
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000cec:	fb03 f302 	mul.w	r3, r3, r2
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000cf0:	4a29      	ldr	r2, [pc, #164]	; (8000d98 <modulate+0x31c>)
		op1 = get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cf2:	eb04 14e3 	add.w	r4, r4, r3, asr #7
 8000cf6:	0a2d      	lsrs	r5, r5, #8
 8000cf8:	b2e4      	uxtb	r4, r4
		op1 = get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000cfa:	5711      	ldrsb	r1, [r2, r4]
 8000cfc:	f897 0074 	ldrb.w	r0, [r7, #116]	; 0x74
		op0 = get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d00:	5752      	ldrsb	r2, [r2, r5]
 8000d02:	793b      	ldrb	r3, [r7, #4]
		op1 = get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000d04:	fb00 f001 	mul.w	r0, r0, r1
		op0 = get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d08:	fb03 f302 	mul.w	r3, r3, r2
		return ((int16_t)op1 + op0) >> 1;
 8000d0c:	f340 10c7 	sbfx	r0, r0, #7, #8
 8000d10:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000d14:	4418      	add	r0, r3
 8000d16:	f340 0047 	sbfx	r0, r0, #1, #8
}
 8000d1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000d1e:	4e1f      	ldr	r6, [pc, #124]	; (8000d9c <modulate+0x320>)
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000d20:	1a18      	subs	r0, r3, r0
 8000d22:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000d26:	0a09      	lsrs	r1, r1, #8
 8000d28:	5671      	ldrsb	r1, [r6, r1]
 8000d2a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d2e:	0a12      	lsrs	r2, r2, #8
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000d30:	fb03 f301 	mul.w	r3, r3, r1
		op2 = get_mod_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d34:	eb02 12e3 	add.w	r2, r2, r3, asr #7
 8000d38:	b2d2      	uxtb	r2, r2
 8000d3a:	56b1      	ldrsb	r1, [r6, r2]
 8000d3c:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000d40:	4a15      	ldr	r2, [pc, #84]	; (8000d98 <modulate+0x31c>)
 8000d42:	fb03 f301 	mul.w	r3, r3, r1
		op1 = get_sample((op[1][voice_index].phase >> 8) + op2)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000d46:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8000d4a:	eb03 2414 	add.w	r4, r3, r4, lsr #8
		op0 = get_sample((op[0][voice_index].phase >> 8) + op2)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d4e:	eb03 2515 	add.w	r5, r3, r5, lsr #8
 8000d52:	b2e4      	uxtb	r4, r4
 8000d54:	b2ed      	uxtb	r5, r5
 8000d56:	e7d0      	b.n	8000cfa <modulate+0x27e>
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000d58:	1a18      	subs	r0, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000d5a:	4b10      	ldr	r3, [pc, #64]	; (8000d9c <modulate+0x320>)
 8000d5c:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000d60:	0a09      	lsrs	r1, r1, #8
 8000d62:	0a24      	lsrs	r4, r4, #8
 8000d64:	f897 0154 	ldrb.w	r0, [r7, #340]	; 0x154
 8000d68:	5659      	ldrsb	r1, [r3, r1]
		op1 = get_mod_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000d6a:	571c      	ldrsb	r4, [r3, r4]
 8000d6c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000d70:	fb00 f101 	mul.w	r1, r0, r1
		op1 = get_mod_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000d74:	fb03 f304 	mul.w	r3, r3, r4
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d78:	0a12      	lsrs	r2, r2, #8
		op0 = get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d7a:	0a2d      	lsrs	r5, r5, #8
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d7c:	eb02 12e1 	add.w	r2, r2, r1, asr #7
		op0 = get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d80:	eb05 15e3 	add.w	r5, r5, r3, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000d84:	4b04      	ldr	r3, [pc, #16]	; (8000d98 <modulate+0x31c>)
 8000d86:	b2d2      	uxtb	r2, r2
 8000d88:	b2ed      	uxtb	r5, r5
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000d8a:	5699      	ldrsb	r1, [r3, r2]
 8000d8c:	f897 00e4 	ldrb.w	r0, [r7, #228]	; 0xe4
		op0 = get_sample((op[0][voice_index].phase >> 8) + op1)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000d90:	575a      	ldrsb	r2, [r3, r5]
 8000d92:	e7b6      	b.n	8000d02 <modulate+0x286>
 8000d94:	200008c0 	.word	0x200008c0
 8000d98:	080053bc 	.word	0x080053bc
 8000d9c:	080052bc 	.word	0x080052bc
 8000da0:	20000ab4 	.word	0x20000ab4
 8000da4:	20000a84 	.word	0x20000a84
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000da8:	1a18      	subs	r0, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <modulate+0x3e4>)
 8000dac:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000db0:	0a09      	lsrs	r1, r1, #8
 8000db2:	5658      	ldrsb	r0, [r3, r1]
 8000db4:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000db8:	492a      	ldr	r1, [pc, #168]	; (8000e64 <modulate+0x3e8>)
 8000dba:	fb03 f300 	mul.w	r3, r3, r0
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000dbe:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8000dc2:	eb03 2212 	add.w	r2, r3, r2, lsr #8
		op1 = get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000dc6:	eb03 2414 	add.w	r4, r3, r4, lsr #8
		op0 = get_sample((op[0][voice_index].phase >> 8) + op3)*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000dca:	eb03 2515 	add.w	r5, r3, r5, lsr #8
 8000dce:	b2d2      	uxtb	r2, r2
 8000dd0:	b2e4      	uxtb	r4, r4
 8000dd2:	b2ed      	uxtb	r5, r5
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000dd4:	568e      	ldrsb	r6, [r1, r2]
		op1 = get_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000dd6:	570c      	ldrsb	r4, [r1, r4]
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000dd8:	f897 30e4 	ldrb.w	r3, [r7, #228]	; 0xe4
		op1 = get_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000ddc:	f897 0074 	ldrb.w	r0, [r7, #116]	; 0x74
		op0 = get_sample((op[0][voice_index].phase >> 8))*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000de0:	5749      	ldrsb	r1, [r1, r5]
 8000de2:	793a      	ldrb	r2, [r7, #4]
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000de4:	fb03 f306 	mul.w	r3, r3, r6
		op1 = get_sample((op[1][voice_index].phase >> 8))*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000de8:	fb00 f004 	mul.w	r0, r0, r4
		op0 = get_sample((op[0][voice_index].phase >> 8))*op[0][voice_index].volume >> MAX_VOLUME_BITS;
 8000dec:	fb02 f201 	mul.w	r2, r2, r1
		return ((int16_t)op2 + op1 + op0) / 0x03;
 8000df0:	f340 10c7 	sbfx	r0, r0, #7, #8
 8000df4:	f343 13c7 	sbfx	r3, r3, #7, #8
 8000df8:	f342 12c7 	sbfx	r2, r2, #7, #8
 8000dfc:	4403      	add	r3, r0
 8000dfe:	481a      	ldr	r0, [pc, #104]	; (8000e68 <modulate+0x3ec>)
 8000e00:	4413      	add	r3, r2
 8000e02:	fb80 2003 	smull	r2, r0, r0, r3
 8000e06:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8000e0a:	b240      	sxtb	r0, r0
}
 8000e0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000e10:	1a18      	subs	r0, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000e12:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <modulate+0x3e4>)
 8000e14:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000e18:	0a09      	lsrs	r1, r1, #8
 8000e1a:	5658      	ldrsb	r0, [r3, r1]
 8000e1c:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000e20:	4910      	ldr	r1, [pc, #64]	; (8000e64 <modulate+0x3e8>)
 8000e22:	fb03 f300 	mul.w	r3, r3, r0
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000e26:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 8000e2a:	eb03 2212 	add.w	r2, r3, r2, lsr #8
		op1 = get_sample((op[1][voice_index].phase >> 8) + op3)*op[1][voice_index].volume >> MAX_VOLUME_BITS;
 8000e2e:	eb03 2414 	add.w	r4, r3, r4, lsr #8
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	b2e4      	uxtb	r4, r4
 8000e36:	0a2d      	lsrs	r5, r5, #8
 8000e38:	e7cc      	b.n	8000dd4 <modulate+0x358>
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000e3a:	1a18      	subs	r0, r3, r0
static inline int8_t get_mod_sample(uint8_t phase_integer) { return SINE_MOD_TABLE[phase_integer]; };
 8000e3c:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <modulate+0x3e4>)
 8000e3e:	eb07 0740 	add.w	r7, r7, r0, lsl #1
 8000e42:	0a09      	lsrs	r1, r1, #8
 8000e44:	5659      	ldrsb	r1, [r3, r1]
 8000e46:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000e4a:	0a12      	lsrs	r2, r2, #8
		op3 = get_mod_sample((op[3][voice_index].phase >> 8))*op[3][voice_index].volume >> MAX_VOLUME_BITS;
 8000e4c:	fb03 f301 	mul.w	r3, r3, r1
		op2 = get_sample((op[2][voice_index].phase >> 8) + op3)*op[2][voice_index].volume >> MAX_VOLUME_BITS;
 8000e50:	eb02 12e3 	add.w	r2, r2, r3, asr #7
static inline int8_t get_sample(uint8_t phase_integer) { return SINE_TABLE[phase_integer]; };
 8000e54:	4903      	ldr	r1, [pc, #12]	; (8000e64 <modulate+0x3e8>)
 8000e56:	0a24      	lsrs	r4, r4, #8
 8000e58:	b2d2      	uxtb	r2, r2
 8000e5a:	e7ec      	b.n	8000e36 <modulate+0x3ba>
	switch (algo) {
 8000e5c:	2000      	movs	r0, #0
 8000e5e:	e680      	b.n	8000b62 <modulate+0xe6>
 8000e60:	080052bc 	.word	0x080052bc
 8000e64:	080053bc 	.word	0x080053bc
 8000e68:	55555556 	.word	0x55555556

08000e6c <init_synth>:
 *      Author: Tennyson Cheng
 */

#include "synth.h"

void init_synth() {
 8000e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		op_release[i] = ENV_MAX_RATE;				//default release 128
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
		op_release_inc[i] = calculate_env_inc(op_release[i]);
		for (uint8_t o = 0; o < MAX_VOICES; o++) {
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e70:	4cbe      	ldr	r4, [pc, #760]	; (800116c <init_synth+0x300>)
 8000e72:	4bbf      	ldr	r3, [pc, #764]	; (8001170 <init_synth+0x304>)
 8000e74:	4625      	mov	r5, r4
 8000e76:	46a2      	mov	sl, r4
 8000e78:	cd07      	ldmia	r5!, {r0, r1, r2}
 8000e7a:	882d      	ldrh	r5, [r5, #0]
void init_synth() {
 8000e7c:	b099      	sub	sp, #100	; 0x64
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000e7e:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8000e82:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000e86:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000e8a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8000e8e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8000e92:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8000e96:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8000e9a:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 8000e9e:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8000ea2:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8000ea6:	9415      	str	r4, [sp, #84]	; 0x54
 8000ea8:	6018      	str	r0, [r3, #0]
 8000eaa:	9416      	str	r4, [sp, #88]	; 0x58
 8000eac:	6059      	str	r1, [r3, #4]
 8000eae:	9417      	str	r4, [sp, #92]	; 0x5c
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	819d      	strh	r5, [r3, #12]
 8000eb4:	835d      	strh	r5, [r3, #26]
 8000eb6:	e8ba 0007 	ldmia.w	sl!, {r0, r1, r2}
 8000eba:	f8c3 1012 	str.w	r1, [r3, #18]
		algo = 0x00;								//default algorithm 0
 8000ebe:	f04f 0100 	mov.w	r1, #0
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000ec2:	f8c3 2016 	str.w	r2, [r3, #22]
		algo = 0x00;								//default algorithm 0
 8000ec6:	4aab      	ldr	r2, [pc, #684]	; (8001174 <init_synth+0x308>)
 8000ec8:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
 8000ecc:	7011      	strb	r1, [r2, #0]
	for (uint8_t i = 0; i < MAX_OPERATORS; i++) {
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4aa9      	ldr	r2, [pc, #676]	; (8001178 <init_synth+0x30c>)
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8000ed2:	f04f 2680 	mov.w	r6, #2147516416	; 0x80008000
 8000ed6:	6011      	str	r1, [r2, #0]
 8000ed8:	4aa8      	ldr	r2, [pc, #672]	; (800117c <init_synth+0x310>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000eda:	46a2      	mov	sl, r4
 8000edc:	6011      	str	r1, [r2, #0]
 8000ede:	f04f 3110 	mov.w	r1, #269488144	; 0x10101010
 8000ee2:	4aa7      	ldr	r2, [pc, #668]	; (8001180 <init_synth+0x314>)
 8000ee4:	46a0      	mov	r8, r4
 8000ee6:	f8c2 9000 	str.w	r9, [r2]
 8000eea:	4aa6      	ldr	r2, [pc, #664]	; (8001184 <init_synth+0x318>)
 8000eec:	46a6      	mov	lr, r4
 8000eee:	f8c2 9000 	str.w	r9, [r2]
 8000ef2:	4aa5      	ldr	r2, [pc, #660]	; (8001188 <init_synth+0x31c>)
 8000ef4:	46a4      	mov	ip, r4
 8000ef6:	f8c2 9000 	str.w	r9, [r2]
 8000efa:	4aa4      	ldr	r2, [pc, #656]	; (800118c <init_synth+0x320>)
 8000efc:	4627      	mov	r7, r4
 8000efe:	f8c2 9000 	str.w	r9, [r2]
 8000f02:	4aa3      	ldr	r2, [pc, #652]	; (8001190 <init_synth+0x324>)
 8000f04:	f8c3 000e 	str.w	r0, [r3, #14]
 8000f08:	f8c2 9000 	str.w	r9, [r2]
	SILENT
} ADSR_STATES;

uint16_t env_period;

static inline uint16_t calculate_env_inc(uint8_t rate) { return (ENV_MAX_RATE << 8) / (uint16_t)(ENV_MAX_RATE - rate + 1); };
 8000f0c:	4aa1      	ldr	r2, [pc, #644]	; (8001194 <init_synth+0x328>)
 8000f0e:	851d      	strh	r5, [r3, #40]	; 0x28
 8000f10:	6011      	str	r1, [r2, #0]
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8000f12:	4aa1      	ldr	r2, [pc, #644]	; (8001198 <init_synth+0x32c>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000f14:	86dd      	strh	r5, [r3, #54]	; 0x36
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8000f16:	6016      	str	r6, [r2, #0]
 8000f18:	6056      	str	r6, [r2, #4]
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
 8000f1a:	4aa0      	ldr	r2, [pc, #640]	; (800119c <init_synth+0x330>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000f1c:	f8a3 5044 	strh.w	r5, [r3, #68]	; 0x44
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
 8000f20:	6016      	str	r6, [r2, #0]
 8000f22:	6056      	str	r6, [r2, #4]
		op_release_inc[i] = calculate_env_inc(op_release[i]);
 8000f24:	4a9e      	ldr	r2, [pc, #632]	; (80011a0 <init_synth+0x334>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000f26:	f8a3 5052 	strh.w	r5, [r3, #82]	; 0x52
		op_release_inc[i] = calculate_env_inc(op_release[i]);
 8000f2a:	6016      	str	r6, [r2, #0]
 8000f2c:	6056      	str	r6, [r2, #4]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8000f2e:	4656      	mov	r6, sl
 8000f30:	46a3      	mov	fp, r4
 8000f32:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000f34:	61d8      	str	r0, [r3, #28]
 8000f36:	6219      	str	r1, [r3, #32]
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
 8000f3a:	e8b8 0007 	ldmia.w	r8!, {r0, r1, r2}
 8000f3e:	f8c3 002a 	str.w	r0, [r3, #42]	; 0x2a
 8000f42:	f8c3 102e 	str.w	r1, [r3, #46]	; 0x2e
 8000f46:	f8c3 2032 	str.w	r2, [r3, #50]	; 0x32
 8000f4a:	e8be 0007 	ldmia.w	lr!, {r0, r1, r2}
 8000f4e:	6398      	str	r0, [r3, #56]	; 0x38
 8000f50:	63d9      	str	r1, [r3, #60]	; 0x3c
 8000f52:	641a      	str	r2, [r3, #64]	; 0x40
 8000f54:	e8bc 0007 	ldmia.w	ip!, {r0, r1, r2}
 8000f58:	f8c3 0046 	str.w	r0, [r3, #70]	; 0x46
 8000f5c:	f8c3 104a 	str.w	r1, [r3, #74]	; 0x4a
 8000f60:	f8c3 204e 	str.w	r2, [r3, #78]	; 0x4e
 8000f64:	cf07      	ldmia	r7!, {r0, r1, r2}
 8000f66:	6558      	str	r0, [r3, #84]	; 0x54
 8000f68:	6599      	str	r1, [r3, #88]	; 0x58
 8000f6a:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f6c:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f6e:	4656      	mov	r6, sl
 8000f70:	f8a3 5060 	strh.w	r5, [r3, #96]	; 0x60
 8000f74:	f8a3 506e 	strh.w	r5, [r3, #110]	; 0x6e
 8000f78:	f8a3 507c 	strh.w	r5, [r3, #124]	; 0x7c
 8000f7c:	f8a3 508a 	strh.w	r5, [r3, #138]	; 0x8a
 8000f80:	f8a3 5098 	strh.w	r5, [r3, #152]	; 0x98
 8000f84:	f8c3 0062 	str.w	r0, [r3, #98]	; 0x62
 8000f88:	f8c3 1066 	str.w	r1, [r3, #102]	; 0x66
 8000f8c:	f8c3 206a 	str.w	r2, [r3, #106]	; 0x6a
 8000f90:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f92:	4656      	mov	r6, sl
 8000f94:	6718      	str	r0, [r3, #112]	; 0x70
 8000f96:	6759      	str	r1, [r3, #116]	; 0x74
 8000f98:	679a      	str	r2, [r3, #120]	; 0x78
 8000f9a:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000f9c:	4656      	mov	r6, sl
 8000f9e:	f8c3 007e 	str.w	r0, [r3, #126]	; 0x7e
 8000fa2:	f8c3 1082 	str.w	r1, [r3, #130]	; 0x82
 8000fa6:	f8c3 2086 	str.w	r2, [r3, #134]	; 0x86
 8000faa:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fac:	4656      	mov	r6, sl
 8000fae:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
 8000fb2:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
 8000fb6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8000fba:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fbc:	4656      	mov	r6, sl
 8000fbe:	f8a3 50a6 	strh.w	r5, [r3, #166]	; 0xa6
 8000fc2:	f8a3 50b4 	strh.w	r5, [r3, #180]	; 0xb4
 8000fc6:	f8a3 50c2 	strh.w	r5, [r3, #194]	; 0xc2
 8000fca:	f8a3 50d0 	strh.w	r5, [r3, #208]	; 0xd0
 8000fce:	f8a3 50de 	strh.w	r5, [r3, #222]	; 0xde
 8000fd2:	f8c3 009a 	str.w	r0, [r3, #154]	; 0x9a
 8000fd6:	f8c3 109e 	str.w	r1, [r3, #158]	; 0x9e
 8000fda:	f8c3 20a2 	str.w	r2, [r3, #162]	; 0xa2
 8000fde:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000fe0:	4656      	mov	r6, sl
 8000fe2:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 8000fe6:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac
 8000fea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8000fee:	ce07      	ldmia	r6!, {r0, r1, r2}
 8000ff0:	4656      	mov	r6, sl
 8000ff2:	f8c3 00b6 	str.w	r0, [r3, #182]	; 0xb6
 8000ff6:	f8c3 10ba 	str.w	r1, [r3, #186]	; 0xba
 8000ffa:	f8c3 20be 	str.w	r2, [r3, #190]	; 0xbe
 8000ffe:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001000:	4656      	mov	r6, sl
 8001002:	f8c3 00c4 	str.w	r0, [r3, #196]	; 0xc4
 8001006:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
 800100a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 800100e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001010:	4656      	mov	r6, sl
 8001012:	f8c3 00d2 	str.w	r0, [r3, #210]	; 0xd2
 8001016:	f8c3 10d6 	str.w	r1, [r3, #214]	; 0xd6
 800101a:	f8c3 20da 	str.w	r2, [r3, #218]	; 0xda
 800101e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001020:	4656      	mov	r6, sl
 8001022:	f8a3 50ec 	strh.w	r5, [r3, #236]	; 0xec
 8001026:	f8a3 50fa 	strh.w	r5, [r3, #250]	; 0xfa
 800102a:	f8a3 5108 	strh.w	r5, [r3, #264]	; 0x108
 800102e:	f8a3 5116 	strh.w	r5, [r3, #278]	; 0x116
 8001032:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8001036:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
 800103a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800103e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001040:	4656      	mov	r6, sl
 8001042:	f8c3 00ee 	str.w	r0, [r3, #238]	; 0xee
 8001046:	f8c3 10f2 	str.w	r1, [r3, #242]	; 0xf2
 800104a:	f8c3 20f6 	str.w	r2, [r3, #246]	; 0xf6
 800104e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001050:	4656      	mov	r6, sl
 8001052:	f8c3 00fc 	str.w	r0, [r3, #252]	; 0xfc
 8001056:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
 800105a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 800105e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001060:	4656      	mov	r6, sl
 8001062:	f8c3 010a 	str.w	r0, [r3, #266]	; 0x10a
 8001066:	f8c3 110e 	str.w	r1, [r3, #270]	; 0x10e
 800106a:	f8c3 2112 	str.w	r2, [r3, #274]	; 0x112
 800106e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001070:	4656      	mov	r6, sl
 8001072:	f8c3 0118 	str.w	r0, [r3, #280]	; 0x118
 8001076:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
 800107a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
 800107e:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001080:	4656      	mov	r6, sl
 8001082:	f8a3 5124 	strh.w	r5, [r3, #292]	; 0x124
 8001086:	f8a3 5132 	strh.w	r5, [r3, #306]	; 0x132
 800108a:	f8a3 5140 	strh.w	r5, [r3, #320]	; 0x140
 800108e:	f8a3 514e 	strh.w	r5, [r3, #334]	; 0x14e
 8001092:	f8a3 515c 	strh.w	r5, [r3, #348]	; 0x15c
 8001096:	f8c3 0126 	str.w	r0, [r3, #294]	; 0x126
 800109a:	f8c3 112a 	str.w	r1, [r3, #298]	; 0x12a
 800109e:	f8c3 212e 	str.w	r2, [r3, #302]	; 0x12e
 80010a2:	ce07      	ldmia	r6!, {r0, r1, r2}
 80010a4:	4656      	mov	r6, sl
 80010a6:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 80010aa:	f8c3 1138 	str.w	r1, [r3, #312]	; 0x138
 80010ae:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
 80010b2:	ce07      	ldmia	r6!, {r0, r1, r2}
 80010b4:	4656      	mov	r6, sl
 80010b6:	f8c3 0142 	str.w	r0, [r3, #322]	; 0x142
 80010ba:	f8c3 1146 	str.w	r1, [r3, #326]	; 0x146
 80010be:	f8c3 214a 	str.w	r2, [r3, #330]	; 0x14a
 80010c2:	ce07      	ldmia	r6!, {r0, r1, r2}
 80010c4:	4656      	mov	r6, sl
 80010c6:	f8c3 0150 	str.w	r0, [r3, #336]	; 0x150
 80010ca:	f8c3 1154 	str.w	r1, [r3, #340]	; 0x154
 80010ce:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 80010d2:	ce07      	ldmia	r6!, {r0, r1, r2}
 80010d4:	4656      	mov	r6, sl
 80010d6:	f8a3 516a 	strh.w	r5, [r3, #362]	; 0x16a
 80010da:	f8a3 5178 	strh.w	r5, [r3, #376]	; 0x178
 80010de:	f8a3 5186 	strh.w	r5, [r3, #390]	; 0x186
 80010e2:	f8a3 5194 	strh.w	r5, [r3, #404]	; 0x194
 80010e6:	f8a3 51a2 	strh.w	r5, [r3, #418]	; 0x1a2
 80010ea:	f8c3 015e 	str.w	r0, [r3, #350]	; 0x15e
 80010ee:	f8c3 1162 	str.w	r1, [r3, #354]	; 0x162
 80010f2:	f8c3 2166 	str.w	r2, [r3, #358]	; 0x166
 80010f6:	ce07      	ldmia	r6!, {r0, r1, r2}
 80010f8:	4656      	mov	r6, sl
 80010fa:	f8c3 016c 	str.w	r0, [r3, #364]	; 0x16c
 80010fe:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
 8001102:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
 8001106:	4654      	mov	r4, sl
 8001108:	ce07      	ldmia	r6!, {r0, r1, r2}
 800110a:	4656      	mov	r6, sl
 800110c:	f8a3 51b0 	strh.w	r5, [r3, #432]	; 0x1b0
 8001110:	f8a3 51be 	strh.w	r5, [r3, #446]	; 0x1be
		}
	}
	env_period = ENV_MAX_PERIOD;
 8001114:	f240 5562 	movw	r5, #1378	; 0x562
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8001118:	f8c3 017a 	str.w	r0, [r3, #378]	; 0x17a
 800111c:	f8c3 117e 	str.w	r1, [r3, #382]	; 0x17e
 8001120:	f8c3 2182 	str.w	r2, [r3, #386]	; 0x182
 8001124:	ce07      	ldmia	r6!, {r0, r1, r2}
 8001126:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 800112a:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
 800112e:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
 8001132:	cc07      	ldmia	r4!, {r0, r1, r2}
	env_period = ENV_MAX_PERIOD;
 8001134:	4c1b      	ldr	r4, [pc, #108]	; (80011a4 <init_synth+0x338>)
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8001136:	f8c3 0196 	str.w	r0, [r3, #406]	; 0x196
 800113a:	f8c3 119a 	str.w	r1, [r3, #410]	; 0x19a
 800113e:	f8c3 219e 	str.w	r2, [r3, #414]	; 0x19e
 8001142:	e8ba 0007 	ldmia.w	sl!, {r0, r1, r2}
 8001146:	f8c3 01a4 	str.w	r0, [r3, #420]	; 0x1a4
 800114a:	f8c3 11a8 	str.w	r1, [r3, #424]	; 0x1a8
 800114e:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 8001152:	e8bb 0007 	ldmia.w	fp!, {r0, r1, r2}
	env_period = ENV_MAX_PERIOD;
 8001156:	8025      	strh	r5, [r4, #0]
			op[i][o] = (OPERATOR) {-1, -1, MAX_VOLUME, -1, -1, SILENT, MAX_VOLUME << 8};
 8001158:	f8c3 01b2 	str.w	r0, [r3, #434]	; 0x1b2
 800115c:	f8c3 11b6 	str.w	r1, [r3, #438]	; 0x1b6
 8001160:	f8c3 21ba 	str.w	r2, [r3, #442]	; 0x1ba
}
 8001164:	b019      	add	sp, #100	; 0x64
 8001166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800116a:	bf00      	nop
 800116c:	080051ac 	.word	0x080051ac
 8001170:	200008c0 	.word	0x200008c0
 8001174:	20000a84 	.word	0x20000a84
 8001178:	20000aa8 	.word	0x20000aa8
 800117c:	20000ab4 	.word	0x20000ab4
 8001180:	20000a9c 	.word	0x20000a9c
 8001184:	20000a8c 	.word	0x20000a8c
 8001188:	20000ab8 	.word	0x20000ab8
 800118c:	20000a80 	.word	0x20000a80
 8001190:	20000a88 	.word	0x20000a88
 8001194:	20000ac0 	.word	0x20000ac0
 8001198:	20000aac 	.word	0x20000aac
 800119c:	20000aa0 	.word	0x20000aa0
 80011a0:	20000a90 	.word	0x20000a90
 80011a4:	20000a86 	.word	0x20000a86

080011a8 <clear_voices>:

void clear_voices() {
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
		op[0][i].note_value = -1;
 80011a8:	22ff      	movs	r2, #255	; 0xff
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <clear_voices+0x20>)
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	739a      	strb	r2, [r3, #14]
 80011b0:	771a      	strb	r2, [r3, #28]
 80011b2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 80011b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80011ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80011be:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80011c2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}
}
 80011c6:	4770      	bx	lr
 80011c8:	200008c0 	.word	0x200008c0

080011cc <add_voice>:

void add_voice(uint8_t note_value) {
 80011cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t voice_index, released_voice = (uint8_t)-1;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80011d0:	4d9c      	ldr	r5, [pc, #624]	; (8001444 <add_voice+0x278>)
void add_voice(uint8_t note_value) {
 80011d2:	4606      	mov	r6, r0
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80011d4:	782b      	ldrb	r3, [r5, #0]
void add_voice(uint8_t note_value) {
 80011d6:	b083      	sub	sp, #12
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80011d8:	2bff      	cmp	r3, #255	; 0xff
 80011da:	f000 810a 	beq.w	80013f2 <add_voice+0x226>
 80011de:	7baa      	ldrb	r2, [r5, #14]
 80011e0:	2aff      	cmp	r2, #255	; 0xff
 80011e2:	f000 810b 	beq.w	80013fc <add_voice+0x230>
 80011e6:	7f2a      	ldrb	r2, [r5, #28]
 80011e8:	2aff      	cmp	r2, #255	; 0xff
 80011ea:	f000 810c 	beq.w	8001406 <add_voice+0x23a>
 80011ee:	f895 202a 	ldrb.w	r2, [r5, #42]	; 0x2a
 80011f2:	2aff      	cmp	r2, #255	; 0xff
 80011f4:	f000 810c 	beq.w	8001410 <add_voice+0x244>
 80011f8:	f895 2038 	ldrb.w	r2, [r5, #56]	; 0x38
 80011fc:	2aff      	cmp	r2, #255	; 0xff
 80011fe:	f000 810c 	beq.w	800141a <add_voice+0x24e>
 8001202:	f895 2046 	ldrb.w	r2, [r5, #70]	; 0x46
 8001206:	2aff      	cmp	r2, #255	; 0xff
 8001208:	f000 810c 	beq.w	8001424 <add_voice+0x258>
 800120c:	f895 2054 	ldrb.w	r2, [r5, #84]	; 0x54
 8001210:	2aff      	cmp	r2, #255	; 0xff
 8001212:	f000 810c 	beq.w	800142e <add_voice+0x262>
 8001216:	f895 2062 	ldrb.w	r2, [r5, #98]	; 0x62
 800121a:	2aff      	cmp	r2, #255	; 0xff
 800121c:	f000 810e 	beq.w	800143c <add_voice+0x270>
 8001220:	2408      	movs	r4, #8
 8001222:	4620      	mov	r0, r4
			break;
		}
	}
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001224:	429e      	cmp	r6, r3
 8001226:	f000 80e7 	beq.w	80013f8 <add_voice+0x22c>
			voice_index = i;
			break;
		}
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800122a:	7aab      	ldrb	r3, [r5, #10]
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800122c:	7baa      	ldrb	r2, [r5, #14]
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800122e:	2b03      	cmp	r3, #3
 8001230:	bf14      	ite	ne
 8001232:	23ff      	movne	r3, #255	; 0xff
 8001234:	2300      	moveq	r3, #0
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001236:	42b2      	cmp	r2, r6
 8001238:	f000 80e3 	beq.w	8001402 <add_voice+0x236>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800123c:	7e29      	ldrb	r1, [r5, #24]
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800123e:	7f2a      	ldrb	r2, [r5, #28]
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001240:	2903      	cmp	r1, #3
 8001242:	bf08      	it	eq
 8001244:	2301      	moveq	r3, #1
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001246:	42b2      	cmp	r2, r6
 8001248:	f000 80e0 	beq.w	800140c <add_voice+0x240>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800124c:	f895 1026 	ldrb.w	r1, [r5, #38]	; 0x26
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001250:	f895 202a 	ldrb.w	r2, [r5, #42]	; 0x2a
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001254:	2903      	cmp	r1, #3
 8001256:	bf08      	it	eq
 8001258:	2302      	moveq	r3, #2
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800125a:	42b2      	cmp	r2, r6
 800125c:	f000 80db 	beq.w	8001416 <add_voice+0x24a>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001260:	f895 1034 	ldrb.w	r1, [r5, #52]	; 0x34
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001264:	f895 2038 	ldrb.w	r2, [r5, #56]	; 0x38
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001268:	2903      	cmp	r1, #3
 800126a:	bf08      	it	eq
 800126c:	2303      	moveq	r3, #3
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800126e:	42b2      	cmp	r2, r6
 8001270:	f000 80d6 	beq.w	8001420 <add_voice+0x254>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001274:	f895 1042 	ldrb.w	r1, [r5, #66]	; 0x42
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001278:	f895 2046 	ldrb.w	r2, [r5, #70]	; 0x46
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 800127c:	2903      	cmp	r1, #3
 800127e:	bf08      	it	eq
 8001280:	2304      	moveq	r3, #4
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001282:	42b2      	cmp	r2, r6
 8001284:	f000 80d1 	beq.w	800142a <add_voice+0x25e>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 8001288:	f895 1050 	ldrb.w	r1, [r5, #80]	; 0x50
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800128c:	f895 2054 	ldrb.w	r2, [r5, #84]	; 0x54
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 8001290:	2903      	cmp	r1, #3
 8001292:	bf08      	it	eq
 8001294:	2305      	moveq	r3, #5
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001296:	42b2      	cmp	r2, r6
 8001298:	f000 80cc 	beq.w	8001434 <add_voice+0x268>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 800129c:	f895 105e 	ldrb.w	r1, [r5, #94]	; 0x5e
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 80012a0:	f895 2062 	ldrb.w	r2, [r5, #98]	; 0x62
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 80012a4:	2903      	cmp	r1, #3
 80012a6:	bf08      	it	eq
 80012a8:	2306      	moveq	r3, #6
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 80012aa:	42b2      	cmp	r2, r6
 80012ac:	f000 80c4 	beq.w	8001438 <add_voice+0x26c>
		if (op[0][i].adsr_state == RELEASE) {											//keep track of any note in released state
 80012b0:	f895 206c 	ldrb.w	r2, [r5, #108]	; 0x6c
 80012b4:	2a03      	cmp	r2, #3
 80012b6:	f000 8097 	beq.w	80013e8 <add_voice+0x21c>
			released_voice = i;
		}
	}
	if (voice_index == MAX_VOICES) {
 80012ba:	2808      	cmp	r0, #8
 80012bc:	d103      	bne.n	80012c6 <add_voice+0xfa>
		if (released_voice == (uint8_t)-1) {
 80012be:	2bff      	cmp	r3, #255	; 0xff
 80012c0:	f000 808f 	beq.w	80013e2 <add_voice+0x216>
 80012c4:	461c      	mov	r4, r3
		}
		else {
			voice_index = released_voice;
		}
	}
	uint16_t carrier_freq = note_to_freq(note_value);
 80012c6:	4630      	mov	r0, r6
 80012c8:	f7ff fa6e 	bl	80007a8 <note_to_freq>
 80012cc:	4607      	mov	r7, r0
	uint16_t carrier_delta = calculate_delta(carrier_freq);
 80012ce:	f7ff fa71 	bl	80007b4 <calculate_delta>
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
		op[op_index][voice_index].delta = (op_ratio[op_index] * carrier_delta) >> 4;			//multiply delta based off of ratio of carrier
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80012d2:	495d      	ldr	r1, [pc, #372]	; (8001448 <add_voice+0x27c>)
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 80012d4:	2300      	movs	r3, #0
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80012d6:	f8b1 e004 	ldrh.w	lr, [r1, #4]
 80012da:	f8b1 9000 	ldrh.w	r9, [r1]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80012de:	f5ae 4200 	sub.w	r2, lr, #32768	; 0x8000
 80012e2:	fab2 f282 	clz	r2, r2
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80012e6:	f8b1 8002 	ldrh.w	r8, [r1, #2]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80012ea:	f5a9 4b00 	sub.w	fp, r9, #32768	; 0x8000
 80012ee:	f5a8 4a00 	sub.w	sl, r8, #32768	; 0x8000
 80012f2:	fabb fb8b 	clz	fp, fp
 80012f6:	faba fa8a 	clz	sl, sl
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 80012fa:	f8df c154 	ldr.w	ip, [pc, #340]	; 8001450 <add_voice+0x284>
		op[op_index][voice_index].note_value = note_value;										//store note
 80012fe:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8001302:	f805 6014 	strb.w	r6, [r5, r4, lsl #1]
 8001306:	eb05 0544 	add.w	r5, r5, r4, lsl #1
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 800130a:	f89c 4000 	ldrb.w	r4, [ip]
		op[op_index][voice_index].note_value = note_value;										//store note
 800130e:	f885 6070 	strb.w	r6, [r5, #112]	; 0x70
 8001312:	f885 60e0 	strb.w	r6, [r5, #224]	; 0xe0
 8001316:	f885 6150 	strb.w	r6, [r5, #336]	; 0x150
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 800131a:	fb07 f604 	mul.w	r6, r7, r4
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 800131e:	0952      	lsrs	r2, r2, #5
 8001320:	9201      	str	r2, [sp, #4]
		op[op_index][voice_index].delta = (op_ratio[op_index] * carrier_delta) >> 4;			//multiply delta based off of ratio of carrier
 8001322:	fb00 f404 	mul.w	r4, r0, r4
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001326:	4a49      	ldr	r2, [pc, #292]	; (800144c <add_voice+0x280>)
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 8001328:	1136      	asrs	r6, r6, #4
 800132a:	806e      	strh	r6, [r5, #2]
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 800132c:	f8a5 900c 	strh.w	r9, [r5, #12]
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001330:	f992 6000 	ldrsb.w	r6, [r2]
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 8001334:	f89c 9001 	ldrb.w	r9, [ip, #1]
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001338:	eb06 1424 	add.w	r4, r6, r4, asr #4
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 800133c:	fb07 f609 	mul.w	r6, r7, r9
		op[op_index][voice_index].delta = (op_ratio[op_index] * carrier_delta) >> 4;			//multiply delta based off of ratio of carrier
 8001340:	fb00 f909 	mul.w	r9, r0, r9
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 8001344:	1136      	asrs	r6, r6, #4
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001346:	80ec      	strh	r4, [r5, #6]
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 8001348:	f8a5 6072 	strh.w	r6, [r5, #114]	; 0x72
 800134c:	f89c 4002 	ldrb.w	r4, [ip, #2]
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001350:	f992 6001 	ldrsb.w	r6, [r2, #1]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 8001354:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001358:	eb06 1929 	add.w	r9, r6, r9, asr #4
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 800135c:	fb04 f607 	mul.w	r6, r4, r7
		op[op_index][voice_index].delta = (op_ratio[op_index] * carrier_delta) >> 4;			//multiply delta based off of ratio of carrier
 8001360:	fb04 f400 	mul.w	r4, r4, r0
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 8001364:	1136      	asrs	r6, r6, #4
 8001366:	f8a5 60e2 	strh.w	r6, [r5, #226]	; 0xe2
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 800136a:	f992 6002 	ldrsb.w	r6, [r2, #2]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 800136e:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001372:	eb06 1424 	add.w	r4, r6, r4, asr #4
 8001376:	f8a5 40e6 	strh.w	r4, [r5, #230]	; 0xe6
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 800137a:	9c01      	ldr	r4, [sp, #4]
 800137c:	f885 b00a 	strb.w	fp, [r5, #10]
 8001380:	f885 40ea 	strb.w	r4, [r5, #234]	; 0xea
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 8001384:	f8a5 807c 	strh.w	r8, [r5, #124]	; 0x7c
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 8001388:	f8a5 9076 	strh.w	r9, [r5, #118]	; 0x76
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 800138c:	f885 a07a 	strb.w	sl, [r5, #122]	; 0x7a
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 8001390:	f8a5 e0ec 	strh.w	lr, [r5, #236]	; 0xec
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 8001394:	812b      	strh	r3, [r5, #8]
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 8001396:	712b      	strb	r3, [r5, #4]
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 8001398:	f8a5 3078 	strh.w	r3, [r5, #120]	; 0x78
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 800139c:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 80013a0:	f8a5 30e8 	strh.w	r3, [r5, #232]	; 0xe8
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 80013a4:	f885 30e4 	strb.w	r3, [r5, #228]	; 0xe4
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80013a8:	88c9      	ldrh	r1, [r1, #6]
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 80013aa:	f89c 4003 	ldrb.w	r4, [ip, #3]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80013ae:	f5a1 4600 	sub.w	r6, r1, #32768	; 0x8000
 80013b2:	fab6 f686 	clz	r6, r6
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 80013b6:	fb07 f704 	mul.w	r7, r7, r4
		op[op_index][voice_index].delta = (op_ratio[op_index] * carrier_delta) >> 4;			//multiply delta based off of ratio of carrier
 80013ba:	fb00 f004 	mul.w	r0, r0, r4
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 80013be:	f992 2003 	ldrsb.w	r2, [r2, #3]
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80013c2:	0976      	lsrs	r6, r6, #5
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 80013c4:	113f      	asrs	r7, r7, #4
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 80013c6:	eb02 1020 	add.w	r0, r2, r0, asr #4
		op[op_index][voice_index].phase = 0;													//reset the phase (wave table index)
 80013ca:	f8a5 3158 	strh.w	r3, [r5, #344]	; 0x158
		op[op_index][voice_index].freq = (op_ratio[op_index] * carrier_freq) >> 4;				//calculate and store frequency (>> 4 for integer)
 80013ce:	f8a5 7152 	strh.w	r7, [r5, #338]	; 0x152
		op[op_index][voice_index].delta += (int16_t)op_detune[op_index];						//offset with detune param
 80013d2:	f8a5 0156 	strh.w	r0, [r5, #342]	; 0x156
		op[op_index][voice_index].volume = 0x00;												//reset volume to 0
 80013d6:	f885 3154 	strb.w	r3, [r5, #340]	; 0x154
		op[op_index][voice_index].env_amp = op_attack_inc[op_index];							//start envelope amp with attack increment
 80013da:	f8a5 115c 	strh.w	r1, [r5, #348]	; 0x15c
		if (op_attack_inc[op_index] == MAX_VOLUME << 8) {										//if attack rate is max
 80013de:	f885 615a 	strb.w	r6, [r5, #346]	; 0x15a
		}
		else {
			op[op_index][voice_index].adsr_state = ATTACK;											//else, start on attack state
		}
	}
}
 80013e2:	b003      	add	sp, #12
 80013e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (voice_index == MAX_VOICES) {
 80013e8:	2808      	cmp	r0, #8
 80013ea:	f47f af6c 	bne.w	80012c6 <add_voice+0xfa>
	for (uint8_t i = 0; i < MAX_VOICES; i++) {
 80013ee:	2307      	movs	r3, #7
 80013f0:	e768      	b.n	80012c4 <add_voice+0xf8>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80013f2:	2400      	movs	r4, #0
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 80013f4:	4620      	mov	r0, r4
 80013f6:	e715      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 80013f8:	2400      	movs	r4, #0
 80013fa:	e764      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 80013fc:	2401      	movs	r4, #1
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 80013fe:	4620      	mov	r0, r4
 8001400:	e710      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001402:	2401      	movs	r4, #1
 8001404:	e75f      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001406:	2402      	movs	r4, #2
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001408:	4620      	mov	r0, r4
 800140a:	e70b      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800140c:	2402      	movs	r4, #2
 800140e:	e75a      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001410:	2403      	movs	r4, #3
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001412:	4620      	mov	r0, r4
 8001414:	e706      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001416:	2403      	movs	r4, #3
 8001418:	e755      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800141a:	2404      	movs	r4, #4
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800141c:	4620      	mov	r0, r4
 800141e:	e701      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001420:	2404      	movs	r4, #4
 8001422:	e750      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 8001424:	2405      	movs	r4, #5
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001426:	4620      	mov	r0, r4
 8001428:	e6fc      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 800142a:	2405      	movs	r4, #5
 800142c:	e74b      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800142e:	2406      	movs	r4, #6
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 8001430:	4620      	mov	r0, r4
 8001432:	e6f7      	b.n	8001224 <add_voice+0x58>
		if (op[0][i].note_value == note_value) {												//if the same note is active but released, reactivate it
 8001434:	2406      	movs	r4, #6
 8001436:	e746      	b.n	80012c6 <add_voice+0xfa>
 8001438:	2407      	movs	r4, #7
 800143a:	e744      	b.n	80012c6 <add_voice+0xfa>
		if (op[0][voice_index].note_value == (uint8_t)-1) {										//find unused voice
 800143c:	2407      	movs	r4, #7
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
 800143e:	4620      	mov	r0, r4
 8001440:	e6f0      	b.n	8001224 <add_voice+0x58>
 8001442:	bf00      	nop
 8001444:	200008c0 	.word	0x200008c0
 8001448:	20000aac 	.word	0x20000aac
 800144c:	20000aa8 	.word	0x20000aa8
 8001450:	20000ac0 	.word	0x20000ac0

08001454 <release_voice>:

void release_voice(uint8_t note_value) {
	uint8_t voice_index;
	for (voice_index = 0; voice_index < MAX_VOICES; voice_index++) {
		if (op[0][voice_index].note_value == note_value) {
 8001454:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <release_voice+0x78>)
 8001456:	781a      	ldrb	r2, [r3, #0]
 8001458:	4282      	cmp	r2, r0
 800145a:	d01a      	beq.n	8001492 <release_voice+0x3e>
 800145c:	7b9a      	ldrb	r2, [r3, #14]
 800145e:	4282      	cmp	r2, r0
 8001460:	d025      	beq.n	80014ae <release_voice+0x5a>
 8001462:	7f1a      	ldrb	r2, [r3, #28]
 8001464:	4282      	cmp	r2, r0
 8001466:	d024      	beq.n	80014b2 <release_voice+0x5e>
 8001468:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800146c:	4282      	cmp	r2, r0
 800146e:	d022      	beq.n	80014b6 <release_voice+0x62>
 8001470:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001474:	4282      	cmp	r2, r0
 8001476:	d020      	beq.n	80014ba <release_voice+0x66>
 8001478:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800147c:	4282      	cmp	r2, r0
 800147e:	d01e      	beq.n	80014be <release_voice+0x6a>
 8001480:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8001484:	4282      	cmp	r2, r0
 8001486:	d01c      	beq.n	80014c2 <release_voice+0x6e>
 8001488:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 800148c:	4282      	cmp	r2, r0
 800148e:	d01a      	beq.n	80014c6 <release_voice+0x72>
		return;
	}
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
		op[op_index][voice_index].adsr_state = RELEASE;
	}
}
 8001490:	4770      	bx	lr
		if (op[0][voice_index].note_value == note_value) {
 8001492:	2100      	movs	r1, #0
		op[op_index][voice_index].adsr_state = RELEASE;
 8001494:	2203      	movs	r2, #3
 8001496:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800149a:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800149e:	729a      	strb	r2, [r3, #10]
 80014a0:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
 80014a4:	f883 20ea 	strb.w	r2, [r3, #234]	; 0xea
 80014a8:	f883 215a 	strb.w	r2, [r3, #346]	; 0x15a
}
 80014ac:	4770      	bx	lr
		if (op[0][voice_index].note_value == note_value) {
 80014ae:	2101      	movs	r1, #1
 80014b0:	e7f0      	b.n	8001494 <release_voice+0x40>
 80014b2:	2102      	movs	r1, #2
 80014b4:	e7ee      	b.n	8001494 <release_voice+0x40>
 80014b6:	2103      	movs	r1, #3
 80014b8:	e7ec      	b.n	8001494 <release_voice+0x40>
 80014ba:	2104      	movs	r1, #4
 80014bc:	e7ea      	b.n	8001494 <release_voice+0x40>
 80014be:	2105      	movs	r1, #5
 80014c0:	e7e8      	b.n	8001494 <release_voice+0x40>
 80014c2:	2106      	movs	r1, #6
 80014c4:	e7e6      	b.n	8001494 <release_voice+0x40>
 80014c6:	2107      	movs	r1, #7
 80014c8:	e7e4      	b.n	8001494 <release_voice+0x40>
 80014ca:	bf00      	nop
 80014cc:	200008c0 	.word	0x200008c0

080014d0 <synth_sample>:

int16_t synth_sample() {
 80014d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int16_t output_volume = 0x0800;											//default output volume 2048
	if (--env_period == 0x00) {												//decrement and check envelope period
 80014d4:	4bc3      	ldr	r3, [pc, #780]	; (80017e4 <synth_sample+0x314>)
 80014d6:	881d      	ldrh	r5, [r3, #0]
 80014d8:	3d01      	subs	r5, #1
 80014da:	b2ad      	uxth	r5, r5
 80014dc:	bb2d      	cbnz	r5, 800152a <synth_sample+0x5a>
		env_period = ENV_MAX_PERIOD;											//reset envelope period
 80014de:	f240 5262 	movw	r2, #1378	; 0x562
	int16_t output_volume = 0x0800;											//default output volume 2048
 80014e2:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80014e6:	4cc0      	ldr	r4, [pc, #768]	; (80017e8 <synth_sample+0x318>)
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 80014e8:	f8df 930c 	ldr.w	r9, [pc, #780]	; 80017f8 <synth_sample+0x328>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 80014ec:	f8df 830c 	ldr.w	r8, [pc, #780]	; 80017fc <synth_sample+0x32c>
 80014f0:	4fbe      	ldr	r7, [pc, #760]	; (80017ec <synth_sample+0x31c>)
		env_period = ENV_MAX_PERIOD;											//reset envelope period
 80014f2:	801a      	strh	r2, [r3, #0]
		for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {//loop through all voices
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80014f4:	7823      	ldrb	r3, [r4, #0]
 80014f6:	b2e8      	uxtb	r0, r5
 80014f8:	2bff      	cmp	r3, #255	; 0xff
 80014fa:	d00e      	beq.n	800151a <synth_sample+0x4a>
		switch (op[op_index][voice_index].adsr_state) {
 80014fc:	7aa3      	ldrb	r3, [r4, #10]
 80014fe:	2b04      	cmp	r3, #4
 8001500:	f200 808d 	bhi.w	800161e <synth_sample+0x14e>
 8001504:	e8df f003 	tbb	[pc, r3]
 8001508:	588b6375 	.word	0x588b6375
 800150c:	03          	.byte	0x03
 800150d:	00          	.byte	0x00
static inline void delete_voice(uint8_t voice_index) { op[0][voice_index].note_value = -1; };
 800150e:	23ff      	movs	r3, #255	; 0xff
 8001510:	7023      	strb	r3, [r4, #0]
				cycle_envelope(voice_index);
				output_volume += modulate(voice_index);
 8001512:	f7ff fab3 	bl	8000a7c <modulate>
 8001516:	4406      	add	r6, r0
 8001518:	b236      	sxth	r6, r6
		for (uint8_t voice_index = 0; voice_index < MAX_VOICES; voice_index++) {//loop through all voices
 800151a:	3501      	adds	r5, #1
 800151c:	2d08      	cmp	r5, #8
 800151e:	f104 040e 	add.w	r4, r4, #14
 8001522:	d1e7      	bne.n	80014f4 <synth_sample+0x24>
				output_volume += modulate(voice_index);
			}
		}
	}
	return output_volume;
}
 8001524:	4630      	mov	r0, r6
 8001526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800152a:	4caf      	ldr	r4, [pc, #700]	; (80017e8 <synth_sample+0x318>)
	if (--env_period == 0x00) {												//decrement and check envelope period
 800152c:	801d      	strh	r5, [r3, #0]
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800152e:	7823      	ldrb	r3, [r4, #0]
 8001530:	2bff      	cmp	r3, #255	; 0xff
 8001532:	d16d      	bne.n	8001610 <synth_sample+0x140>
	int16_t output_volume = 0x0800;											//default output volume 2048
 8001534:	f44f 6600 	mov.w	r6, #2048	; 0x800
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001538:	7ba3      	ldrb	r3, [r4, #14]
 800153a:	2bff      	cmp	r3, #255	; 0xff
 800153c:	d004      	beq.n	8001548 <synth_sample+0x78>
				output_volume += modulate(voice_index);
 800153e:	2001      	movs	r0, #1
 8001540:	f7ff fa9c 	bl	8000a7c <modulate>
 8001544:	4406      	add	r6, r0
 8001546:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001548:	7f23      	ldrb	r3, [r4, #28]
 800154a:	2bff      	cmp	r3, #255	; 0xff
 800154c:	d004      	beq.n	8001558 <synth_sample+0x88>
				output_volume += modulate(voice_index);
 800154e:	2002      	movs	r0, #2
 8001550:	f7ff fa94 	bl	8000a7c <modulate>
 8001554:	4406      	add	r6, r0
 8001556:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 8001558:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 800155c:	2bff      	cmp	r3, #255	; 0xff
 800155e:	d004      	beq.n	800156a <synth_sample+0x9a>
				output_volume += modulate(voice_index);
 8001560:	2003      	movs	r0, #3
 8001562:	f7ff fa8b 	bl	8000a7c <modulate>
 8001566:	4406      	add	r6, r0
 8001568:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800156a:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800156e:	2bff      	cmp	r3, #255	; 0xff
 8001570:	d004      	beq.n	800157c <synth_sample+0xac>
				output_volume += modulate(voice_index);
 8001572:	2004      	movs	r0, #4
 8001574:	f7ff fa82 	bl	8000a7c <modulate>
 8001578:	4406      	add	r6, r0
 800157a:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800157c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8001580:	2bff      	cmp	r3, #255	; 0xff
 8001582:	d004      	beq.n	800158e <synth_sample+0xbe>
				output_volume += modulate(voice_index);
 8001584:	2005      	movs	r0, #5
 8001586:	f7ff fa79 	bl	8000a7c <modulate>
 800158a:	4406      	add	r6, r0
 800158c:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 800158e:	f894 3054 	ldrb.w	r3, [r4, #84]	; 0x54
 8001592:	2bff      	cmp	r3, #255	; 0xff
 8001594:	d004      	beq.n	80015a0 <synth_sample+0xd0>
				output_volume += modulate(voice_index);
 8001596:	2006      	movs	r0, #6
 8001598:	f7ff fa70 	bl	8000a7c <modulate>
 800159c:	4406      	add	r6, r0
 800159e:	b236      	sxth	r6, r6
			if (op[0][voice_index].note_value != (uint8_t)-1) {						//if the voice is active
 80015a0:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
 80015a4:	2bff      	cmp	r3, #255	; 0xff
 80015a6:	d0bd      	beq.n	8001524 <synth_sample+0x54>
				output_volume += modulate(voice_index);
 80015a8:	2007      	movs	r0, #7
 80015aa:	f7ff fa67 	bl	8000a7c <modulate>
 80015ae:	4406      	add	r6, r0
 80015b0:	b236      	sxth	r6, r6
}
 80015b2:	4630      	mov	r0, r6
 80015b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80015b8:	4a8d      	ldr	r2, [pc, #564]	; (80017f0 <synth_sample+0x320>)
 80015ba:	89a3      	ldrh	r3, [r4, #12]
 80015bc:	8812      	ldrh	r2, [r2, #0]
 80015be:	4293      	cmp	r3, r2
 80015c0:	f080 8136 	bcs.w	8001830 <synth_sample+0x360>
				op[op_index][voice_index].env_amp = 0;
 80015c4:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80015c6:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80015c8:	81a3      	strh	r3, [r4, #12]
				op[op_index][voice_index].adsr_state = SILENT;
 80015ca:	72a2      	strb	r2, [r4, #10]
 80015cc:	e028      	b.n	8001620 <synth_sample+0x150>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 80015ce:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 80015d2:	f8b8 1000 	ldrh.w	r1, [r8]
 80015d6:	783a      	ldrb	r2, [r7, #0]
 80015d8:	ebac 0e01 	sub.w	lr, ip, r1
 80015dc:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 80015e0:	ea4f 2302 	mov.w	r3, r2, lsl #8
 80015e4:	dd5f      	ble.n	80016a6 <synth_sample+0x1d6>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 80015e6:	458c      	cmp	ip, r1
 80015e8:	d35d      	bcc.n	80016a6 <synth_sample+0x1d6>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 80015ea:	fa1f f38e 	uxth.w	r3, lr
 80015ee:	81a3      	strh	r3, [r4, #12]
 80015f0:	e016      	b.n	8001620 <synth_sample+0x150>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80015f2:	4a80      	ldr	r2, [pc, #512]	; (80017f4 <synth_sample+0x324>)
 80015f4:	89a3      	ldrh	r3, [r4, #12]
 80015f6:	8812      	ldrh	r2, [r2, #0]
 80015f8:	4413      	add	r3, r2
 80015fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015fe:	f2c0 8114 	blt.w	800182a <synth_sample+0x35a>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001602:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 8001606:	2101      	movs	r1, #1
 8001608:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800160a:	81a2      	strh	r2, [r4, #12]
				op[op_index][voice_index].adsr_state = DECAY;
 800160c:	72a1      	strb	r1, [r4, #10]
 800160e:	e007      	b.n	8001620 <synth_sample+0x150>
				output_volume += modulate(voice_index);
 8001610:	2000      	movs	r0, #0
 8001612:	f7ff fa33 	bl	8000a7c <modulate>
 8001616:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800161a:	b236      	sxth	r6, r6
 800161c:	e78c      	b.n	8001538 <synth_sample+0x68>
 800161e:	89a3      	ldrh	r3, [r4, #12]
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001620:	f899 2000 	ldrb.w	r2, [r9]
 8001624:	0a1b      	lsrs	r3, r3, #8
 8001626:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 800162a:	f894 207a 	ldrb.w	r2, [r4, #122]	; 0x7a
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800162e:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 8001630:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001632:	7123      	strb	r3, [r4, #4]
		switch (op[op_index][voice_index].adsr_state) {
 8001634:	d05f      	beq.n	80016f6 <synth_sample+0x226>
 8001636:	2a03      	cmp	r2, #3
 8001638:	d04f      	beq.n	80016da <synth_sample+0x20a>
 800163a:	2a00      	cmp	r2, #0
 800163c:	d03b      	beq.n	80016b6 <synth_sample+0x1e6>
 800163e:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001642:	f899 2001 	ldrb.w	r2, [r9, #1]
 8001646:	0a1b      	lsrs	r3, r3, #8
 8001648:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 800164c:	f894 20ea 	ldrb.w	r2, [r4, #234]	; 0xea
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001650:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 8001652:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001654:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
		switch (op[op_index][voice_index].adsr_state) {
 8001658:	d06a      	beq.n	8001730 <synth_sample+0x260>
 800165a:	2a03      	cmp	r2, #3
 800165c:	f000 8096 	beq.w	800178c <synth_sample+0x2bc>
 8001660:	2a00      	cmp	r2, #0
 8001662:	f000 8082 	beq.w	800176a <synth_sample+0x29a>
 8001666:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800166a:	f899 2002 	ldrb.w	r2, [r9, #2]
 800166e:	0a1b      	lsrs	r3, r3, #8
 8001670:	fb02 f303 	mul.w	r3, r2, r3
		switch (op[op_index][voice_index].adsr_state) {
 8001674:	f894 215a 	ldrb.w	r2, [r4, #346]	; 0x15a
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001678:	11db      	asrs	r3, r3, #7
		switch (op[op_index][voice_index].adsr_state) {
 800167a:	2a01      	cmp	r2, #1
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 800167c:	f884 30e4 	strb.w	r3, [r4, #228]	; 0xe4
		switch (op[op_index][voice_index].adsr_state) {
 8001680:	f000 80be 	beq.w	8001800 <synth_sample+0x330>
 8001684:	2a03      	cmp	r2, #3
 8001686:	f000 809f 	beq.w	80017c8 <synth_sample+0x2f8>
 800168a:	2a00      	cmp	r2, #0
 800168c:	f000 808b 	beq.w	80017a6 <synth_sample+0x2d6>
 8001690:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
		op[op_index][voice_index].volume = ((uint8_t)(op[op_index][voice_index].env_amp >> 8) * op_amp[op_index]) >> MAX_VOLUME_BITS;
 8001694:	f899 2003 	ldrb.w	r2, [r9, #3]
 8001698:	0a1b      	lsrs	r3, r3, #8
 800169a:	fb02 f303 	mul.w	r3, r2, r3
 800169e:	11db      	asrs	r3, r3, #7
 80016a0:	f884 3154 	strb.w	r3, [r4, #340]	; 0x154
	for (uint8_t op_index = 0; op_index < MAX_OPERATORS; op_index++) {
 80016a4:	e735      	b.n	8001512 <synth_sample+0x42>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	81a3      	strh	r3, [r4, #12]
				if (op_sustain[op_index] == 0x00) {
 80016aa:	2a00      	cmp	r2, #0
 80016ac:	f040 80cd 	bne.w	800184a <synth_sample+0x37a>
					op[op_index][voice_index].adsr_state = SILENT;
 80016b0:	2204      	movs	r2, #4
 80016b2:	72a2      	strb	r2, [r4, #10]
 80016b4:	e7b4      	b.n	8001620 <synth_sample+0x150>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80016b6:	4a4f      	ldr	r2, [pc, #316]	; (80017f4 <synth_sample+0x324>)
 80016b8:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 80016bc:	8852      	ldrh	r2, [r2, #2]
 80016be:	4413      	add	r3, r2
 80016c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016c4:	f2c0 80bd 	blt.w	8001842 <synth_sample+0x372>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80016c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 80016cc:	2101      	movs	r1, #1
 80016ce:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80016d0:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = DECAY;
 80016d4:	f884 107a 	strb.w	r1, [r4, #122]	; 0x7a
 80016d8:	e7b3      	b.n	8001642 <synth_sample+0x172>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80016da:	4a45      	ldr	r2, [pc, #276]	; (80017f0 <synth_sample+0x320>)
 80016dc:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 80016e0:	8852      	ldrh	r2, [r2, #2]
 80016e2:	4293      	cmp	r3, r2
 80016e4:	f080 80a8 	bcs.w	8001838 <synth_sample+0x368>
				op[op_index][voice_index].env_amp = 0;
 80016e8:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80016ea:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80016ec:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
				op[op_index][voice_index].adsr_state = SILENT;
 80016f0:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 80016f4:	e7a5      	b.n	8001642 <synth_sample+0x172>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 80016f6:	f8b4 c07c 	ldrh.w	ip, [r4, #124]	; 0x7c
 80016fa:	f8b8 1002 	ldrh.w	r1, [r8, #2]
 80016fe:	787a      	ldrb	r2, [r7, #1]
 8001700:	ebac 0e01 	sub.w	lr, ip, r1
 8001704:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001708:	ea4f 2302 	mov.w	r3, r2, lsl #8
 800170c:	dd06      	ble.n	800171c <synth_sample+0x24c>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 800170e:	458c      	cmp	ip, r1
 8001710:	d304      	bcc.n	800171c <synth_sample+0x24c>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 8001712:	fa1f f38e 	uxth.w	r3, lr
 8001716:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 800171a:	e792      	b.n	8001642 <synth_sample+0x172>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 800171c:	b29b      	uxth	r3, r3
 800171e:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
				if (op_sustain[op_index] == 0x00) {
 8001722:	2a00      	cmp	r2, #0
 8001724:	f040 809d 	bne.w	8001862 <synth_sample+0x392>
					op[op_index][voice_index].adsr_state = SILENT;
 8001728:	2204      	movs	r2, #4
 800172a:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 800172e:	e788      	b.n	8001642 <synth_sample+0x172>
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 8001730:	f8b4 c0ec 	ldrh.w	ip, [r4, #236]	; 0xec
 8001734:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8001738:	78ba      	ldrb	r2, [r7, #2]
 800173a:	ebac 0e01 	sub.w	lr, ip, r1
 800173e:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001742:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001746:	dd06      	ble.n	8001756 <synth_sample+0x286>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 8001748:	458c      	cmp	ip, r1
 800174a:	d304      	bcc.n	8001756 <synth_sample+0x286>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 800174c:	fa1f f38e 	uxth.w	r3, lr
 8001750:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 8001754:	e789      	b.n	800166a <synth_sample+0x19a>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001756:	b29b      	uxth	r3, r3
 8001758:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
				if (op_sustain[op_index] == 0x00) {
 800175c:	2a00      	cmp	r2, #0
 800175e:	f040 8094 	bne.w	800188a <synth_sample+0x3ba>
					op[op_index][voice_index].adsr_state = SILENT;
 8001762:	2204      	movs	r2, #4
 8001764:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 8001768:	e77f      	b.n	800166a <synth_sample+0x19a>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 800176a:	4a22      	ldr	r2, [pc, #136]	; (80017f4 <synth_sample+0x324>)
 800176c:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
 8001770:	8892      	ldrh	r2, [r2, #4]
 8001772:	4413      	add	r3, r2
 8001774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001778:	db6f      	blt.n	800185a <synth_sample+0x38a>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 800177a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 800177e:	2101      	movs	r1, #1
 8001780:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 8001782:	f8a4 20ec 	strh.w	r2, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = DECAY;
 8001786:	f884 10ea 	strb.w	r1, [r4, #234]	; 0xea
 800178a:	e76e      	b.n	800166a <synth_sample+0x19a>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 800178c:	4a18      	ldr	r2, [pc, #96]	; (80017f0 <synth_sample+0x320>)
 800178e:	f8b4 30ec 	ldrh.w	r3, [r4, #236]	; 0xec
 8001792:	8892      	ldrh	r2, [r2, #4]
 8001794:	4293      	cmp	r3, r2
 8001796:	d25b      	bcs.n	8001850 <synth_sample+0x380>
				op[op_index][voice_index].env_amp = 0;
 8001798:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 800179a:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 800179c:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
				op[op_index][voice_index].adsr_state = SILENT;
 80017a0:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 80017a4:	e761      	b.n	800166a <synth_sample+0x19a>
			if (op[op_index][voice_index].env_amp + op_attack_inc[op_index] >= MAX_VOLUME << 8) {
 80017a6:	4a13      	ldr	r2, [pc, #76]	; (80017f4 <synth_sample+0x324>)
 80017a8:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 80017ac:	88d2      	ldrh	r2, [r2, #6]
 80017ae:	4413      	add	r3, r2
 80017b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b4:	db65      	blt.n	8001882 <synth_sample+0x3b2>
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80017b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
				op[op_index][voice_index].adsr_state = DECAY;
 80017ba:	2101      	movs	r1, #1
 80017bc:	4613      	mov	r3, r2
				op[op_index][voice_index].env_amp = MAX_VOLUME << 8;
 80017be:	f8a4 215c 	strh.w	r2, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = DECAY;
 80017c2:	f884 115a 	strb.w	r1, [r4, #346]	; 0x15a
 80017c6:	e765      	b.n	8001694 <synth_sample+0x1c4>
			if (op[op_index][voice_index].env_amp < op_release_inc[op_index]) {
 80017c8:	4a09      	ldr	r2, [pc, #36]	; (80017f0 <synth_sample+0x320>)
 80017ca:	f8b4 315c 	ldrh.w	r3, [r4, #348]	; 0x15c
 80017ce:	88d2      	ldrh	r2, [r2, #6]
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d251      	bcs.n	8001878 <synth_sample+0x3a8>
				op[op_index][voice_index].env_amp = 0;
 80017d4:	2300      	movs	r3, #0
				op[op_index][voice_index].adsr_state = SILENT;
 80017d6:	2204      	movs	r2, #4
				op[op_index][voice_index].env_amp = 0;
 80017d8:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
				op[op_index][voice_index].adsr_state = SILENT;
 80017dc:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 80017e0:	e758      	b.n	8001694 <synth_sample+0x1c4>
 80017e2:	bf00      	nop
 80017e4:	20000a86 	.word	0x20000a86
 80017e8:	200008c0 	.word	0x200008c0
 80017ec:	20000a80 	.word	0x20000a80
 80017f0:	20000a90 	.word	0x20000a90
 80017f4:	20000aac 	.word	0x20000aac
 80017f8:	20000a9c 	.word	0x20000a9c
 80017fc:	20000aa0 	.word	0x20000aa0
			if (op[op_index][voice_index].env_amp - op_decay_inc[op_index] <= (op_sustain[op_index] << 8)
 8001800:	f8b4 c15c 	ldrh.w	ip, [r4, #348]	; 0x15c
 8001804:	f8b8 1006 	ldrh.w	r1, [r8, #6]
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	ebac 0e01 	sub.w	lr, ip, r1
 800180e:	ebbe 2f02 	cmp.w	lr, r2, lsl #8
 8001812:	ea4f 2302 	mov.w	r3, r2, lsl #8
 8001816:	dc28      	bgt.n	800186a <synth_sample+0x39a>
				op[op_index][voice_index].env_amp = (op_sustain[op_index] << 8);
 8001818:	b29b      	uxth	r3, r3
 800181a:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
				if (op_sustain[op_index] == 0x00) {
 800181e:	2a00      	cmp	r2, #0
 8001820:	d037      	beq.n	8001892 <synth_sample+0x3c2>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 8001822:	2202      	movs	r2, #2
 8001824:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 8001828:	e734      	b.n	8001694 <synth_sample+0x1c4>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 800182a:	b29b      	uxth	r3, r3
 800182c:	81a3      	strh	r3, [r4, #12]
 800182e:	e6f7      	b.n	8001620 <synth_sample+0x150>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	b29b      	uxth	r3, r3
 8001834:	81a3      	strh	r3, [r4, #12]
 8001836:	e6f3      	b.n	8001620 <synth_sample+0x150>
 8001838:	1a9b      	subs	r3, r3, r2
 800183a:	b29b      	uxth	r3, r3
 800183c:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 8001840:	e6ff      	b.n	8001642 <synth_sample+0x172>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 8001842:	b29b      	uxth	r3, r3
 8001844:	f8a4 307c 	strh.w	r3, [r4, #124]	; 0x7c
 8001848:	e6fb      	b.n	8001642 <synth_sample+0x172>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 800184a:	2202      	movs	r2, #2
 800184c:	72a2      	strb	r2, [r4, #10]
 800184e:	e6e7      	b.n	8001620 <synth_sample+0x150>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 8001850:	1a9b      	subs	r3, r3, r2
 8001852:	b29b      	uxth	r3, r3
 8001854:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 8001858:	e707      	b.n	800166a <synth_sample+0x19a>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 800185a:	b29b      	uxth	r3, r3
 800185c:	f8a4 30ec 	strh.w	r3, [r4, #236]	; 0xec
 8001860:	e703      	b.n	800166a <synth_sample+0x19a>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 8001862:	2202      	movs	r2, #2
 8001864:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
 8001868:	e6eb      	b.n	8001642 <synth_sample+0x172>
					|| op[op_index][voice_index].env_amp < op_decay_inc[op_index]) {
 800186a:	458c      	cmp	ip, r1
 800186c:	d3d4      	bcc.n	8001818 <synth_sample+0x348>
				op[op_index][voice_index].env_amp -= op_decay_inc[op_index];
 800186e:	fa1f f38e 	uxth.w	r3, lr
 8001872:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 8001876:	e70d      	b.n	8001694 <synth_sample+0x1c4>
				op[op_index][voice_index].env_amp -= op_release_inc[op_index];
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	b29b      	uxth	r3, r3
 800187c:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 8001880:	e708      	b.n	8001694 <synth_sample+0x1c4>
				op[op_index][voice_index].env_amp += op_attack_inc[op_index];
 8001882:	b29b      	uxth	r3, r3
 8001884:	f8a4 315c 	strh.w	r3, [r4, #348]	; 0x15c
 8001888:	e704      	b.n	8001694 <synth_sample+0x1c4>
					op[op_index][voice_index].adsr_state = SUSTAIN;
 800188a:	2202      	movs	r2, #2
 800188c:	f884 20ea 	strb.w	r2, [r4, #234]	; 0xea
 8001890:	e6eb      	b.n	800166a <synth_sample+0x19a>
					op[op_index][voice_index].adsr_state = SILENT;
 8001892:	2204      	movs	r2, #4
 8001894:	f884 215a 	strb.w	r2, [r4, #346]	; 0x15a
 8001898:	e6fc      	b.n	8001694 <synth_sample+0x1c4>
 800189a:	bf00      	nop

0800189c <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <display_send_command>:
	display_send_command(DISPLAY_CMD_ENTRY | DISPLAY_BIT_ENTRY_INC);
	//turn on display
	display_send_command(DISPLAY_CMD_ON_OFF | DISPLAY_BIT_ON_DISPLAY | DISPLAY_BIT_ON_CURSOR);
}

void display_send_command(uint8_t cmd) {
 80018a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	display_i2c_write(data_LSB | DISPLAY_BIT_E);	//pull enable bit HIGH
	display_i2c_write(data_LSB);					//pull enable bit LOW
}

void display_i2c_write(uint8_t byte) {
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80018a2:	26ff      	movs	r6, #255	; 0xff
 80018a4:	4d27      	ldr	r5, [pc, #156]	; (8001944 <display_send_command+0xa4>)
void display_send_command(uint8_t cmd) {
 80018a6:	b085      	sub	sp, #20
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
 80018a8:	f020 070f 	bic.w	r7, r0, #15
 80018ac:	f047 0708 	orr.w	r7, r7, #8
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80018b0:	f10d 020f 	add.w	r2, sp, #15
 80018b4:	2301      	movs	r3, #1
 80018b6:	214e      	movs	r1, #78	; 0x4e
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80018b8:	0104      	lsls	r4, r0, #4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80018ba:	9600      	str	r6, [sp, #0]
 80018bc:	6828      	ldr	r0, [r5, #0]
 80018be:	f88d 700f 	strb.w	r7, [sp, #15]
 80018c2:	f001 fe05 	bl	80034d0 <HAL_I2C_Master_Transmit>
	display_i2c_write(cmd_MSB | DISPLAY_BIT_E);		//pull enable bit HIGH
 80018c6:	f047 0c04 	orr.w	ip, r7, #4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80018ca:	f10d 020f 	add.w	r2, sp, #15
 80018ce:	2301      	movs	r3, #1
 80018d0:	214e      	movs	r1, #78	; 0x4e
 80018d2:	6828      	ldr	r0, [r5, #0]
 80018d4:	9600      	str	r6, [sp, #0]
 80018d6:	f88d c00f 	strb.w	ip, [sp, #15]
 80018da:	f001 fdf9 	bl	80034d0 <HAL_I2C_Master_Transmit>
 80018de:	f10d 020f 	add.w	r2, sp, #15
 80018e2:	2301      	movs	r3, #1
 80018e4:	214e      	movs	r1, #78	; 0x4e
 80018e6:	6828      	ldr	r0, [r5, #0]
 80018e8:	9600      	str	r6, [sp, #0]
 80018ea:	f88d 700f 	strb.w	r7, [sp, #15]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80018ee:	f044 0408 	orr.w	r4, r4, #8
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80018f2:	f001 fded 	bl	80034d0 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);									//wait 5 ms
 80018f6:	2005      	movs	r0, #5
 80018f8:	f001 f9a6 	bl	8002c48 <HAL_Delay>
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80018fc:	b2e4      	uxtb	r4, r4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 80018fe:	f10d 020f 	add.w	r2, sp, #15
 8001902:	2301      	movs	r3, #1
 8001904:	214e      	movs	r1, #78	; 0x4e
 8001906:	6828      	ldr	r0, [r5, #0]
 8001908:	9600      	str	r6, [sp, #0]
 800190a:	f88d 400f 	strb.w	r4, [sp, #15]
	display_i2c_write(cmd_LSB | DISPLAY_BIT_E);		//pull enable bit HIGH
 800190e:	f044 0704 	orr.w	r7, r4, #4
	HAL_I2C_Master_Transmit(display_i2c, DISPLAY_ADDR_I2C_WRITE, &byte, 1, 0xFF);
 8001912:	f001 fddd 	bl	80034d0 <HAL_I2C_Master_Transmit>
 8001916:	f10d 020f 	add.w	r2, sp, #15
 800191a:	2301      	movs	r3, #1
 800191c:	214e      	movs	r1, #78	; 0x4e
 800191e:	6828      	ldr	r0, [r5, #0]
 8001920:	9600      	str	r6, [sp, #0]
 8001922:	f88d 700f 	strb.w	r7, [sp, #15]
 8001926:	f001 fdd3 	bl	80034d0 <HAL_I2C_Master_Transmit>
 800192a:	2301      	movs	r3, #1
 800192c:	214e      	movs	r1, #78	; 0x4e
 800192e:	6828      	ldr	r0, [r5, #0]
 8001930:	9600      	str	r6, [sp, #0]
 8001932:	f10d 020f 	add.w	r2, sp, #15
 8001936:	f88d 400f 	strb.w	r4, [sp, #15]
 800193a:	f001 fdc9 	bl	80034d0 <HAL_I2C_Master_Transmit>
}
 800193e:	b005      	add	sp, #20
 8001940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001942:	bf00      	nop
 8001944:	20000b24 	.word	0x20000b24

08001948 <init_display>:
void init_display(I2C_HandleTypeDef* hi2c) {
 8001948:	4602      	mov	r2, r0
 800194a:	b508      	push	{r3, lr}
	display_i2c = hi2c;
 800194c:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <init_display+0x30>)
	display_send_command(init_4_bit_cmd);
 800194e:	2033      	movs	r0, #51	; 0x33
	display_i2c = hi2c;
 8001950:	601a      	str	r2, [r3, #0]
	display_send_command(init_4_bit_cmd);
 8001952:	f7ff ffa5 	bl	80018a0 <display_send_command>
	display_send_command(init_4_bit_cmd);
 8001956:	2032      	movs	r0, #50	; 0x32
 8001958:	f7ff ffa2 	bl	80018a0 <display_send_command>
	display_send_command(DISPLAY_CMD_FUNC |  DISPLAY_BIT_FUNC_DOUBLE);
 800195c:	2028      	movs	r0, #40	; 0x28
 800195e:	f7ff ff9f 	bl	80018a0 <display_send_command>
	display_send_command(DISPLAY_CMD_CLEAR);
 8001962:	2001      	movs	r0, #1
 8001964:	f7ff ff9c 	bl	80018a0 <display_send_command>
	display_send_command(DISPLAY_CMD_ENTRY | DISPLAY_BIT_ENTRY_INC);
 8001968:	2006      	movs	r0, #6
 800196a:	f7ff ff99 	bl	80018a0 <display_send_command>
}
 800196e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	display_send_command(DISPLAY_CMD_ON_OFF | DISPLAY_BIT_ON_DISPLAY | DISPLAY_BIT_ON_CURSOR);
 8001972:	200e      	movs	r0, #14
 8001974:	f7ff bf94 	b.w	80018a0 <display_send_command>
 8001978:	20000b24 	.word	0x20000b24

0800197c <display_i2c_dma_write>:
}

void display_i2c_dma_write(uint8_t* buffer, uint8_t size) {
 800197c:	b410      	push	{r4}
	HAL_I2C_Master_Transmit_DMA(display_i2c, DISPLAY_ADDR_I2C_WRITE, buffer, size);
 800197e:	4c04      	ldr	r4, [pc, #16]	; (8001990 <display_i2c_dma_write+0x14>)
void display_i2c_dma_write(uint8_t* buffer, uint8_t size) {
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
	HAL_I2C_Master_Transmit_DMA(display_i2c, DISPLAY_ADDR_I2C_WRITE, buffer, size);
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	214e      	movs	r1, #78	; 0x4e
}
 8001988:	bc10      	pop	{r4}
	HAL_I2C_Master_Transmit_DMA(display_i2c, DISPLAY_ADDR_I2C_WRITE, buffer, size);
 800198a:	f001 beed 	b.w	8003768 <HAL_I2C_Master_Transmit_DMA>
 800198e:	bf00      	nop
 8001990:	20000b24 	.word	0x20000b24

08001994 <display_convert_cmd>:

void display_convert_cmd(uint8_t cmd, uint8_t* buffer, uint8_t* pos){
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
	*(buffer + (*pos)++) = cmd_MSB;
 8001994:	7813      	ldrb	r3, [r2, #0]
void display_convert_cmd(uint8_t cmd, uint8_t* buffer, uint8_t* pos){
 8001996:	b470      	push	{r4, r5, r6}
	uint8_t cmd_MSB = (cmd & 0xF0) | DISPLAY_BIT_BACKLIGHT;
 8001998:	f020 040f 	bic.w	r4, r0, #15
 800199c:	f044 0408 	orr.w	r4, r4, #8
	*(buffer + (*pos)++) = cmd_MSB;
 80019a0:	1c5d      	adds	r5, r3, #1
 80019a2:	7015      	strb	r5, [r2, #0]
 80019a4:	54cc      	strb	r4, [r1, r3]
	*(buffer + (*pos)++) = cmd_MSB | DISPLAY_BIT_E;
 80019a6:	7813      	ldrb	r3, [r2, #0]
 80019a8:	f044 0504 	orr.w	r5, r4, #4
 80019ac:	1c5e      	adds	r6, r3, #1
 80019ae:	7016      	strb	r6, [r2, #0]
 80019b0:	54cd      	strb	r5, [r1, r3]
	*(buffer + (*pos)++) = cmd_MSB;
 80019b2:	7815      	ldrb	r5, [r2, #0]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80019b4:	0103      	lsls	r3, r0, #4
	*(buffer + (*pos)++) = cmd_MSB;
 80019b6:	1c68      	adds	r0, r5, #1
 80019b8:	7010      	strb	r0, [r2, #0]
 80019ba:	554c      	strb	r4, [r1, r5]
	*(buffer + (*pos)++) = cmd_LSB;
 80019bc:	7810      	ldrb	r0, [r2, #0]
	uint8_t cmd_LSB = (cmd << 4) | DISPLAY_BIT_BACKLIGHT;
 80019be:	f043 0308 	orr.w	r3, r3, #8
 80019c2:	b2db      	uxtb	r3, r3
	*(buffer + (*pos)++) = cmd_LSB;
 80019c4:	1c44      	adds	r4, r0, #1
 80019c6:	7014      	strb	r4, [r2, #0]
 80019c8:	540b      	strb	r3, [r1, r0]
	*(buffer + (*pos)++) = cmd_LSB | DISPLAY_BIT_E;
 80019ca:	7810      	ldrb	r0, [r2, #0]
 80019cc:	f043 0404 	orr.w	r4, r3, #4
 80019d0:	1c45      	adds	r5, r0, #1
 80019d2:	7015      	strb	r5, [r2, #0]
 80019d4:	540c      	strb	r4, [r1, r0]
	*(buffer + (*pos)++) = cmd_LSB;
 80019d6:	7810      	ldrb	r0, [r2, #0]
 80019d8:	1c44      	adds	r4, r0, #1
 80019da:	7014      	strb	r4, [r2, #0]
 80019dc:	540b      	strb	r3, [r1, r0]
}
 80019de:	bc70      	pop	{r4, r5, r6}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop

080019e4 <display_convert_data>:

void display_convert_data(uint8_t data, uint8_t* buffer, uint8_t* pos) {
	uint8_t data_MSB = (data & 0xF0) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
	*(buffer + (*pos)++) = data_MSB;
 80019e4:	7813      	ldrb	r3, [r2, #0]
void display_convert_data(uint8_t data, uint8_t* buffer, uint8_t* pos) {
 80019e6:	b470      	push	{r4, r5, r6}
	uint8_t data_MSB = (data & 0xF0) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 80019e8:	f020 040f 	bic.w	r4, r0, #15
 80019ec:	f044 0409 	orr.w	r4, r4, #9
	*(buffer + (*pos)++) = data_MSB;
 80019f0:	1c5d      	adds	r5, r3, #1
 80019f2:	7015      	strb	r5, [r2, #0]
 80019f4:	54cc      	strb	r4, [r1, r3]
	*(buffer + (*pos)++) = data_MSB | DISPLAY_BIT_E;
 80019f6:	7813      	ldrb	r3, [r2, #0]
 80019f8:	f044 0504 	orr.w	r5, r4, #4
 80019fc:	1c5e      	adds	r6, r3, #1
 80019fe:	7016      	strb	r6, [r2, #0]
 8001a00:	54cd      	strb	r5, [r1, r3]
	*(buffer + (*pos)++) = data_MSB;
 8001a02:	7815      	ldrb	r5, [r2, #0]
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 8001a04:	0103      	lsls	r3, r0, #4
	*(buffer + (*pos)++) = data_MSB;
 8001a06:	1c68      	adds	r0, r5, #1
 8001a08:	7010      	strb	r0, [r2, #0]
 8001a0a:	554c      	strb	r4, [r1, r5]
	*(buffer + (*pos)++) = data_LSB;
 8001a0c:	7810      	ldrb	r0, [r2, #0]
	uint8_t data_LSB = (data << 4) | DISPLAY_BIT_RS | DISPLAY_BIT_BACKLIGHT;
 8001a0e:	f043 0309 	orr.w	r3, r3, #9
 8001a12:	b2db      	uxtb	r3, r3
	*(buffer + (*pos)++) = data_LSB;
 8001a14:	1c44      	adds	r4, r0, #1
 8001a16:	7014      	strb	r4, [r2, #0]
 8001a18:	540b      	strb	r3, [r1, r0]
	*(buffer + (*pos)++) = data_LSB | DISPLAY_BIT_E;
 8001a1a:	7810      	ldrb	r0, [r2, #0]
 8001a1c:	f043 0404 	orr.w	r4, r3, #4
 8001a20:	1c45      	adds	r5, r0, #1
 8001a22:	7015      	strb	r5, [r2, #0]
 8001a24:	540c      	strb	r4, [r1, r0]
	*(buffer + (*pos)++) = data_LSB;
 8001a26:	7810      	ldrb	r0, [r2, #0]
 8001a28:	1c44      	adds	r4, r0, #1
 8001a2a:	7014      	strb	r4, [r2, #0]
 8001a2c:	540b      	strb	r3, [r1, r0]
}
 8001a2e:	bc70      	pop	{r4, r5, r6}
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop

08001a34 <input_invalid>:
	fsm_transition_table[present_state][i].transition_task();			//execute associated transition function
	present_state = fsm_transition_table[present_state][i].next_state;	//update state
}

void input_invalid() {
}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop

08001a38 <change_inc_dec>:

void change_inc_dec() {
	if (inc_dec == INC_DEC_DEFAULT) {
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <change_inc_dec+0x10>)
 8001a3a:	781a      	ldrb	r2, [r3, #0]
 8001a3c:	2a01      	cmp	r2, #1
		inc_dec = INC_DEC_ALT;
	}
	else {
		inc_dec = INC_DEC_DEFAULT;
 8001a3e:	bf0c      	ite	eq
 8001a40:	2208      	moveq	r2, #8
 8001a42:	2201      	movne	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
	}
}
 8001a46:	4770      	bx	lr
 8001a48:	20000b20 	.word	0x20000b20

08001a4c <select_menu_amp>:

void select_menu_amp() {
	display_i2c_dma_write(ui_menu_amp_converted, UI_STRING_CONVERTED_SIZE);
 8001a4c:	21cc      	movs	r1, #204	; 0xcc
 8001a4e:	4801      	ldr	r0, [pc, #4]	; (8001a54 <select_menu_amp+0x8>)
 8001a50:	f7ff bf94 	b.w	800197c <display_i2c_dma_write>
 8001a54:	20000ddc 	.word	0x20000ddc

08001a58 <select_menu_ratio>:
}

void select_menu_ratio() {
	display_i2c_dma_write(ui_menu_ratio_converted, UI_STRING_CONVERTED_SIZE);
 8001a58:	21cc      	movs	r1, #204	; 0xcc
 8001a5a:	4801      	ldr	r0, [pc, #4]	; (8001a60 <select_menu_ratio+0x8>)
 8001a5c:	f7ff bf8e 	b.w	800197c <display_i2c_dma_write>
 8001a60:	200012a4 	.word	0x200012a4

08001a64 <select_menu_detune>:
}
void select_menu_detune() {
	display_i2c_dma_write(ui_menu_detune_converted, UI_STRING_CONVERTED_SIZE);
 8001a64:	21cc      	movs	r1, #204	; 0xcc
 8001a66:	4801      	ldr	r0, [pc, #4]	; (8001a6c <select_menu_detune+0x8>)
 8001a68:	f7ff bf88 	b.w	800197c <display_i2c_dma_write>
 8001a6c:	20001414 	.word	0x20001414

08001a70 <select_menu_env>:
}

void select_menu_env() {
	display_i2c_dma_write(ui_menu_env_converted, UI_STRING_CONVERTED_SIZE);
 8001a70:	21cc      	movs	r1, #204	; 0xcc
 8001a72:	4801      	ldr	r0, [pc, #4]	; (8001a78 <select_menu_env+0x8>)
 8001a74:	f7ff bf82 	b.w	800197c <display_i2c_dma_write>
 8001a78:	20000ea8 	.word	0x20000ea8

08001a7c <select_menu_algo>:
}

void select_menu_algo() {
	display_i2c_dma_write(ui_menu_algo_converted, UI_STRING_CONVERTED_SIZE);
 8001a7c:	21cc      	movs	r1, #204	; 0xcc
 8001a7e:	4801      	ldr	r0, [pc, #4]	; (8001a84 <select_menu_algo+0x8>)
 8001a80:	f7ff bf7c 	b.w	800197c <display_i2c_dma_write>
 8001a84:	20000f74 	.word	0x20000f74

08001a88 <select_menu_instr>:
}

void select_menu_instr() {
	display_i2c_dma_write(ui_menu_instr_converted, UI_STRING_CONVERTED_SIZE);
 8001a88:	21cc      	movs	r1, #204	; 0xcc
 8001a8a:	4801      	ldr	r0, [pc, #4]	; (8001a90 <select_menu_instr+0x8>)
 8001a8c:	f7ff bf76 	b.w	800197c <display_i2c_dma_write>
 8001a90:	20001104 	.word	0x20001104

08001a94 <enter_menu_env>:
	}
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
}

void display_update_menu_env() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001a94:	2300      	movs	r3, #0
void enter_menu_env() {
 8001a96:	b570      	push	{r4, r5, r6, lr}
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001a98:	4911      	ldr	r1, [pc, #68]	; (8001ae0 <enter_menu_env+0x4c>)
 8001a9a:	4a12      	ldr	r2, [pc, #72]	; (8001ae4 <enter_menu_env+0x50>)
 8001a9c:	7809      	ldrb	r1, [r1, #0]
void enter_menu_env() {
 8001a9e:	b086      	sub	sp, #24
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001aa0:	ad02      	add	r5, sp, #8
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001aa2:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001aa6:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001aa8:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001aac:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001ab0:	732b      	strb	r3, [r5, #12]
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001ab2:	f003 fb67 	bl	8005184 <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001ab6:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < 4; i++) {
		display_convert_data(
 8001ab8:	4e0b      	ldr	r6, [pc, #44]	; (8001ae8 <enter_menu_env+0x54>)
 8001aba:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001abc:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001ac0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001ac4:	4631      	mov	r1, r6
 8001ac6:	f10d 0203 	add.w	r2, sp, #3
 8001aca:	f7ff ff8b 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001ace:	42ac      	cmp	r4, r5
 8001ad0:	d1f6      	bne.n	8001ac0 <enter_menu_env+0x2c>
			params[i], ui_menu_env_op_converted, &index
		);
	}
	display_i2c_dma_write(ui_menu_env_op_converted, UI_STRING_CONVERTED_SIZE);
 8001ad2:	21cc      	movs	r1, #204	; 0xcc
 8001ad4:	4804      	ldr	r0, [pc, #16]	; (8001ae8 <enter_menu_env+0x54>)
 8001ad6:	f7ff ff51 	bl	800197c <display_i2c_dma_write>
}
 8001ada:	b006      	add	sp, #24
 8001adc:	bd70      	pop	{r4, r5, r6, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000bf9 	.word	0x20000bf9
 8001ae4:	20000004 	.word	0x20000004
 8001ae8:	20000b28 	.word	0x20000b28

08001aec <inc_menu_env_op>:
void inc_menu_env_op() {
 8001aec:	b570      	push	{r4, r5, r6, lr}
	if (++fsm_env_op == MAX_OPERATORS) {
 8001aee:	4a16      	ldr	r2, [pc, #88]	; (8001b48 <inc_menu_env_op+0x5c>)
void inc_menu_env_op() {
 8001af0:	b086      	sub	sp, #24
	if (++fsm_env_op == MAX_OPERATORS) {
 8001af2:	7813      	ldrb	r3, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001af4:	ad02      	add	r5, sp, #8
	if (++fsm_env_op == MAX_OPERATORS) {
 8001af6:	3301      	adds	r3, #1
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b04      	cmp	r3, #4
		fsm_env_op = 0x00;
 8001afc:	bf05      	ittet	eq
 8001afe:	2100      	moveq	r1, #0
 8001b00:	460b      	moveq	r3, r1
	if (++fsm_env_op == MAX_OPERATORS) {
 8001b02:	7013      	strbne	r3, [r2, #0]
		fsm_env_op = 0x00;
 8001b04:	7011      	strbeq	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001b06:	2200      	movs	r2, #0
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001b08:	4910      	ldr	r1, [pc, #64]	; (8001b4c <inc_menu_env_op+0x60>)
 8001b0a:	a801      	add	r0, sp, #4
 8001b0c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001b10:	e9cd 2201 	strd	r2, r2, [sp, #4]
 8001b14:	e9c5 2201 	strd	r2, r2, [r5, #4]
 8001b18:	732a      	strb	r2, [r5, #12]
	strcat(params, HEX_TO_STRING[fsm_env_op]);
 8001b1a:	f003 fb33 	bl	8005184 <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001b1e:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001b20:	4e0b      	ldr	r6, [pc, #44]	; (8001b50 <inc_menu_env_op+0x64>)
 8001b22:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001b24:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001b28:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001b2c:	4631      	mov	r1, r6
 8001b2e:	f10d 0203 	add.w	r2, sp, #3
 8001b32:	f7ff ff57 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001b36:	42ac      	cmp	r4, r5
 8001b38:	d1f6      	bne.n	8001b28 <inc_menu_env_op+0x3c>
	display_i2c_dma_write(ui_menu_env_op_converted, UI_STRING_CONVERTED_SIZE);
 8001b3a:	21cc      	movs	r1, #204	; 0xcc
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <inc_menu_env_op+0x64>)
 8001b3e:	f7ff ff1d 	bl	800197c <display_i2c_dma_write>
}
 8001b42:	b006      	add	sp, #24
 8001b44:	bd70      	pop	{r4, r5, r6, pc}
 8001b46:	bf00      	nop
 8001b48:	20000bf9 	.word	0x20000bf9
 8001b4c:	20000004 	.word	0x20000004
 8001b50:	20000b28 	.word	0x20000b28

08001b54 <enter_menu_algo>:
	}
	display_i2c_dma_write(ui_set_env_converted, UI_STRING_CONVERTED_SIZE);
}

void display_update_menu_algo() {
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001b54:	2300      	movs	r3, #0
void enter_menu_algo() {
 8001b56:	b570      	push	{r4, r5, r6, lr}
	temp[0] = algo;
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <enter_menu_algo+0x50>)
 8001b5a:	4813      	ldr	r0, [pc, #76]	; (8001ba8 <enter_menu_algo+0x54>)
 8001b5c:	7812      	ldrb	r2, [r2, #0]
	strcat(params, HEX_TO_STRING[algo]);
 8001b5e:	4913      	ldr	r1, [pc, #76]	; (8001bac <enter_menu_algo+0x58>)
void enter_menu_algo() {
 8001b60:	b086      	sub	sp, #24
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001b62:	ad02      	add	r5, sp, #8
	temp[0] = algo;
 8001b64:	7002      	strb	r2, [r0, #0]
	strcat(params, HEX_TO_STRING[algo]);
 8001b66:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001b6a:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001b6c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001b70:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001b74:	732b      	strb	r3, [r5, #12]
	strcat(params, HEX_TO_STRING[algo]);
 8001b76:	f003 fb05 	bl	8005184 <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001b7a:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < 4; i++) {
		display_convert_data(
 8001b7c:	4e0c      	ldr	r6, [pc, #48]	; (8001bb0 <enter_menu_algo+0x5c>)
 8001b7e:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001b80:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001b84:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001b88:	4631      	mov	r1, r6
 8001b8a:	f10d 0203 	add.w	r2, sp, #3
 8001b8e:	f7ff ff29 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001b92:	42ac      	cmp	r4, r5
 8001b94:	d1f6      	bne.n	8001b84 <enter_menu_algo+0x30>
			params[i], ui_set_algo_converted, &index
		);
	}
	display_i2c_dma_write(ui_set_algo_converted, UI_STRING_CONVERTED_SIZE);
 8001b96:	21cc      	movs	r1, #204	; 0xcc
 8001b98:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <enter_menu_algo+0x5c>)
 8001b9a:	f7ff feef 	bl	800197c <display_i2c_dma_write>
}
 8001b9e:	b006      	add	sp, #24
 8001ba0:	bd70      	pop	{r4, r5, r6, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000a84 	.word	0x20000a84
 8001ba8:	20000bf4 	.word	0x20000bf4
 8001bac:	20000004 	.word	0x20000004
 8001bb0:	200011d8 	.word	0x200011d8

08001bb4 <temp_set_algo>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001bb4:	2300      	movs	r3, #0
void temp_set_algo() {
 8001bb6:	b570      	push	{r4, r5, r6, lr}
	temp[0] = algo;
 8001bb8:	4a13      	ldr	r2, [pc, #76]	; (8001c08 <temp_set_algo+0x54>)
	uint8_t temp2 = temp[0];
 8001bba:	4c14      	ldr	r4, [pc, #80]	; (8001c0c <temp_set_algo+0x58>)
	temp[0] = algo;
 8001bbc:	7815      	ldrb	r5, [r2, #0]
	uint8_t temp2 = temp[0];
 8001bbe:	7820      	ldrb	r0, [r4, #0]
	strcat(params, HEX_TO_STRING[algo]);
 8001bc0:	4913      	ldr	r1, [pc, #76]	; (8001c10 <temp_set_algo+0x5c>)
void temp_set_algo() {
 8001bc2:	b086      	sub	sp, #24
	temp[0] = algo;
 8001bc4:	7025      	strb	r5, [r4, #0]
	strcat(params, HEX_TO_STRING[algo]);
 8001bc6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001bca:	ad02      	add	r5, sp, #8
	algo = temp2;
 8001bcc:	7010      	strb	r0, [r2, #0]
	strcat(params, HEX_TO_STRING[algo]);
 8001bce:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001bd0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001bd4:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001bd8:	732b      	strb	r3, [r5, #12]
	strcat(params, HEX_TO_STRING[algo]);
 8001bda:	f003 fad3 	bl	8005184 <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001bde:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001be0:	4e0c      	ldr	r6, [pc, #48]	; (8001c14 <temp_set_algo+0x60>)
 8001be2:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001be4:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001be8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001bec:	4631      	mov	r1, r6
 8001bee:	f10d 0203 	add.w	r2, sp, #3
 8001bf2:	f7ff fef7 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001bf6:	42ac      	cmp	r4, r5
 8001bf8:	d1f6      	bne.n	8001be8 <temp_set_algo+0x34>
	display_i2c_dma_write(ui_set_algo_converted, UI_STRING_CONVERTED_SIZE);
 8001bfa:	21cc      	movs	r1, #204	; 0xcc
 8001bfc:	4805      	ldr	r0, [pc, #20]	; (8001c14 <temp_set_algo+0x60>)
 8001bfe:	f7ff febd 	bl	800197c <display_i2c_dma_write>
}
 8001c02:	b006      	add	sp, #24
 8001c04:	bd70      	pop	{r4, r5, r6, pc}
 8001c06:	bf00      	nop
 8001c08:	20000a84 	.word	0x20000a84
 8001c0c:	20000bf4 	.word	0x20000bf4
 8001c10:	20000004 	.word	0x20000004
 8001c14:	200011d8 	.word	0x200011d8

08001c18 <inc_set_algo>:
void inc_set_algo() {
 8001c18:	b570      	push	{r4, r5, r6, lr}
	if (++algo == (MAX_ALGO + 1)) {
 8001c1a:	4a16      	ldr	r2, [pc, #88]	; (8001c74 <inc_set_algo+0x5c>)
void inc_set_algo() {
 8001c1c:	b086      	sub	sp, #24
	if (++algo == (MAX_ALGO + 1)) {
 8001c1e:	7813      	ldrb	r3, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c20:	ad02      	add	r5, sp, #8
	if (++algo == (MAX_ALGO + 1)) {
 8001c22:	3301      	adds	r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b0c      	cmp	r3, #12
		algo = 0x00;
 8001c28:	bf05      	ittet	eq
 8001c2a:	2100      	moveq	r1, #0
 8001c2c:	460b      	moveq	r3, r1
	if (++algo == (MAX_ALGO + 1)) {
 8001c2e:	7013      	strbne	r3, [r2, #0]
		algo = 0x00;
 8001c30:	7011      	strbeq	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c32:	2200      	movs	r2, #0
	strcat(params, HEX_TO_STRING[algo]);
 8001c34:	4910      	ldr	r1, [pc, #64]	; (8001c78 <inc_set_algo+0x60>)
 8001c36:	a801      	add	r0, sp, #4
 8001c38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c3c:	e9cd 2201 	strd	r2, r2, [sp, #4]
 8001c40:	e9c5 2201 	strd	r2, r2, [r5, #4]
 8001c44:	732a      	strb	r2, [r5, #12]
	strcat(params, HEX_TO_STRING[algo]);
 8001c46:	f003 fa9d 	bl	8005184 <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001c4a:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001c4c:	4e0b      	ldr	r6, [pc, #44]	; (8001c7c <inc_set_algo+0x64>)
 8001c4e:	ac01      	add	r4, sp, #4
	uint8_t index = SECOND_LINE_START_INDEX;
 8001c50:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8001c54:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001c58:	4631      	mov	r1, r6
 8001c5a:	f10d 0203 	add.w	r2, sp, #3
 8001c5e:	f7ff fec1 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < 4; i++) {
 8001c62:	42ac      	cmp	r4, r5
 8001c64:	d1f6      	bne.n	8001c54 <inc_set_algo+0x3c>
	display_i2c_dma_write(ui_set_algo_converted, UI_STRING_CONVERTED_SIZE);
 8001c66:	21cc      	movs	r1, #204	; 0xcc
 8001c68:	4804      	ldr	r0, [pc, #16]	; (8001c7c <inc_set_algo+0x64>)
 8001c6a:	f7ff fe87 	bl	800197c <display_i2c_dma_write>
}
 8001c6e:	b006      	add	sp, #24
 8001c70:	bd70      	pop	{r4, r5, r6, pc}
 8001c72:	bf00      	nop
 8001c74:	20000a84 	.word	0x20000a84
 8001c78:	20000004 	.word	0x20000004
 8001c7c:	200011d8 	.word	0x200011d8

08001c80 <enter_menu_amp>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c80:	2300      	movs	r3, #0
		temp[i] = op_amp[i];
 8001c82:	4a17      	ldr	r2, [pc, #92]	; (8001ce0 <enter_menu_amp+0x60>)
void enter_menu_amp() {
 8001c84:	b570      	push	{r4, r5, r6, lr}
 8001c86:	4614      	mov	r4, r2
 8001c88:	b086      	sub	sp, #24
		temp[i] = op_amp[i];
 8001c8a:	6811      	ldr	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c8c:	e9cd 3301 	strd	r3, r3, [sp, #4]
		temp[i] = op_amp[i];
 8001c90:	4a14      	ldr	r2, [pc, #80]	; (8001ce4 <enter_menu_amp+0x64>)
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c92:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001c96:	4e14      	ldr	r6, [pc, #80]	; (8001ce8 <enter_menu_amp+0x68>)
		temp[i] = op_amp[i];
 8001c98:	6011      	str	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001c9a:	1d25      	adds	r5, r4, #4
 8001c9c:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8001ca0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001ca4:	a801      	add	r0, sp, #4
 8001ca6:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001caa:	f003 fa5c 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001cae:	42a5      	cmp	r5, r4
 8001cb0:	d1f6      	bne.n	8001ca0 <enter_menu_amp+0x20>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001cb2:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001cb4:	4e0d      	ldr	r6, [pc, #52]	; (8001cec <enter_menu_amp+0x6c>)
 8001cb6:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001cba:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001cbe:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001cc2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001cc6:	4631      	mov	r1, r6
 8001cc8:	f10d 0203 	add.w	r2, sp, #3
 8001ccc:	f7ff fe8a 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001cd0:	42a5      	cmp	r5, r4
 8001cd2:	d1f6      	bne.n	8001cc2 <enter_menu_amp+0x42>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001cd4:	21cc      	movs	r1, #204	; 0xcc
 8001cd6:	4805      	ldr	r0, [pc, #20]	; (8001cec <enter_menu_amp+0x6c>)
 8001cd8:	f7ff fe50 	bl	800197c <display_i2c_dma_write>
}
 8001cdc:	b006      	add	sp, #24
 8001cde:	bd70      	pop	{r4, r5, r6, pc}
 8001ce0:	20000a9c 	.word	0x20000a9c
 8001ce4:	20000bf4 	.word	0x20000bf4
 8001ce8:	20000004 	.word	0x20000004
 8001cec:	20000bfc 	.word	0x20000bfc

08001cf0 <enter_menu_ratio>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001cf0:	2300      	movs	r3, #0
		temp[i] = op_ratio[i];
 8001cf2:	4a17      	ldr	r2, [pc, #92]	; (8001d50 <enter_menu_ratio+0x60>)
void enter_menu_ratio() {
 8001cf4:	b570      	push	{r4, r5, r6, lr}
 8001cf6:	4614      	mov	r4, r2
 8001cf8:	b086      	sub	sp, #24
		temp[i] = op_ratio[i];
 8001cfa:	6811      	ldr	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001cfc:	e9cd 3301 	strd	r3, r3, [sp, #4]
		temp[i] = op_ratio[i];
 8001d00:	4a14      	ldr	r2, [pc, #80]	; (8001d54 <enter_menu_ratio+0x64>)
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d02:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001d06:	4e14      	ldr	r6, [pc, #80]	; (8001d58 <enter_menu_ratio+0x68>)
		temp[i] = op_ratio[i];
 8001d08:	6011      	str	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d0a:	1d25      	adds	r5, r4, #4
 8001d0c:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING_RATIO[op_ratio[op]]);
 8001d10:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001d14:	a801      	add	r0, sp, #4
 8001d16:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001d1a:	f003 fa24 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001d1e:	42a5      	cmp	r5, r4
 8001d20:	d1f6      	bne.n	8001d10 <enter_menu_ratio+0x20>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d22:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001d24:	4e0d      	ldr	r6, [pc, #52]	; (8001d5c <enter_menu_ratio+0x6c>)
 8001d26:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d2a:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001d2e:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001d32:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001d36:	4631      	mov	r1, r6
 8001d38:	f10d 0203 	add.w	r2, sp, #3
 8001d3c:	f7ff fe52 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001d40:	42a5      	cmp	r5, r4
 8001d42:	d1f6      	bne.n	8001d32 <enter_menu_ratio+0x42>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001d44:	21cc      	movs	r1, #204	; 0xcc
 8001d46:	4805      	ldr	r0, [pc, #20]	; (8001d5c <enter_menu_ratio+0x6c>)
 8001d48:	f7ff fe18 	bl	800197c <display_i2c_dma_write>
}
 8001d4c:	b006      	add	sp, #24
 8001d4e:	bd70      	pop	{r4, r5, r6, pc}
 8001d50:	20000ac0 	.word	0x20000ac0
 8001d54:	20000bf4 	.word	0x20000bf4
 8001d58:	20000608 	.word	0x20000608
 8001d5c:	20000bfc 	.word	0x20000bfc

08001d60 <enter_menu_detune>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d60:	2300      	movs	r3, #0
		temp[i] = op_detune[i];
 8001d62:	4a18      	ldr	r2, [pc, #96]	; (8001dc4 <enter_menu_detune+0x64>)
void enter_menu_detune() {
 8001d64:	b570      	push	{r4, r5, r6, lr}
 8001d66:	4614      	mov	r4, r2
 8001d68:	b086      	sub	sp, #24
		temp[i] = op_detune[i];
 8001d6a:	6811      	ldr	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d6c:	e9cd 3301 	strd	r3, r3, [sp, #4]
		temp[i] = op_detune[i];
 8001d70:	4a15      	ldr	r2, [pc, #84]	; (8001dc8 <enter_menu_detune+0x68>)
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d72:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001d76:	4e15      	ldr	r6, [pc, #84]	; (8001dcc <enter_menu_detune+0x6c>)
		temp[i] = op_detune[i];
 8001d78:	6011      	str	r1, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001d7a:	1d25      	adds	r5, r4, #4
 8001d7c:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING_DETUNE[(uint8_t)op_detune[op]]);
 8001d80:	f914 3b01 	ldrsb.w	r3, [r4], #1
 8001d84:	a801      	add	r0, sp, #4
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001d8c:	f003 f9eb 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001d90:	42a5      	cmp	r5, r4
 8001d92:	d1f5      	bne.n	8001d80 <enter_menu_detune+0x20>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d94:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001d96:	4e0e      	ldr	r6, [pc, #56]	; (8001dd0 <enter_menu_detune+0x70>)
 8001d98:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001d9c:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001da0:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001da4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001da8:	4631      	mov	r1, r6
 8001daa:	f10d 0203 	add.w	r2, sp, #3
 8001dae:	f7ff fe19 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001db2:	42ac      	cmp	r4, r5
 8001db4:	d1f6      	bne.n	8001da4 <enter_menu_detune+0x44>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001db6:	21cc      	movs	r1, #204	; 0xcc
 8001db8:	4805      	ldr	r0, [pc, #20]	; (8001dd0 <enter_menu_detune+0x70>)
 8001dba:	f7ff fddf 	bl	800197c <display_i2c_dma_write>
}
 8001dbe:	b006      	add	sp, #24
 8001dc0:	bd70      	pop	{r4, r5, r6, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000aa8 	.word	0x20000aa8
 8001dc8:	20000bf4 	.word	0x20000bf4
 8001dcc:	20000208 	.word	0x20000208
 8001dd0:	20000bfc 	.word	0x20000bfc

08001dd4 <enter_menu_instr>:
}

void display_update_menu_instr() {
	uint8_t index = SECOND_LINE_START_INDEX - (4*6);	//index set on first line, 15th position
 8001dd4:	2154      	movs	r1, #84	; 0x54
void enter_menu_instr() {
 8001dd6:	b570      	push	{r4, r5, r6, lr}
	display_convert_data(
		*HEX_TO_STRING[instrument], ui_set_instr_converted, &index
 8001dd8:	4c1a      	ldr	r4, [pc, #104]	; (8001e44 <enter_menu_instr+0x70>)
 8001dda:	4b1b      	ldr	r3, [pc, #108]	; (8001e48 <enter_menu_instr+0x74>)
 8001ddc:	7822      	ldrb	r2, [r4, #0]
void enter_menu_instr() {
 8001dde:	b086      	sub	sp, #24
	display_convert_data(
 8001de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
	uint8_t index = SECOND_LINE_START_INDEX - (4*6);	//index set on first line, 15th position
 8001de4:	f88d 1003 	strb.w	r1, [sp, #3]
	display_convert_data(
 8001de8:	7818      	ldrb	r0, [r3, #0]
 8001dea:	4918      	ldr	r1, [pc, #96]	; (8001e4c <enter_menu_instr+0x78>)
 8001dec:	f10d 0203 	add.w	r2, sp, #3
 8001df0:	f7ff fdf8 	bl	80019e4 <display_convert_data>
	);

	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001df4:	2300      	movs	r3, #0
	strcat(params, instruments[instrument].name);
 8001df6:	7822      	ldrb	r2, [r4, #0]
 8001df8:	4915      	ldr	r1, [pc, #84]	; (8001e50 <enter_menu_instr+0x7c>)
 8001dfa:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8001dfe:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001e02:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001e04:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001e08:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001e0c:	f88d 3014 	strb.w	r3, [sp, #20]
	strcat(params, instruments[instrument].name);
 8001e10:	f003 f9b8 	bl	8005184 <strcpy>
	index = SECOND_LINE_START_INDEX;
 8001e14:	236c      	movs	r3, #108	; 0x6c
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
		display_convert_data(
 8001e16:	4e0d      	ldr	r6, [pc, #52]	; (8001e4c <enter_menu_instr+0x78>)
 8001e18:	f10d 0403 	add.w	r4, sp, #3
	index = SECOND_LINE_START_INDEX;
 8001e1c:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001e20:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001e24:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001e28:	4631      	mov	r1, r6
 8001e2a:	f10d 0203 	add.w	r2, sp, #3
 8001e2e:	f7ff fdd9 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001e32:	42ac      	cmp	r4, r5
 8001e34:	d1f6      	bne.n	8001e24 <enter_menu_instr+0x50>
			params[i], ui_set_instr_converted, &index
		);
	}
	display_i2c_dma_write(ui_set_instr_converted, UI_STRING_CONVERTED_SIZE);
 8001e36:	21cc      	movs	r1, #204	; 0xcc
 8001e38:	4804      	ldr	r0, [pc, #16]	; (8001e4c <enter_menu_instr+0x78>)
 8001e3a:	f7ff fd9f 	bl	800197c <display_i2c_dma_write>
}
 8001e3e:	b006      	add	sp, #24
 8001e40:	bd70      	pop	{r4, r5, r6, pc}
 8001e42:	bf00      	nop
 8001e44:	20000ac4 	.word	0x20000ac4
 8001e48:	20000004 	.word	0x20000004
 8001e4c:	20000ccc 	.word	0x20000ccc
 8001e50:	08006540 	.word	0x08006540

08001e54 <temp_set_detune>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001e54:	2300      	movs	r3, #0
		temp[i] = op_detune[i];
 8001e56:	4a19      	ldr	r2, [pc, #100]	; (8001ebc <temp_set_detune+0x68>)
void temp_set_detune() {
 8001e58:	b570      	push	{r4, r5, r6, lr}
 8001e5a:	4614      	mov	r4, r2
		uint8_t temp2 = temp[i];
 8001e5c:	4918      	ldr	r1, [pc, #96]	; (8001ec0 <temp_set_detune+0x6c>)
void temp_set_detune() {
 8001e5e:	b086      	sub	sp, #24
		uint8_t temp2 = temp[i];
 8001e60:	680d      	ldr	r5, [r1, #0]
		temp[i] = op_detune[i];
 8001e62:	6810      	ldr	r0, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001e64:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001e68:	4e16      	ldr	r6, [pc, #88]	; (8001ec4 <temp_set_detune+0x70>)
		op_detune[i] = temp2;
 8001e6a:	6015      	str	r5, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001e6c:	9301      	str	r3, [sp, #4]
		temp[i] = op_detune[i];
 8001e6e:	6008      	str	r0, [r1, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001e70:	1d15      	adds	r5, r2, #4
 8001e72:	9304      	str	r3, [sp, #16]
 8001e74:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING_DETUNE[(uint8_t)op_detune[op]]);
 8001e78:	f914 3b01 	ldrsb.w	r3, [r4], #1
 8001e7c:	a801      	add	r0, sp, #4
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001e84:	f003 f96f 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001e88:	42ac      	cmp	r4, r5
 8001e8a:	d1f5      	bne.n	8001e78 <temp_set_detune+0x24>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001e8c:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001e8e:	4e0e      	ldr	r6, [pc, #56]	; (8001ec8 <temp_set_detune+0x74>)
 8001e90:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001e94:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001e98:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001e9c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001ea0:	4631      	mov	r1, r6
 8001ea2:	f10d 0203 	add.w	r2, sp, #3
 8001ea6:	f7ff fd9d 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001eaa:	42a5      	cmp	r5, r4
 8001eac:	d1f6      	bne.n	8001e9c <temp_set_detune+0x48>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001eae:	21cc      	movs	r1, #204	; 0xcc
 8001eb0:	4805      	ldr	r0, [pc, #20]	; (8001ec8 <temp_set_detune+0x74>)
 8001eb2:	f7ff fd63 	bl	800197c <display_i2c_dma_write>
}
 8001eb6:	b006      	add	sp, #24
 8001eb8:	bd70      	pop	{r4, r5, r6, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000aa8 	.word	0x20000aa8
 8001ec0:	20000bf4 	.word	0x20000bf4
 8001ec4:	20000208 	.word	0x20000208
 8001ec8:	20000bfc 	.word	0x20000bfc

08001ecc <temp_set_amp>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001ecc:	2300      	movs	r3, #0
		temp[i] = op_amp[i];
 8001ece:	4a18      	ldr	r2, [pc, #96]	; (8001f30 <temp_set_amp+0x64>)
void temp_set_amp() {
 8001ed0:	b570      	push	{r4, r5, r6, lr}
 8001ed2:	4614      	mov	r4, r2
		uint8_t temp2 = temp[i];
 8001ed4:	4917      	ldr	r1, [pc, #92]	; (8001f34 <temp_set_amp+0x68>)
void temp_set_amp() {
 8001ed6:	b086      	sub	sp, #24
		uint8_t temp2 = temp[i];
 8001ed8:	680d      	ldr	r5, [r1, #0]
		temp[i] = op_amp[i];
 8001eda:	6810      	ldr	r0, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001edc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001ee0:	4e15      	ldr	r6, [pc, #84]	; (8001f38 <temp_set_amp+0x6c>)
		op_amp[i] = temp2;
 8001ee2:	6015      	str	r5, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001ee4:	9301      	str	r3, [sp, #4]
		temp[i] = op_amp[i];
 8001ee6:	6008      	str	r0, [r1, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001ee8:	1d15      	adds	r5, r2, #4
 8001eea:	9304      	str	r3, [sp, #16]
 8001eec:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8001ef0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001ef4:	a801      	add	r0, sp, #4
 8001ef6:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001efa:	f003 f934 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001efe:	42ac      	cmp	r4, r5
 8001f00:	d1f6      	bne.n	8001ef0 <temp_set_amp+0x24>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001f02:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001f04:	4e0d      	ldr	r6, [pc, #52]	; (8001f3c <temp_set_amp+0x70>)
 8001f06:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001f0a:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001f0e:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001f12:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001f16:	4631      	mov	r1, r6
 8001f18:	f10d 0203 	add.w	r2, sp, #3
 8001f1c:	f7ff fd62 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001f20:	42a5      	cmp	r5, r4
 8001f22:	d1f6      	bne.n	8001f12 <temp_set_amp+0x46>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001f24:	21cc      	movs	r1, #204	; 0xcc
 8001f26:	4805      	ldr	r0, [pc, #20]	; (8001f3c <temp_set_amp+0x70>)
 8001f28:	f7ff fd28 	bl	800197c <display_i2c_dma_write>
}
 8001f2c:	b006      	add	sp, #24
 8001f2e:	bd70      	pop	{r4, r5, r6, pc}
 8001f30:	20000a9c 	.word	0x20000a9c
 8001f34:	20000bf4 	.word	0x20000bf4
 8001f38:	20000004 	.word	0x20000004
 8001f3c:	20000bfc 	.word	0x20000bfc

08001f40 <temp_set_ratio>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001f40:	2300      	movs	r3, #0
		temp[i] = op_ratio[i];
 8001f42:	4a18      	ldr	r2, [pc, #96]	; (8001fa4 <temp_set_ratio+0x64>)
void temp_set_ratio() {
 8001f44:	b570      	push	{r4, r5, r6, lr}
 8001f46:	4614      	mov	r4, r2
		uint8_t temp2 = temp[i];
 8001f48:	4917      	ldr	r1, [pc, #92]	; (8001fa8 <temp_set_ratio+0x68>)
void temp_set_ratio() {
 8001f4a:	b086      	sub	sp, #24
		uint8_t temp2 = temp[i];
 8001f4c:	680d      	ldr	r5, [r1, #0]
		temp[i] = op_ratio[i];
 8001f4e:	6810      	ldr	r0, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001f50:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001f54:	4e15      	ldr	r6, [pc, #84]	; (8001fac <temp_set_ratio+0x6c>)
		op_ratio[i] = temp2;
 8001f56:	6015      	str	r5, [r2, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001f58:	9301      	str	r3, [sp, #4]
		temp[i] = op_ratio[i];
 8001f5a:	6008      	str	r0, [r1, #0]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001f5c:	1d15      	adds	r5, r2, #4
 8001f5e:	9304      	str	r3, [sp, #16]
 8001f60:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING_RATIO[op_ratio[op]]);
 8001f64:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001f68:	a801      	add	r0, sp, #4
 8001f6a:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001f6e:	f003 f8fa 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001f72:	42ac      	cmp	r4, r5
 8001f74:	d1f6      	bne.n	8001f64 <temp_set_ratio+0x24>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001f76:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001f78:	4e0d      	ldr	r6, [pc, #52]	; (8001fb0 <temp_set_ratio+0x70>)
 8001f7a:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001f7e:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001f82:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8001f86:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001f8a:	4631      	mov	r1, r6
 8001f8c:	f10d 0203 	add.w	r2, sp, #3
 8001f90:	f7ff fd28 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8001f94:	42a5      	cmp	r5, r4
 8001f96:	d1f6      	bne.n	8001f86 <temp_set_ratio+0x46>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8001f98:	21cc      	movs	r1, #204	; 0xcc
 8001f9a:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <temp_set_ratio+0x70>)
 8001f9c:	f7ff fcee 	bl	800197c <display_i2c_dma_write>
}
 8001fa0:	b006      	add	sp, #24
 8001fa2:	bd70      	pop	{r4, r5, r6, pc}
 8001fa4:	20000ac0 	.word	0x20000ac0
 8001fa8:	20000bf4 	.word	0x20000bf4
 8001fac:	20000608 	.word	0x20000608
 8001fb0:	20000bfc 	.word	0x20000bfc

08001fb4 <inc_set_amp>:
void inc_set_amp() {
 8001fb4:	b570      	push	{r4, r5, r6, lr}
	op_amp[fsm_op] += inc_dec;
 8001fb6:	4b1b      	ldr	r3, [pc, #108]	; (8002024 <inc_set_amp+0x70>)
 8001fb8:	491b      	ldr	r1, [pc, #108]	; (8002028 <inc_set_amp+0x74>)
 8001fba:	781a      	ldrb	r2, [r3, #0]
 8001fbc:	481b      	ldr	r0, [pc, #108]	; (800202c <inc_set_amp+0x78>)
 8001fbe:	5c8b      	ldrb	r3, [r1, r2]
 8001fc0:	7800      	ldrb	r0, [r0, #0]
void inc_set_amp() {
 8001fc2:	b086      	sub	sp, #24
	op_amp[fsm_op] += inc_dec;
 8001fc4:	4403      	add	r3, r0
 8001fc6:	b2db      	uxtb	r3, r3
	if (op_amp[fsm_op] > MAX_VOLUME) {
 8001fc8:	2b80      	cmp	r3, #128	; 0x80
		op_amp[fsm_op] = MAX_VOLUME;
 8001fca:	bf88      	it	hi
 8001fcc:	2380      	movhi	r3, #128	; 0x80
 8001fce:	548b      	strb	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	4c15      	ldr	r4, [pc, #84]	; (8002028 <inc_set_amp+0x74>)
 8001fd4:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001fd8:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001fdc:	4e14      	ldr	r6, [pc, #80]	; (8002030 <inc_set_amp+0x7c>)
 8001fde:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001fe2:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8001fe4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001fe8:	a801      	add	r0, sp, #4
 8001fea:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001fee:	f003 f8ba 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8001ff2:	42ac      	cmp	r4, r5
 8001ff4:	d1f6      	bne.n	8001fe4 <inc_set_amp+0x30>
	uint8_t index = SECOND_LINE_START_INDEX;
 8001ff6:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8001ff8:	4e0e      	ldr	r6, [pc, #56]	; (8002034 <inc_set_amp+0x80>)
 8001ffa:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8001ffe:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002002:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8002006:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800200a:	4631      	mov	r1, r6
 800200c:	f10d 0203 	add.w	r2, sp, #3
 8002010:	f7ff fce8 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002014:	42a5      	cmp	r5, r4
 8002016:	d1f6      	bne.n	8002006 <inc_set_amp+0x52>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8002018:	21cc      	movs	r1, #204	; 0xcc
 800201a:	4806      	ldr	r0, [pc, #24]	; (8002034 <inc_set_amp+0x80>)
 800201c:	f7ff fcae 	bl	800197c <display_i2c_dma_write>
}
 8002020:	b006      	add	sp, #24
 8002022:	bd70      	pop	{r4, r5, r6, pc}
 8002024:	20000ac8 	.word	0x20000ac8
 8002028:	20000a9c 	.word	0x20000a9c
 800202c:	20000b20 	.word	0x20000b20
 8002030:	20000004 	.word	0x20000004
 8002034:	20000bfc 	.word	0x20000bfc

08002038 <dec_set_amp>:
void dec_set_amp() {
 8002038:	b570      	push	{r4, r5, r6, lr}
	op_amp[fsm_op] -= inc_dec;
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <dec_set_amp+0x70>)
 800203c:	491b      	ldr	r1, [pc, #108]	; (80020ac <dec_set_amp+0x74>)
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	481b      	ldr	r0, [pc, #108]	; (80020b0 <dec_set_amp+0x78>)
 8002042:	5c8b      	ldrb	r3, [r1, r2]
 8002044:	7800      	ldrb	r0, [r0, #0]
void dec_set_amp() {
 8002046:	b086      	sub	sp, #24
	op_amp[fsm_op] -= inc_dec;
 8002048:	1a1b      	subs	r3, r3, r0
 800204a:	b2db      	uxtb	r3, r3
	if (op_amp[fsm_op] > MAX_VOLUME) {
 800204c:	2b80      	cmp	r3, #128	; 0x80
		op_amp[fsm_op] = 0x00;
 800204e:	bf88      	it	hi
 8002050:	2300      	movhi	r3, #0
 8002052:	548b      	strb	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8002054:	2300      	movs	r3, #0
 8002056:	4c15      	ldr	r4, [pc, #84]	; (80020ac <dec_set_amp+0x74>)
 8002058:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800205c:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002060:	4e14      	ldr	r6, [pc, #80]	; (80020b4 <dec_set_amp+0x7c>)
 8002062:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8002066:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING[op_amp[op]]);
 8002068:	f814 3b01 	ldrb.w	r3, [r4], #1
 800206c:	a801      	add	r0, sp, #4
 800206e:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8002072:	f003 f878 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8002076:	42ac      	cmp	r4, r5
 8002078:	d1f6      	bne.n	8002068 <dec_set_amp+0x30>
	uint8_t index = SECOND_LINE_START_INDEX;
 800207a:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 800207c:	4e0e      	ldr	r6, [pc, #56]	; (80020b8 <dec_set_amp+0x80>)
 800207e:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8002082:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002086:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 800208a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800208e:	4631      	mov	r1, r6
 8002090:	f10d 0203 	add.w	r2, sp, #3
 8002094:	f7ff fca6 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002098:	42a5      	cmp	r5, r4
 800209a:	d1f6      	bne.n	800208a <dec_set_amp+0x52>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 800209c:	21cc      	movs	r1, #204	; 0xcc
 800209e:	4806      	ldr	r0, [pc, #24]	; (80020b8 <dec_set_amp+0x80>)
 80020a0:	f7ff fc6c 	bl	800197c <display_i2c_dma_write>
}
 80020a4:	b006      	add	sp, #24
 80020a6:	bd70      	pop	{r4, r5, r6, pc}
 80020a8:	20000ac8 	.word	0x20000ac8
 80020ac:	20000a9c 	.word	0x20000a9c
 80020b0:	20000b20 	.word	0x20000b20
 80020b4:	20000004 	.word	0x20000004
 80020b8:	20000bfc 	.word	0x20000bfc

080020bc <inc_set_detune>:
void inc_set_detune() {
 80020bc:	b570      	push	{r4, r5, r6, lr}
	if ((uint8_t)op_detune[fsm_op] > MAX_POS_DETUNE) {	//detune is negative
 80020be:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <inc_set_detune+0x78>)
 80020c0:	481d      	ldr	r0, [pc, #116]	; (8002138 <inc_set_detune+0x7c>)
 80020c2:	7819      	ldrb	r1, [r3, #0]
		op_detune[fsm_op] += inc_dec;
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <inc_set_detune+0x80>)
	if ((uint8_t)op_detune[fsm_op] > MAX_POS_DETUNE) {	//detune is negative
 80020c6:	5642      	ldrsb	r2, [r0, r1]
		op_detune[fsm_op] += inc_dec;
 80020c8:	781b      	ldrb	r3, [r3, #0]
	if ((uint8_t)op_detune[fsm_op] > MAX_POS_DETUNE) {	//detune is negative
 80020ca:	2a00      	cmp	r2, #0
void inc_set_detune() {
 80020cc:	b086      	sub	sp, #24
		op_detune[fsm_op] += inc_dec;
 80020ce:	4413      	add	r3, r2
	if ((uint8_t)op_detune[fsm_op] > MAX_POS_DETUNE) {	//detune is negative
 80020d0:	db03      	blt.n	80020da <inc_set_detune+0x1e>
		op_detune[fsm_op] += inc_dec;
 80020d2:	b25b      	sxtb	r3, r3
		if ((uint8_t)op_detune[fsm_op] > MAX_POS_DETUNE) {
 80020d4:	2b00      	cmp	r3, #0
			op_detune[fsm_op] = MAX_POS_DETUNE;
 80020d6:	bfb8      	it	lt
 80020d8:	237f      	movlt	r3, #127	; 0x7f
 80020da:	5443      	strb	r3, [r0, r1]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 80020dc:	2300      	movs	r3, #0
 80020de:	4c16      	ldr	r4, [pc, #88]	; (8002138 <inc_set_detune+0x7c>)
 80020e0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80020e4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80020e8:	4e15      	ldr	r6, [pc, #84]	; (8002140 <inc_set_detune+0x84>)
 80020ea:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 80020ee:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING_DETUNE[(uint8_t)op_detune[op]]);
 80020f0:	f914 3b01 	ldrsb.w	r3, [r4], #1
 80020f4:	a801      	add	r0, sp, #4
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80020fc:	f003 f833 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 8002100:	42a5      	cmp	r5, r4
 8002102:	d1f5      	bne.n	80020f0 <inc_set_detune+0x34>
	uint8_t index = SECOND_LINE_START_INDEX;
 8002104:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8002106:	4e0f      	ldr	r6, [pc, #60]	; (8002144 <inc_set_detune+0x88>)
 8002108:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 800210c:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002110:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8002114:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8002118:	4631      	mov	r1, r6
 800211a:	f10d 0203 	add.w	r2, sp, #3
 800211e:	f7ff fc61 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002122:	42a5      	cmp	r5, r4
 8002124:	d1f6      	bne.n	8002114 <inc_set_detune+0x58>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8002126:	21cc      	movs	r1, #204	; 0xcc
 8002128:	4806      	ldr	r0, [pc, #24]	; (8002144 <inc_set_detune+0x88>)
 800212a:	f7ff fc27 	bl	800197c <display_i2c_dma_write>
}
 800212e:	b006      	add	sp, #24
 8002130:	bd70      	pop	{r4, r5, r6, pc}
 8002132:	bf00      	nop
 8002134:	20000ac8 	.word	0x20000ac8
 8002138:	20000aa8 	.word	0x20000aa8
 800213c:	20000b20 	.word	0x20000b20
 8002140:	20000208 	.word	0x20000208
 8002144:	20000bfc 	.word	0x20000bfc

08002148 <dec_set_detune>:
void dec_set_detune() {
 8002148:	b570      	push	{r4, r5, r6, lr}
	if ((uint8_t)op_detune[fsm_op] < MAX_NEG_DETUNE) {	//detune is positive
 800214a:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <dec_set_detune+0x78>)
 800214c:	491d      	ldr	r1, [pc, #116]	; (80021c4 <dec_set_detune+0x7c>)
 800214e:	781a      	ldrb	r2, [r3, #0]
		op_detune[fsm_op] -= inc_dec;
 8002150:	481d      	ldr	r0, [pc, #116]	; (80021c8 <dec_set_detune+0x80>)
	if ((uint8_t)op_detune[fsm_op] < MAX_NEG_DETUNE) {	//detune is positive
 8002152:	568b      	ldrsb	r3, [r1, r2]
		op_detune[fsm_op] -= inc_dec;
 8002154:	7800      	ldrb	r0, [r0, #0]
	if ((uint8_t)op_detune[fsm_op] < MAX_NEG_DETUNE) {	//detune is positive
 8002156:	2b00      	cmp	r3, #0
void dec_set_detune() {
 8002158:	b086      	sub	sp, #24
		op_detune[fsm_op] -= inc_dec;
 800215a:	eba3 0300 	sub.w	r3, r3, r0
	if ((uint8_t)op_detune[fsm_op] < MAX_NEG_DETUNE) {	//detune is positive
 800215e:	da03      	bge.n	8002168 <dec_set_detune+0x20>
		op_detune[fsm_op] -= inc_dec;
 8002160:	b25b      	sxtb	r3, r3
		if ((uint8_t)op_detune[fsm_op] < MAX_NEG_DETUNE) {
 8002162:	2b00      	cmp	r3, #0
			op_detune[fsm_op] = MAX_NEG_DETUNE;
 8002164:	bfa8      	it	ge
 8002166:	2380      	movge	r3, #128	; 0x80
 8002168:	548b      	strb	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800216a:	2300      	movs	r3, #0
 800216c:	4c15      	ldr	r4, [pc, #84]	; (80021c4 <dec_set_detune+0x7c>)
 800216e:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8002172:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002176:	4e15      	ldr	r6, [pc, #84]	; (80021cc <dec_set_detune+0x84>)
 8002178:	f88d 3014 	strb.w	r3, [sp, #20]
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 800217c:	1d25      	adds	r5, r4, #4
		strcat(params, HEX_TO_STRING_DETUNE[(uint8_t)op_detune[op]]);
 800217e:	f914 3b01 	ldrsb.w	r3, [r4], #1
 8002182:	a801      	add	r0, sp, #4
 8002184:	b2db      	uxtb	r3, r3
 8002186:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800218a:	f002 ffec 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 800218e:	42a5      	cmp	r5, r4
 8002190:	d1f5      	bne.n	800217e <dec_set_detune+0x36>
	uint8_t index = SECOND_LINE_START_INDEX;
 8002192:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8002194:	4e0e      	ldr	r6, [pc, #56]	; (80021d0 <dec_set_detune+0x88>)
 8002196:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 800219a:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 800219e:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 80021a2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80021a6:	4631      	mov	r1, r6
 80021a8:	f10d 0203 	add.w	r2, sp, #3
 80021ac:	f7ff fc1a 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 80021b0:	42a5      	cmp	r5, r4
 80021b2:	d1f6      	bne.n	80021a2 <dec_set_detune+0x5a>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 80021b4:	21cc      	movs	r1, #204	; 0xcc
 80021b6:	4806      	ldr	r0, [pc, #24]	; (80021d0 <dec_set_detune+0x88>)
 80021b8:	f7ff fbe0 	bl	800197c <display_i2c_dma_write>
}
 80021bc:	b006      	add	sp, #24
 80021be:	bd70      	pop	{r4, r5, r6, pc}
 80021c0:	20000ac8 	.word	0x20000ac8
 80021c4:	20000aa8 	.word	0x20000aa8
 80021c8:	20000b20 	.word	0x20000b20
 80021cc:	20000208 	.word	0x20000208
 80021d0:	20000bfc 	.word	0x20000bfc

080021d4 <inc_set_ratio>:
void inc_set_ratio() {
 80021d4:	b570      	push	{r4, r5, r6, lr}
	if (inc_dec == INC_DEC_DEFAULT) {
 80021d6:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <inc_set_ratio+0x7c>)
		op_ratio[fsm_op] += 0x01;
 80021d8:	491e      	ldr	r1, [pc, #120]	; (8002254 <inc_set_ratio+0x80>)
	if (inc_dec == INC_DEC_DEFAULT) {
 80021da:	781b      	ldrb	r3, [r3, #0]
void inc_set_ratio() {
 80021dc:	b086      	sub	sp, #24
	if (inc_dec == INC_DEC_DEFAULT) {
 80021de:	2b01      	cmp	r3, #1
		op_ratio[fsm_op] += 0x01;
 80021e0:	4b1d      	ldr	r3, [pc, #116]	; (8002258 <inc_set_ratio+0x84>)
 80021e2:	4c1c      	ldr	r4, [pc, #112]	; (8002254 <inc_set_ratio+0x80>)
 80021e4:	781a      	ldrb	r2, [r3, #0]
 80021e6:	4e1d      	ldr	r6, [pc, #116]	; (800225c <inc_set_ratio+0x88>)
 80021e8:	5c8b      	ldrb	r3, [r1, r2]
 80021ea:	f104 0504 	add.w	r5, r4, #4
 80021ee:	bf0c      	ite	eq
 80021f0:	3301      	addeq	r3, #1
		op_ratio[fsm_op] += 0x10;
 80021f2:	3310      	addne	r3, #16
 80021f4:	b2db      	uxtb	r3, r3
	if (op_ratio[fsm_op] > MAX_RATIO) {
 80021f6:	2b80      	cmp	r3, #128	; 0x80
		op_ratio[fsm_op] += 0x10;
 80021f8:	548b      	strb	r3, [r1, r2]
		op_ratio[fsm_op] = MAX_RATIO;
 80021fa:	bf84      	itt	hi
 80021fc:	2380      	movhi	r3, #128	; 0x80
 80021fe:	548b      	strbhi	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8002200:	2300      	movs	r3, #0
 8002202:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8002206:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800220a:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING_RATIO[op_ratio[op]]);
 800220e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002212:	a801      	add	r0, sp, #4
 8002214:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8002218:	f002 ffa5 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 800221c:	42ac      	cmp	r4, r5
 800221e:	d1f6      	bne.n	800220e <inc_set_ratio+0x3a>
	uint8_t index = SECOND_LINE_START_INDEX;
 8002220:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 8002222:	4e0f      	ldr	r6, [pc, #60]	; (8002260 <inc_set_ratio+0x8c>)
 8002224:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 8002228:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 800222c:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 8002230:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8002234:	4631      	mov	r1, r6
 8002236:	f10d 0203 	add.w	r2, sp, #3
 800223a:	f7ff fbd3 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 800223e:	42a5      	cmp	r5, r4
 8002240:	d1f6      	bne.n	8002230 <inc_set_ratio+0x5c>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 8002242:	21cc      	movs	r1, #204	; 0xcc
 8002244:	4806      	ldr	r0, [pc, #24]	; (8002260 <inc_set_ratio+0x8c>)
 8002246:	f7ff fb99 	bl	800197c <display_i2c_dma_write>
}
 800224a:	b006      	add	sp, #24
 800224c:	bd70      	pop	{r4, r5, r6, pc}
 800224e:	bf00      	nop
 8002250:	20000b20 	.word	0x20000b20
 8002254:	20000ac0 	.word	0x20000ac0
 8002258:	20000ac8 	.word	0x20000ac8
 800225c:	20000608 	.word	0x20000608
 8002260:	20000bfc 	.word	0x20000bfc

08002264 <dec_set_ratio>:
void dec_set_ratio() {
 8002264:	b570      	push	{r4, r5, r6, lr}
	if (inc_dec == INC_DEC_DEFAULT) {
 8002266:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <dec_set_ratio+0x80>)
		op_ratio[fsm_op] -= 0x01;
 8002268:	491f      	ldr	r1, [pc, #124]	; (80022e8 <dec_set_ratio+0x84>)
	if (inc_dec == INC_DEC_DEFAULT) {
 800226a:	781b      	ldrb	r3, [r3, #0]
void dec_set_ratio() {
 800226c:	b086      	sub	sp, #24
	if (inc_dec == INC_DEC_DEFAULT) {
 800226e:	2b01      	cmp	r3, #1
		op_ratio[fsm_op] -= 0x01;
 8002270:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <dec_set_ratio+0x88>)
 8002272:	4c1d      	ldr	r4, [pc, #116]	; (80022e8 <dec_set_ratio+0x84>)
 8002274:	781a      	ldrb	r2, [r3, #0]
 8002276:	4e1e      	ldr	r6, [pc, #120]	; (80022f0 <dec_set_ratio+0x8c>)
 8002278:	5c8b      	ldrb	r3, [r1, r2]
 800227a:	f104 0504 	add.w	r5, r4, #4
 800227e:	bf0c      	ite	eq
 8002280:	f103 33ff 	addeq.w	r3, r3, #4294967295
		op_ratio[fsm_op] -= 0x10;
 8002284:	3b10      	subne	r3, #16
 8002286:	b2db      	uxtb	r3, r3
 8002288:	548b      	strb	r3, [r1, r2]
	if (op_ratio[fsm_op] > MAX_RATIO || op_ratio[fsm_op] == 0x00) {
 800228a:	3b01      	subs	r3, #1
 800228c:	061b      	lsls	r3, r3, #24
		op_ratio[fsm_op] = 0x01;
 800228e:	bf44      	itt	mi
 8002290:	2301      	movmi	r3, #1
 8002292:	548b      	strbmi	r3, [r1, r2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 8002294:	2300      	movs	r3, #0
 8002296:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800229a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800229e:	f88d 3014 	strb.w	r3, [sp, #20]
		strcat(params, HEX_TO_STRING_RATIO[op_ratio[op]]);
 80022a2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80022a6:	a801      	add	r0, sp, #4
 80022a8:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80022ac:	f002 ff5b 	bl	8005166 <strcat>
	for (uint8_t op = 0; op < MAX_OPERATORS; op++) {
 80022b0:	42a5      	cmp	r5, r4
 80022b2:	d1f6      	bne.n	80022a2 <dec_set_ratio+0x3e>
	uint8_t index = SECOND_LINE_START_INDEX;
 80022b4:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 80022b6:	4e0f      	ldr	r6, [pc, #60]	; (80022f4 <dec_set_ratio+0x90>)
 80022b8:	f10d 0403 	add.w	r4, sp, #3
	uint8_t index = SECOND_LINE_START_INDEX;
 80022bc:	f88d 3003 	strb.w	r3, [sp, #3]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 80022c0:	f10d 0513 	add.w	r5, sp, #19
		display_convert_data(
 80022c4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80022c8:	4631      	mov	r1, r6
 80022ca:	f10d 0203 	add.w	r2, sp, #3
 80022ce:	f7ff fb89 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 80022d2:	42a5      	cmp	r5, r4
 80022d4:	d1f6      	bne.n	80022c4 <dec_set_ratio+0x60>
	display_i2c_dma_write(ui_set_converted, UI_STRING_CONVERTED_SIZE);
 80022d6:	21cc      	movs	r1, #204	; 0xcc
 80022d8:	4806      	ldr	r0, [pc, #24]	; (80022f4 <dec_set_ratio+0x90>)
 80022da:	f7ff fb4f 	bl	800197c <display_i2c_dma_write>
}
 80022de:	b006      	add	sp, #24
 80022e0:	bd70      	pop	{r4, r5, r6, pc}
 80022e2:	bf00      	nop
 80022e4:	20000b20 	.word	0x20000b20
 80022e8:	20000ac0 	.word	0x20000ac0
 80022ec:	20000ac8 	.word	0x20000ac8
 80022f0:	20000608 	.word	0x20000608
 80022f4:	20000bfc 	.word	0x20000bfc

080022f8 <dec_set_instr>:
void dec_set_instr() {
 80022f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (instrument == 0x00) {
 80022fc:	4f67      	ldr	r7, [pc, #412]	; (800249c <dec_set_instr+0x1a4>)
void dec_set_instr() {
 80022fe:	b089      	sub	sp, #36	; 0x24
	if (instrument == 0x00) {
 8002300:	7839      	ldrb	r1, [r7, #0]
 8002302:	2900      	cmp	r1, #0
 8002304:	f000 80c2 	beq.w	800248c <dec_set_instr+0x194>
		--instrument;
 8002308:	3901      	subs	r1, #1
 800230a:	b2c9      	uxtb	r1, r1
 800230c:	468b      	mov	fp, r1
 800230e:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80024d0 <dec_set_instr+0x1d8>
 8002312:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8002316:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800231a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002324:	eb0b 03cb 	add.w	r3, fp, fp, lsl #3
 8002328:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800232c:	7d98      	ldrb	r0, [r3, #22]
 800232e:	7039      	strb	r1, [r7, #0]
 8002330:	f1c0 0181 	rsb	r1, r0, #129	; 0x81
 8002334:	b289      	uxth	r1, r1
 8002336:	fbb2 f1f1 	udiv	r1, r2, r1
 800233a:	7cde      	ldrb	r6, [r3, #19]
 800233c:	7d5c      	ldrb	r4, [r3, #21]
 800233e:	f1c6 0681 	rsb	r6, r6, #129	; 0x81
 8002342:	b2b6      	uxth	r6, r6
 8002344:	fbb2 f6f6 	udiv	r6, r2, r6
 8002348:	f893 9010 	ldrb.w	r9, [r3, #16]
 800234c:	f893 e011 	ldrb.w	lr, [r3, #17]
 8002350:	f893 c012 	ldrb.w	ip, [r3, #18]
 8002354:	7d1d      	ldrb	r5, [r3, #20]
 8002356:	f1c4 0481 	rsb	r4, r4, #129	; 0x81
 800235a:	7dd8      	ldrb	r0, [r3, #23]
 800235c:	b2a4      	uxth	r4, r4
 800235e:	fbb2 f4f4 	udiv	r4, r2, r4
 8002362:	f1c9 0981 	rsb	r9, r9, #129	; 0x81
 8002366:	f1ce 0e81 	rsb	lr, lr, #129	; 0x81
 800236a:	f1cc 0c81 	rsb	ip, ip, #129	; 0x81
 800236e:	f1c5 0581 	rsb	r5, r5, #129	; 0x81
 8002372:	fa1f f989 	uxth.w	r9, r9
 8002376:	fa1f fe8e 	uxth.w	lr, lr
 800237a:	fa1f fc8c 	uxth.w	ip, ip
 800237e:	b2ad      	uxth	r5, r5
 8002380:	f1c0 0081 	rsb	r0, r0, #129	; 0x81
 8002384:	fbb2 fefe 	udiv	lr, r2, lr
 8002388:	fbb2 fcfc 	udiv	ip, r2, ip
 800238c:	fbb2 f5f5 	udiv	r5, r2, r5
 8002390:	fbb2 f9f9 	udiv	r9, r2, r9
 8002394:	b280      	uxth	r0, r0
 8002396:	fbb2 f0f0 	udiv	r0, r2, r0
 800239a:	9101      	str	r1, [sp, #4]
 800239c:	7f19      	ldrb	r1, [r3, #28]
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 800239e:	f8df a134 	ldr.w	sl, [pc, #308]	; 80024d4 <dec_set_instr+0x1dc>
 80023a2:	f1c1 0181 	rsb	r1, r1, #129	; 0x81
 80023a6:	b289      	uxth	r1, r1
 80023a8:	fbb2 f1f1 	udiv	r1, r2, r1
 80023ac:	f8aa 6006 	strh.w	r6, [sl, #6]
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
 80023b0:	4e3b      	ldr	r6, [pc, #236]	; (80024a0 <dec_set_instr+0x1a8>)
 80023b2:	f8aa e002 	strh.w	lr, [sl, #2]
 80023b6:	8074      	strh	r4, [r6, #2]
 80023b8:	9c01      	ldr	r4, [sp, #4]
 80023ba:	f8aa c004 	strh.w	ip, [sl, #4]
 80023be:	8035      	strh	r5, [r6, #0]
 80023c0:	80b4      	strh	r4, [r6, #4]
 80023c2:	f8aa 9000 	strh.w	r9, [sl]
 80023c6:	685d      	ldr	r5, [r3, #4]
 80023c8:	80f0      	strh	r0, [r6, #6]
 80023ca:	4836      	ldr	r0, [pc, #216]	; (80024a4 <dec_set_instr+0x1ac>)
 80023cc:	689c      	ldr	r4, [r3, #8]
 80023ce:	6005      	str	r5, [r0, #0]
 80023d0:	4835      	ldr	r0, [pc, #212]	; (80024a8 <dec_set_instr+0x1b0>)
 80023d2:	68dd      	ldr	r5, [r3, #12]
 80023d4:	6004      	str	r4, [r0, #0]
 80023d6:	4835      	ldr	r0, [pc, #212]	; (80024ac <dec_set_instr+0x1b4>)
 80023d8:	691c      	ldr	r4, [r3, #16]
 80023da:	6005      	str	r5, [r0, #0]
 80023dc:	4834      	ldr	r0, [pc, #208]	; (80024b0 <dec_set_instr+0x1b8>)
 80023de:	695d      	ldr	r5, [r3, #20]
 80023e0:	6004      	str	r4, [r0, #0]
 80023e2:	4834      	ldr	r0, [pc, #208]	; (80024b4 <dec_set_instr+0x1bc>)
 80023e4:	699c      	ldr	r4, [r3, #24]
 80023e6:	6005      	str	r5, [r0, #0]
 80023e8:	4833      	ldr	r0, [pc, #204]	; (80024b8 <dec_set_instr+0x1c0>)
 80023ea:	69dd      	ldr	r5, [r3, #28]
 80023ec:	6004      	str	r4, [r0, #0]
		op_release_inc[i] = calculate_env_inc(op_release[i]);
 80023ee:	4833      	ldr	r0, [pc, #204]	; (80024bc <dec_set_instr+0x1c4>)
 80023f0:	4c33      	ldr	r4, [pc, #204]	; (80024c0 <dec_set_instr+0x1c8>)
 80023f2:	8001      	strh	r1, [r0, #0]
 80023f4:	7f99      	ldrb	r1, [r3, #30]
 80023f6:	6025      	str	r5, [r4, #0]
 80023f8:	7f5c      	ldrb	r4, [r3, #29]
 80023fa:	7fdd      	ldrb	r5, [r3, #31]
 80023fc:	f1c1 0381 	rsb	r3, r1, #129	; 0x81
 8002400:	f1c4 0481 	rsb	r4, r4, #129	; 0x81
 8002404:	b29b      	uxth	r3, r3
 8002406:	fbb2 f3f3 	udiv	r3, r2, r3
 800240a:	f1c5 0581 	rsb	r5, r5, #129	; 0x81
 800240e:	b2a1      	uxth	r1, r4
 8002410:	fbb2 f1f1 	udiv	r1, r2, r1
 8002414:	b2ac      	uxth	r4, r5
 8002416:	fbb2 f2f4 	udiv	r2, r2, r4
	uint8_t index = SECOND_LINE_START_INDEX - (4*6);	//index set on first line, 15th position
 800241a:	2554      	movs	r5, #84	; 0x54
		*HEX_TO_STRING[instrument], ui_set_instr_converted, &index
 800241c:	4e29      	ldr	r6, [pc, #164]	; (80024c4 <dec_set_instr+0x1cc>)
 800241e:	8083      	strh	r3, [r0, #4]
 8002420:	4c29      	ldr	r4, [pc, #164]	; (80024c8 <dec_set_instr+0x1d0>)
 8002422:	9b00      	ldr	r3, [sp, #0]
 8002424:	8041      	strh	r1, [r0, #2]
	display_convert_data(
 8002426:	f856 102b 	ldr.w	r1, [r6, fp, lsl #2]
 800242a:	7023      	strb	r3, [r4, #0]
 800242c:	80c2      	strh	r2, [r0, #6]
	uint8_t index = SECOND_LINE_START_INDEX - (4*6);	//index set on first line, 15th position
 800242e:	f88d 500b 	strb.w	r5, [sp, #11]
	display_convert_data(
 8002432:	7808      	ldrb	r0, [r1, #0]
 8002434:	f10d 020b 	add.w	r2, sp, #11
 8002438:	4924      	ldr	r1, [pc, #144]	; (80024cc <dec_set_instr+0x1d4>)
 800243a:	f7ff fad3 	bl	80019e4 <display_convert_data>
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800243e:	2300      	movs	r3, #0
	strcat(params, instruments[instrument].name);
 8002440:	783a      	ldrb	r2, [r7, #0]
 8002442:	a803      	add	r0, sp, #12
 8002444:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8002448:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800244c:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002450:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002454:	f88d 301c 	strb.w	r3, [sp, #28]
	strcat(params, instruments[instrument].name);
 8002458:	f002 fe94 	bl	8005184 <strcpy>
	index = SECOND_LINE_START_INDEX;
 800245c:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 800245e:	4e1b      	ldr	r6, [pc, #108]	; (80024cc <dec_set_instr+0x1d4>)
 8002460:	f10d 040b 	add.w	r4, sp, #11
	index = SECOND_LINE_START_INDEX;
 8002464:	f88d 300b 	strb.w	r3, [sp, #11]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002468:	f10d 051b 	add.w	r5, sp, #27
		display_convert_data(
 800246c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8002470:	4631      	mov	r1, r6
 8002472:	f10d 020b 	add.w	r2, sp, #11
 8002476:	f7ff fab5 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 800247a:	42a5      	cmp	r5, r4
 800247c:	d1f6      	bne.n	800246c <dec_set_instr+0x174>
	display_i2c_dma_write(ui_set_instr_converted, UI_STRING_CONVERTED_SIZE);
 800247e:	21cc      	movs	r1, #204	; 0xcc
 8002480:	4812      	ldr	r0, [pc, #72]	; (80024cc <dec_set_instr+0x1d4>)
 8002482:	f7ff fa7b 	bl	800197c <display_i2c_dma_write>
}
 8002486:	b009      	add	sp, #36	; 0x24
 8002488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800248c:	f04f 0b04 	mov.w	fp, #4
 8002490:	2305      	movs	r3, #5
		instrument = (MAX_INSTRUMENTS-1);
 8002492:	4659      	mov	r1, fp
 8002494:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80024d0 <dec_set_instr+0x1d8>
 8002498:	9300      	str	r3, [sp, #0]
 800249a:	e741      	b.n	8002320 <dec_set_instr+0x28>
 800249c:	20000ac4 	.word	0x20000ac4
 80024a0:	20000aa0 	.word	0x20000aa0
 80024a4:	20000a9c 	.word	0x20000a9c
 80024a8:	20000ac0 	.word	0x20000ac0
 80024ac:	20000aa8 	.word	0x20000aa8
 80024b0:	20000a8c 	.word	0x20000a8c
 80024b4:	20000ab8 	.word	0x20000ab8
 80024b8:	20000a80 	.word	0x20000a80
 80024bc:	20000a90 	.word	0x20000a90
 80024c0:	20000a88 	.word	0x20000a88
 80024c4:	20000004 	.word	0x20000004
 80024c8:	20000a84 	.word	0x20000a84
 80024cc:	20000ccc 	.word	0x20000ccc
 80024d0:	08006540 	.word	0x08006540
 80024d4:	20000aac 	.word	0x20000aac

080024d8 <inc_set_instr>:
void inc_set_instr() {
 80024d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (++instrument == MAX_INSTRUMENTS) {
 80024dc:	4f6a      	ldr	r7, [pc, #424]	; (8002688 <inc_set_instr+0x1b0>)
void inc_set_instr() {
 80024de:	b089      	sub	sp, #36	; 0x24
	if (++instrument == MAX_INSTRUMENTS) {
 80024e0:	7839      	ldrb	r1, [r7, #0]
 80024e2:	3101      	adds	r1, #1
 80024e4:	b2c9      	uxtb	r1, r1
 80024e6:	2905      	cmp	r1, #5
 80024e8:	7039      	strb	r1, [r7, #0]
 80024ea:	f000 80c6 	beq.w	800267a <inc_set_instr+0x1a2>
 80024ee:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 80026b8 <inc_set_instr+0x1e0>
 80024f2:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80024f6:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 80024fa:	f893 b020 	ldrb.w	fp, [r3, #32]
 80024fe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002502:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8002506:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800250a:	7d9c      	ldrb	r4, [r3, #22]
 800250c:	7c18      	ldrb	r0, [r3, #16]
 800250e:	f1c4 0481 	rsb	r4, r4, #129	; 0x81
 8002512:	f1c0 0081 	rsb	r0, r0, #129	; 0x81
 8002516:	b2a4      	uxth	r4, r4
 8002518:	fbb2 f4f4 	udiv	r4, r2, r4
 800251c:	b280      	uxth	r0, r0
 800251e:	fbb2 f0f0 	udiv	r0, r2, r0
 8002522:	f893 c013 	ldrb.w	ip, [r3, #19]
 8002526:	7d5d      	ldrb	r5, [r3, #21]
 8002528:	f1cc 0c81 	rsb	ip, ip, #129	; 0x81
 800252c:	fa1f fc8c 	uxth.w	ip, ip
		op_attack_inc[i] = calculate_env_inc(op_attack[i]);
 8002530:	f8df a188 	ldr.w	sl, [pc, #392]	; 80026bc <inc_set_instr+0x1e4>
 8002534:	fbb2 fcfc 	udiv	ip, r2, ip
 8002538:	f1c5 0581 	rsb	r5, r5, #129	; 0x81
 800253c:	f893 9011 	ldrb.w	r9, [r3, #17]
 8002540:	f893 e012 	ldrb.w	lr, [r3, #18]
 8002544:	7d1e      	ldrb	r6, [r3, #20]
 8002546:	9401      	str	r4, [sp, #4]
 8002548:	b2ad      	uxth	r5, r5
 800254a:	7ddc      	ldrb	r4, [r3, #23]
 800254c:	f8aa 0000 	strh.w	r0, [sl]
 8002550:	fbb2 f5f5 	udiv	r5, r2, r5
 8002554:	7f18      	ldrb	r0, [r3, #28]
 8002556:	f1c9 0981 	rsb	r9, r9, #129	; 0x81
 800255a:	f1ce 0e81 	rsb	lr, lr, #129	; 0x81
 800255e:	f1c6 0681 	rsb	r6, r6, #129	; 0x81
 8002562:	f1c4 0481 	rsb	r4, r4, #129	; 0x81
 8002566:	fa1f f989 	uxth.w	r9, r9
 800256a:	fa1f fe8e 	uxth.w	lr, lr
 800256e:	b2b6      	uxth	r6, r6
 8002570:	b2a4      	uxth	r4, r4
 8002572:	f1c0 0081 	rsb	r0, r0, #129	; 0x81
 8002576:	fbb2 fefe 	udiv	lr, r2, lr
 800257a:	fbb2 f6f6 	udiv	r6, r2, r6
 800257e:	fbb2 f4f4 	udiv	r4, r2, r4
 8002582:	fbb2 f9f9 	udiv	r9, r2, r9
 8002586:	b280      	uxth	r0, r0
 8002588:	fbb2 f0f0 	udiv	r0, r2, r0
 800258c:	f8aa c006 	strh.w	ip, [sl, #6]
		op_decay_inc[i] = calculate_env_inc(op_decay[i]);
 8002590:	f8df c12c 	ldr.w	ip, [pc, #300]	; 80026c0 <inc_set_instr+0x1e8>
 8002594:	f8aa e004 	strh.w	lr, [sl, #4]
 8002598:	f8ac 5002 	strh.w	r5, [ip, #2]
 800259c:	9d01      	ldr	r5, [sp, #4]
 800259e:	f8ac 6000 	strh.w	r6, [ip]
 80025a2:	f8ac 5004 	strh.w	r5, [ip, #4]
		op_release_inc[i] = calculate_env_inc(op_release[i]);
 80025a6:	4d39      	ldr	r5, [pc, #228]	; (800268c <inc_set_instr+0x1b4>)
 80025a8:	f8aa 9002 	strh.w	r9, [sl, #2]
 80025ac:	f8ac 4006 	strh.w	r4, [ip, #6]
 80025b0:	f8d3 c004 	ldr.w	ip, [r3, #4]
 80025b4:	4e36      	ldr	r6, [pc, #216]	; (8002690 <inc_set_instr+0x1b8>)
 80025b6:	8028      	strh	r0, [r5, #0]
 80025b8:	689c      	ldr	r4, [r3, #8]
 80025ba:	4836      	ldr	r0, [pc, #216]	; (8002694 <inc_set_instr+0x1bc>)
 80025bc:	f8c6 c000 	str.w	ip, [r6]
 80025c0:	68de      	ldr	r6, [r3, #12]
 80025c2:	6004      	str	r4, [r0, #0]
 80025c4:	4834      	ldr	r0, [pc, #208]	; (8002698 <inc_set_instr+0x1c0>)
 80025c6:	691c      	ldr	r4, [r3, #16]
 80025c8:	6006      	str	r6, [r0, #0]
 80025ca:	4834      	ldr	r0, [pc, #208]	; (800269c <inc_set_instr+0x1c4>)
 80025cc:	695e      	ldr	r6, [r3, #20]
 80025ce:	6004      	str	r4, [r0, #0]
 80025d0:	4833      	ldr	r0, [pc, #204]	; (80026a0 <inc_set_instr+0x1c8>)
 80025d2:	699c      	ldr	r4, [r3, #24]
 80025d4:	6006      	str	r6, [r0, #0]
 80025d6:	4833      	ldr	r0, [pc, #204]	; (80026a4 <inc_set_instr+0x1cc>)
 80025d8:	69de      	ldr	r6, [r3, #28]
 80025da:	6004      	str	r4, [r0, #0]
 80025dc:	4832      	ldr	r0, [pc, #200]	; (80026a8 <inc_set_instr+0x1d0>)
 80025de:	f893 c01f 	ldrb.w	ip, [r3, #31]
 80025e2:	6006      	str	r6, [r0, #0]
 80025e4:	7f5e      	ldrb	r6, [r3, #29]
 80025e6:	7f98      	ldrb	r0, [r3, #30]
 80025e8:	f1c6 0681 	rsb	r6, r6, #129	; 0x81
 80025ec:	f1c0 0381 	rsb	r3, r0, #129	; 0x81
 80025f0:	b2b0      	uxth	r0, r6
 80025f2:	fbb2 f0f0 	udiv	r0, r2, r0
 80025f6:	f1cc 0c81 	rsb	ip, ip, #129	; 0x81
 80025fa:	fa1f f68c 	uxth.w	r6, ip
 80025fe:	b29b      	uxth	r3, r3
 8002600:	fbb2 f3f3 	udiv	r3, r2, r3
	uint8_t index = SECOND_LINE_START_INDEX - (4*6);	//index set on first line, 15th position
 8002604:	2454      	movs	r4, #84	; 0x54
 8002606:	fbb2 f2f6 	udiv	r2, r2, r6
		*HEX_TO_STRING[instrument], ui_set_instr_converted, &index
 800260a:	4e28      	ldr	r6, [pc, #160]	; (80026ac <inc_set_instr+0x1d4>)
 800260c:	8068      	strh	r0, [r5, #2]
 800260e:	4828      	ldr	r0, [pc, #160]	; (80026b0 <inc_set_instr+0x1d8>)
	display_convert_data(
 8002610:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 8002614:	80ab      	strh	r3, [r5, #4]
 8002616:	80ea      	strh	r2, [r5, #6]
	uint8_t index = SECOND_LINE_START_INDEX - (4*6);	//index set on first line, 15th position
 8002618:	f88d 400b 	strb.w	r4, [sp, #11]
 800261c:	f880 b000 	strb.w	fp, [r0]
	display_convert_data(
 8002620:	7808      	ldrb	r0, [r1, #0]
 8002622:	f10d 020b 	add.w	r2, sp, #11
 8002626:	4923      	ldr	r1, [pc, #140]	; (80026b4 <inc_set_instr+0x1dc>)
 8002628:	f7ff f9dc 	bl	80019e4 <display_convert_data>
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800262c:	2300      	movs	r3, #0
	strcat(params, instruments[instrument].name);
 800262e:	783a      	ldrb	r2, [r7, #0]
 8002630:	a803      	add	r0, sp, #12
 8002632:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8002636:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 800263a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800263e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8002642:	f88d 301c 	strb.w	r3, [sp, #28]
	strcat(params, instruments[instrument].name);
 8002646:	f002 fd9d 	bl	8005184 <strcpy>
	index = SECOND_LINE_START_INDEX;
 800264a:	236c      	movs	r3, #108	; 0x6c
		display_convert_data(
 800264c:	4e19      	ldr	r6, [pc, #100]	; (80026b4 <inc_set_instr+0x1dc>)
 800264e:	f10d 040b 	add.w	r4, sp, #11
	index = SECOND_LINE_START_INDEX;
 8002652:	f88d 300b 	strb.w	r3, [sp, #11]
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002656:	f10d 051b 	add.w	r5, sp, #27
		display_convert_data(
 800265a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800265e:	4631      	mov	r1, r6
 8002660:	f10d 020b 	add.w	r2, sp, #11
 8002664:	f7ff f9be 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002668:	42a5      	cmp	r5, r4
 800266a:	d1f6      	bne.n	800265a <inc_set_instr+0x182>
	display_i2c_dma_write(ui_set_instr_converted, UI_STRING_CONVERTED_SIZE);
 800266c:	21cc      	movs	r1, #204	; 0xcc
 800266e:	4811      	ldr	r0, [pc, #68]	; (80026b4 <inc_set_instr+0x1dc>)
 8002670:	f7ff f984 	bl	800197c <display_i2c_dma_write>
}
 8002674:	b009      	add	sp, #36	; 0x24
 8002676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		instrument = 0x00;
 800267a:	2300      	movs	r3, #0
 800267c:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80026b8 <inc_set_instr+0x1e0>
 8002680:	469b      	mov	fp, r3
 8002682:	4619      	mov	r1, r3
 8002684:	703b      	strb	r3, [r7, #0]
 8002686:	e73a      	b.n	80024fe <inc_set_instr+0x26>
 8002688:	20000ac4 	.word	0x20000ac4
 800268c:	20000a90 	.word	0x20000a90
 8002690:	20000a9c 	.word	0x20000a9c
 8002694:	20000ac0 	.word	0x20000ac0
 8002698:	20000aa8 	.word	0x20000aa8
 800269c:	20000a8c 	.word	0x20000a8c
 80026a0:	20000ab8 	.word	0x20000ab8
 80026a4:	20000a80 	.word	0x20000a80
 80026a8:	20000a88 	.word	0x20000a88
 80026ac:	20000004 	.word	0x20000004
 80026b0:	20000a84 	.word	0x20000a84
 80026b4:	20000ccc 	.word	0x20000ccc
 80026b8:	08006540 	.word	0x08006540
 80026bc:	20000aac 	.word	0x20000aac
 80026c0:	20000aa0 	.word	0x20000aa0

080026c4 <init_ui>:
void init_ui(I2C_HandleTypeDef* hi2c) {
 80026c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026c8:	b082      	sub	sp, #8
	init_display(hi2c);
 80026ca:	f7ff f93d 	bl	8001948 <init_display>
		uint8_t index = 0;
 80026ce:	f04f 0800 	mov.w	r8, #0
 80026d2:	4d1f      	ldr	r5, [pc, #124]	; (8002750 <init_ui+0x8c>)
 80026d4:	4e1f      	ldr	r6, [pc, #124]	; (8002754 <init_ui+0x90>)
 80026d6:	f105 072c 	add.w	r7, r5, #44	; 0x2c
		display_convert_cmd(							//start DDRAM address at beginning of first line
 80026da:	2080      	movs	r0, #128	; 0x80
 80026dc:	f855 1b04 	ldr.w	r1, [r5], #4
 80026e0:	f10d 0207 	add.w	r2, sp, #7
 80026e4:	2400      	movs	r4, #0
		uint8_t index = 0;
 80026e6:	f88d 8007 	strb.w	r8, [sp, #7]
		display_convert_cmd(							//start DDRAM address at beginning of first line
 80026ea:	f7ff f953 	bl	8001994 <display_convert_cmd>
			display_convert_data(						//convert chars to 4-bit bus data for 1602 LCD
 80026ee:	6833      	ldr	r3, [r6, #0]
 80026f0:	f855 1c04 	ldr.w	r1, [r5, #-4]
 80026f4:	5d18      	ldrb	r0, [r3, r4]
 80026f6:	f10d 0207 	add.w	r2, sp, #7
 80026fa:	3401      	adds	r4, #1
 80026fc:	f7ff f972 	bl	80019e4 <display_convert_data>
		for (uint8_t o = 0; o < DISPLAY_MAX_PHYSICAL_LENGTH; o++) {
 8002700:	2c10      	cmp	r4, #16
 8002702:	d1f4      	bne.n	80026ee <init_ui+0x2a>
		display_convert_cmd(							//move DDRAM address at beginning of second line
 8002704:	20c0      	movs	r0, #192	; 0xc0
 8002706:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800270a:	f10d 0207 	add.w	r2, sp, #7
 800270e:	f7ff f941 	bl	8001994 <display_convert_cmd>
			display_convert_data(						//write spaces for second line
 8002712:	2020      	movs	r0, #32
 8002714:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8002718:	f10d 0207 	add.w	r2, sp, #7
 800271c:	3c01      	subs	r4, #1
 800271e:	f7ff f961 	bl	80019e4 <display_convert_data>
		for (uint8_t o = 0; o < DISPLAY_MAX_PHYSICAL_LENGTH; o++) {
 8002722:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8002726:	d1f4      	bne.n	8002712 <init_ui+0x4e>
	for (uint8_t i = 0; i < NUM_OF_UI_STRINGS; i++) {	//loop through all UI strings to convert
 8002728:	42bd      	cmp	r5, r7
 800272a:	f106 0604 	add.w	r6, r6, #4
 800272e:	d1d4      	bne.n	80026da <init_ui+0x16>
	fsm_op = 0;
 8002730:	4a09      	ldr	r2, [pc, #36]	; (8002758 <init_ui+0x94>)
	fsm_env_op = 0;
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <init_ui+0x98>)
	present_state = menu_amp;				//set state to menu_amp
 8002734:	4d0a      	ldr	r5, [pc, #40]	; (8002760 <init_ui+0x9c>)
	display_i2c_dma_write(ui_menu_amp_converted, UI_STRING_CONVERTED_SIZE);
 8002736:	21cc      	movs	r1, #204	; 0xcc
 8002738:	480a      	ldr	r0, [pc, #40]	; (8002764 <init_ui+0xa0>)
	fsm_op = 0;
 800273a:	7014      	strb	r4, [r2, #0]
	fsm_env_op = 0;
 800273c:	701c      	strb	r4, [r3, #0]
	present_state = menu_amp;				//set state to menu_amp
 800273e:	702c      	strb	r4, [r5, #0]
	display_i2c_dma_write(ui_menu_amp_converted, UI_STRING_CONVERTED_SIZE);
 8002740:	f7ff f91c 	bl	800197c <display_i2c_dma_write>
	inc_dec = 0x01;
 8002744:	2201      	movs	r2, #1
 8002746:	4b08      	ldr	r3, [pc, #32]	; (8002768 <init_ui+0xa4>)
 8002748:	701a      	strb	r2, [r3, #0]
}
 800274a:	b002      	add	sp, #8
 800274c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002750:	20000870 	.word	0x20000870
 8002754:	20000844 	.word	0x20000844
 8002758:	20000ac8 	.word	0x20000ac8
 800275c:	20000bf9 	.word	0x20000bf9
 8002760:	20000cc8 	.word	0x20000cc8
 8002764:	20000ddc 	.word	0x20000ddc
 8002768:	20000b20 	.word	0x20000b20

0800276c <fsm>:
void fsm(input key) {
 800276c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 800276e:	4e11      	ldr	r6, [pc, #68]	; (80027b4 <fsm+0x48>)
 8002770:	4f11      	ldr	r7, [pc, #68]	; (80027b8 <fsm+0x4c>)
 8002772:	7833      	ldrb	r3, [r6, #0]
 8002774:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8002778:	780a      	ldrb	r2, [r1, #0]
 800277a:	4290      	cmp	r0, r2
 800277c:	d017      	beq.n	80027ae <fsm+0x42>
 800277e:	2300      	movs	r3, #0
 8002780:	460d      	mov	r5, r1
 8002782:	461c      	mov	r4, r3
 8002784:	e006      	b.n	8002794 <fsm+0x28>
 8002786:	f811 2033 	ldrb.w	r2, [r1, r3, lsl #3]
 800278a:	00dc      	lsls	r4, r3, #3
 800278c:	4282      	cmp	r2, r0
 800278e:	eb01 05c3 	add.w	r5, r1, r3, lsl #3
 8002792:	d003      	beq.n	800279c <fsm+0x30>
		fsm_transition_table[present_state][i].key != invalid; i++);	//point i to the correct transition
 8002794:	3301      	adds	r3, #1
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 8002796:	2a05      	cmp	r2, #5
		fsm_transition_table[present_state][i].key != invalid; i++);	//point i to the correct transition
 8002798:	b2db      	uxtb	r3, r3
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 800279a:	d1f4      	bne.n	8002786 <fsm+0x1a>
	fsm_transition_table[present_state][i].transition_task();			//execute associated transition function
 800279c:	686b      	ldr	r3, [r5, #4]
 800279e:	4798      	blx	r3
	present_state = fsm_transition_table[present_state][i].next_state;	//update state
 80027a0:	7833      	ldrb	r3, [r6, #0]
 80027a2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80027a6:	441c      	add	r4, r3
 80027a8:	7863      	ldrb	r3, [r4, #1]
 80027aa:	7033      	strb	r3, [r6, #0]
}
 80027ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	for (i = 0; fsm_transition_table[present_state][i].key != key &&
 80027ae:	460d      	mov	r5, r1
 80027b0:	2400      	movs	r4, #0
 80027b2:	e7f3      	b.n	800279c <fsm+0x30>
 80027b4:	20000cc8 	.word	0x20000cc8
 80027b8:	2000080c 	.word	0x2000080c

080027bc <display_update_menu_env_op>:
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 80027bc:	2300      	movs	r3, #0
void display_update_menu_env_op() {
 80027be:	b570      	push	{r4, r5, r6, lr}
	strcat(params, HEX_TO_STRING[op_attack[fsm_env_op]]);
 80027c0:	491c      	ldr	r1, [pc, #112]	; (8002834 <display_update_menu_env_op+0x78>)
 80027c2:	4a1d      	ldr	r2, [pc, #116]	; (8002838 <display_update_menu_env_op+0x7c>)
 80027c4:	780e      	ldrb	r6, [r1, #0]
 80027c6:	4d1d      	ldr	r5, [pc, #116]	; (800283c <display_update_menu_env_op+0x80>)
 80027c8:	5d92      	ldrb	r2, [r2, r6]
void display_update_menu_env_op() {
 80027ca:	b086      	sub	sp, #24
	strcat(params, HEX_TO_STRING[op_attack[fsm_env_op]]);
 80027cc:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 80027d0:	a801      	add	r0, sp, #4
	char params[DISPLAY_MAX_PHYSICAL_LENGTH+1] = "";
 80027d2:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80027d6:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80027da:	f88d 3014 	strb.w	r3, [sp, #20]
	strcat(params, HEX_TO_STRING[op_attack[fsm_env_op]]);
 80027de:	f002 fcb9 	bl	8005154 <stpcpy>
	strcat(params, HEX_TO_STRING[op_decay[fsm_env_op]]);
 80027e2:	4b17      	ldr	r3, [pc, #92]	; (8002840 <display_update_menu_env_op+0x84>)
 80027e4:	f10d 0403 	add.w	r4, sp, #3
 80027e8:	5d9b      	ldrb	r3, [r3, r6]
 80027ea:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80027ee:	f002 fcb1 	bl	8005154 <stpcpy>
	strcat(params, HEX_TO_STRING[op_sustain[fsm_env_op]]);
 80027f2:	4b14      	ldr	r3, [pc, #80]	; (8002844 <display_update_menu_env_op+0x88>)
 80027f4:	5d9b      	ldrb	r3, [r3, r6]
 80027f6:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80027fa:	f002 fcab 	bl	8005154 <stpcpy>
	strcat(params, HEX_TO_STRING[op_release[fsm_env_op]]);
 80027fe:	4b12      	ldr	r3, [pc, #72]	; (8002848 <display_update_menu_env_op+0x8c>)
 8002800:	5d9b      	ldrb	r3, [r3, r6]
		display_convert_data(
 8002802:	4e12      	ldr	r6, [pc, #72]	; (800284c <display_update_menu_env_op+0x90>)
	strcat(params, HEX_TO_STRING[op_release[fsm_env_op]]);
 8002804:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8002808:	f002 fcbc 	bl	8005184 <strcpy>
	uint8_t index = SECOND_LINE_START_INDEX;
 800280c:	236c      	movs	r3, #108	; 0x6c
 800280e:	f10d 0513 	add.w	r5, sp, #19
 8002812:	f88d 3003 	strb.w	r3, [sp, #3]
		display_convert_data(
 8002816:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800281a:	4631      	mov	r1, r6
 800281c:	f10d 0203 	add.w	r2, sp, #3
 8002820:	f7ff f8e0 	bl	80019e4 <display_convert_data>
	for (uint8_t i = 0; i < DISPLAY_MAX_PHYSICAL_LENGTH; i++) {
 8002824:	42ac      	cmp	r4, r5
 8002826:	d1f6      	bne.n	8002816 <display_update_menu_env_op+0x5a>
	display_i2c_dma_write(ui_set_env_converted, UI_STRING_CONVERTED_SIZE);
 8002828:	21cc      	movs	r1, #204	; 0xcc
 800282a:	4808      	ldr	r0, [pc, #32]	; (800284c <display_update_menu_env_op+0x90>)
 800282c:	f7ff f8a6 	bl	800197c <display_i2c_dma_write>
}
 8002830:	b006      	add	sp, #24
 8002832:	bd70      	pop	{r4, r5, r6, pc}
 8002834:	20000bf9 	.word	0x20000bf9
 8002838:	20000a8c 	.word	0x20000a8c
 800283c:	20000004 	.word	0x20000004
 8002840:	20000ab8 	.word	0x20000ab8
 8002844:	20000a80 	.word	0x20000a80
 8002848:	20000a88 	.word	0x20000a88
 800284c:	200014e0 	.word	0x200014e0

08002850 <enter_menu_env_op>:
	temp[0] = op_attack[fsm_env_op];
 8002850:	2300      	movs	r3, #0
void enter_menu_env_op() {
 8002852:	b430      	push	{r4, r5}
	temp[0] = op_attack[fsm_env_op];
 8002854:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <enter_menu_env_op+0x34>)
 8002856:	480c      	ldr	r0, [pc, #48]	; (8002888 <enter_menu_env_op+0x38>)
 8002858:	7812      	ldrb	r2, [r2, #0]
	temp[1] = op_decay[fsm_env_op];
 800285a:	490c      	ldr	r1, [pc, #48]	; (800288c <enter_menu_env_op+0x3c>)
	temp[0] = op_attack[fsm_env_op];
 800285c:	5c85      	ldrb	r5, [r0, r2]
	temp[2] = op_sustain[fsm_env_op];
 800285e:	480c      	ldr	r0, [pc, #48]	; (8002890 <enter_menu_env_op+0x40>)
	temp[0] = op_attack[fsm_env_op];
 8002860:	5c8c      	ldrb	r4, [r1, r2]
	temp[3] = op_release[fsm_env_op];
 8002862:	490c      	ldr	r1, [pc, #48]	; (8002894 <enter_menu_env_op+0x44>)
	temp[0] = op_attack[fsm_env_op];
 8002864:	5c80      	ldrb	r0, [r0, r2]
 8002866:	f365 0307 	bfi	r3, r5, #0, #8
 800286a:	5c89      	ldrb	r1, [r1, r2]
 800286c:	f364 230f 	bfi	r3, r4, #8, #8
 8002870:	4a09      	ldr	r2, [pc, #36]	; (8002898 <enter_menu_env_op+0x48>)
 8002872:	f360 4317 	bfi	r3, r0, #16, #8
 8002876:	f361 631f 	bfi	r3, r1, #24, #8
 800287a:	6013      	str	r3, [r2, #0]
}
 800287c:	bc30      	pop	{r4, r5}
	display_update_menu_env_op();
 800287e:	f7ff bf9d 	b.w	80027bc <display_update_menu_env_op>
 8002882:	bf00      	nop
 8002884:	20000bf9 	.word	0x20000bf9
 8002888:	20000a8c 	.word	0x20000a8c
 800288c:	20000ab8 	.word	0x20000ab8
 8002890:	20000a80 	.word	0x20000a80
 8002894:	20000a88 	.word	0x20000a88
 8002898:	20000bf4 	.word	0x20000bf4

0800289c <inc_set_env>:
void inc_set_env() {
 800289c:	b410      	push	{r4}
	switch (fsm_op) {
 800289e:	4b37      	ldr	r3, [pc, #220]	; (800297c <inc_set_env+0xe0>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	2b03      	cmp	r3, #3
 80028a4:	d818      	bhi.n	80028d8 <inc_set_env+0x3c>
 80028a6:	e8df f003 	tbb	[pc, r3]
 80028aa:	4102      	.short	0x4102
 80028ac:	1a32      	.short	0x1a32
		op_attack[fsm_env_op] += inc_dec;
 80028ae:	4b34      	ldr	r3, [pc, #208]	; (8002980 <inc_set_env+0xe4>)
 80028b0:	4834      	ldr	r0, [pc, #208]	; (8002984 <inc_set_env+0xe8>)
 80028b2:	781a      	ldrb	r2, [r3, #0]
 80028b4:	4934      	ldr	r1, [pc, #208]	; (8002988 <inc_set_env+0xec>)
 80028b6:	5c83      	ldrb	r3, [r0, r2]
 80028b8:	7809      	ldrb	r1, [r1, #0]
 80028ba:	440b      	add	r3, r1
 80028bc:	b2db      	uxtb	r3, r3
		if (op_attack[fsm_env_op] > ENV_MAX_RATE) {
 80028be:	2b80      	cmp	r3, #128	; 0x80
 80028c0:	d84c      	bhi.n	800295c <inc_set_env+0xc0>
 80028c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028c6:	f1c3 0481 	rsb	r4, r3, #129	; 0x81
 80028ca:	b2a4      	uxth	r4, r4
		op_attack[fsm_env_op] += inc_dec;
 80028cc:	5483      	strb	r3, [r0, r2]
 80028ce:	fbb1 f3f4 	udiv	r3, r1, r4
		op_attack_inc[fsm_env_op] = calculate_env_inc(op_attack[fsm_env_op]);
 80028d2:	492e      	ldr	r1, [pc, #184]	; (800298c <inc_set_env+0xf0>)
 80028d4:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
}
 80028d8:	bc10      	pop	{r4}
	display_update_menu_env_op();
 80028da:	f7ff bf6f 	b.w	80027bc <display_update_menu_env_op>
		op_release[fsm_env_op] += inc_dec;
 80028de:	4b28      	ldr	r3, [pc, #160]	; (8002980 <inc_set_env+0xe4>)
 80028e0:	482b      	ldr	r0, [pc, #172]	; (8002990 <inc_set_env+0xf4>)
 80028e2:	781a      	ldrb	r2, [r3, #0]
 80028e4:	4928      	ldr	r1, [pc, #160]	; (8002988 <inc_set_env+0xec>)
 80028e6:	5c83      	ldrb	r3, [r0, r2]
 80028e8:	7809      	ldrb	r1, [r1, #0]
 80028ea:	440b      	add	r3, r1
 80028ec:	b2db      	uxtb	r3, r3
		if (op_release[fsm_env_op] > ENV_MAX_RATE) {
 80028ee:	2b80      	cmp	r3, #128	; 0x80
 80028f0:	d83e      	bhi.n	8002970 <inc_set_env+0xd4>
 80028f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028f6:	f1c3 0481 	rsb	r4, r3, #129	; 0x81
 80028fa:	b2a4      	uxth	r4, r4
		op_release[fsm_env_op] += inc_dec;
 80028fc:	5483      	strb	r3, [r0, r2]
 80028fe:	fbb1 f3f4 	udiv	r3, r1, r4
		op_release_inc[fsm_env_op] = calculate_env_inc(op_release[fsm_env_op]);
 8002902:	4924      	ldr	r1, [pc, #144]	; (8002994 <inc_set_env+0xf8>)
}
 8002904:	bc10      	pop	{r4}
		op_release_inc[fsm_env_op] = calculate_env_inc(op_release[fsm_env_op]);
 8002906:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
	display_update_menu_env_op();
 800290a:	f7ff bf57 	b.w	80027bc <display_update_menu_env_op>
		op_sustain[fsm_env_op] += inc_dec;
 800290e:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <inc_set_env+0xe4>)
 8002910:	4921      	ldr	r1, [pc, #132]	; (8002998 <inc_set_env+0xfc>)
 8002912:	781a      	ldrb	r2, [r3, #0]
 8002914:	481c      	ldr	r0, [pc, #112]	; (8002988 <inc_set_env+0xec>)
 8002916:	5c8b      	ldrb	r3, [r1, r2]
 8002918:	7800      	ldrb	r0, [r0, #0]
 800291a:	4403      	add	r3, r0
 800291c:	b2db      	uxtb	r3, r3
		if (op_sustain[fsm_env_op] > MAX_VOLUME) {
 800291e:	2b80      	cmp	r3, #128	; 0x80
			op_sustain[fsm_env_op] = MAX_VOLUME;
 8002920:	bf88      	it	hi
 8002922:	2380      	movhi	r3, #128	; 0x80
 8002924:	548b      	strb	r3, [r1, r2]
}
 8002926:	bc10      	pop	{r4}
	display_update_menu_env_op();
 8002928:	f7ff bf48 	b.w	80027bc <display_update_menu_env_op>
		op_decay[fsm_env_op] += inc_dec;
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <inc_set_env+0xe4>)
 800292e:	481b      	ldr	r0, [pc, #108]	; (800299c <inc_set_env+0x100>)
 8002930:	781a      	ldrb	r2, [r3, #0]
 8002932:	4915      	ldr	r1, [pc, #84]	; (8002988 <inc_set_env+0xec>)
 8002934:	5c83      	ldrb	r3, [r0, r2]
 8002936:	7809      	ldrb	r1, [r1, #0]
 8002938:	440b      	add	r3, r1
 800293a:	b2db      	uxtb	r3, r3
		if (op_decay[fsm_env_op] > ENV_MAX_RATE) {
 800293c:	2b80      	cmp	r3, #128	; 0x80
 800293e:	d812      	bhi.n	8002966 <inc_set_env+0xca>
 8002940:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002944:	f1c3 0481 	rsb	r4, r3, #129	; 0x81
 8002948:	b2a4      	uxth	r4, r4
		op_decay[fsm_env_op] += inc_dec;
 800294a:	5483      	strb	r3, [r0, r2]
 800294c:	fbb1 f3f4 	udiv	r3, r1, r4
		op_decay_inc[fsm_env_op] = calculate_env_inc(op_decay[fsm_env_op]);
 8002950:	4913      	ldr	r1, [pc, #76]	; (80029a0 <inc_set_env+0x104>)
}
 8002952:	bc10      	pop	{r4}
		op_decay_inc[fsm_env_op] = calculate_env_inc(op_decay[fsm_env_op]);
 8002954:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
	display_update_menu_env_op();
 8002958:	f7ff bf30 	b.w	80027bc <display_update_menu_env_op>
			op_attack[fsm_env_op] = ENV_MAX_RATE;
 800295c:	2180      	movs	r1, #128	; 0x80
 800295e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002962:	5481      	strb	r1, [r0, r2]
 8002964:	e7b5      	b.n	80028d2 <inc_set_env+0x36>
			op_decay[fsm_env_op] = ENV_MAX_RATE;
 8002966:	2180      	movs	r1, #128	; 0x80
 8002968:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800296c:	5481      	strb	r1, [r0, r2]
 800296e:	e7ef      	b.n	8002950 <inc_set_env+0xb4>
			op_release[fsm_env_op] = ENV_MAX_RATE;
 8002970:	2180      	movs	r1, #128	; 0x80
 8002972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002976:	5481      	strb	r1, [r0, r2]
 8002978:	e7c3      	b.n	8002902 <inc_set_env+0x66>
 800297a:	bf00      	nop
 800297c:	20000ac8 	.word	0x20000ac8
 8002980:	20000bf9 	.word	0x20000bf9
 8002984:	20000a8c 	.word	0x20000a8c
 8002988:	20000b20 	.word	0x20000b20
 800298c:	20000aac 	.word	0x20000aac
 8002990:	20000a88 	.word	0x20000a88
 8002994:	20000a90 	.word	0x20000a90
 8002998:	20000a80 	.word	0x20000a80
 800299c:	20000ab8 	.word	0x20000ab8
 80029a0:	20000aa0 	.word	0x20000aa0

080029a4 <dec_set_env>:
void dec_set_env() {
 80029a4:	b410      	push	{r4}
	switch (fsm_op) {
 80029a6:	4b38      	ldr	r3, [pc, #224]	; (8002a88 <dec_set_env+0xe4>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b03      	cmp	r3, #3
 80029ac:	d819      	bhi.n	80029e2 <dec_set_env+0x3e>
 80029ae:	e8df f003 	tbb	[pc, r3]
 80029b2:	4302      	.short	0x4302
 80029b4:	1b34      	.short	0x1b34
		op_attack[fsm_env_op] -= inc_dec;
 80029b6:	4b35      	ldr	r3, [pc, #212]	; (8002a8c <dec_set_env+0xe8>)
 80029b8:	4835      	ldr	r0, [pc, #212]	; (8002a90 <dec_set_env+0xec>)
 80029ba:	781a      	ldrb	r2, [r3, #0]
 80029bc:	4935      	ldr	r1, [pc, #212]	; (8002a94 <dec_set_env+0xf0>)
 80029be:	5c83      	ldrb	r3, [r0, r2]
 80029c0:	7809      	ldrb	r1, [r1, #0]
 80029c2:	1a5b      	subs	r3, r3, r1
 80029c4:	b2db      	uxtb	r3, r3
		if (op_attack[fsm_env_op] > ENV_MAX_RATE || op_attack[fsm_env_op] == 0x00) {
 80029c6:	1e59      	subs	r1, r3, #1
 80029c8:	0609      	lsls	r1, r1, #24
 80029ca:	d453      	bmi.n	8002a74 <dec_set_env+0xd0>
 80029cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029d0:	f1c3 0481 	rsb	r4, r3, #129	; 0x81
 80029d4:	b2a4      	uxth	r4, r4
		op_attack[fsm_env_op] -= inc_dec;
 80029d6:	5483      	strb	r3, [r0, r2]
 80029d8:	fbb1 f3f4 	udiv	r3, r1, r4
		op_attack_inc[fsm_env_op] = calculate_env_inc(op_attack[fsm_env_op]);
 80029dc:	492e      	ldr	r1, [pc, #184]	; (8002a98 <dec_set_env+0xf4>)
 80029de:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
}
 80029e2:	bc10      	pop	{r4}
	display_update_menu_env_op();
 80029e4:	f7ff beea 	b.w	80027bc <display_update_menu_env_op>
		op_release[fsm_env_op] -= inc_dec;
 80029e8:	4b28      	ldr	r3, [pc, #160]	; (8002a8c <dec_set_env+0xe8>)
 80029ea:	482c      	ldr	r0, [pc, #176]	; (8002a9c <dec_set_env+0xf8>)
 80029ec:	781a      	ldrb	r2, [r3, #0]
 80029ee:	4929      	ldr	r1, [pc, #164]	; (8002a94 <dec_set_env+0xf0>)
 80029f0:	5c83      	ldrb	r3, [r0, r2]
 80029f2:	7809      	ldrb	r1, [r1, #0]
 80029f4:	1a5b      	subs	r3, r3, r1
 80029f6:	b2db      	uxtb	r3, r3
		if (op_release[fsm_env_op] > ENV_MAX_RATE || op_release[fsm_env_op] == 0x00) {
 80029f8:	1e59      	subs	r1, r3, #1
 80029fa:	0609      	lsls	r1, r1, #24
 80029fc:	d435      	bmi.n	8002a6a <dec_set_env+0xc6>
 80029fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a02:	f1c3 0481 	rsb	r4, r3, #129	; 0x81
 8002a06:	b2a4      	uxth	r4, r4
		op_release[fsm_env_op] -= inc_dec;
 8002a08:	5483      	strb	r3, [r0, r2]
 8002a0a:	fbb1 f3f4 	udiv	r3, r1, r4
		op_release_inc[fsm_env_op] = calculate_env_inc(op_release[fsm_env_op]);
 8002a0e:	4924      	ldr	r1, [pc, #144]	; (8002aa0 <dec_set_env+0xfc>)
}
 8002a10:	bc10      	pop	{r4}
		op_release_inc[fsm_env_op] = calculate_env_inc(op_release[fsm_env_op]);
 8002a12:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
	display_update_menu_env_op();
 8002a16:	f7ff bed1 	b.w	80027bc <display_update_menu_env_op>
		op_sustain[fsm_env_op] -= inc_dec;
 8002a1a:	4b1c      	ldr	r3, [pc, #112]	; (8002a8c <dec_set_env+0xe8>)
 8002a1c:	4921      	ldr	r1, [pc, #132]	; (8002aa4 <dec_set_env+0x100>)
 8002a1e:	781a      	ldrb	r2, [r3, #0]
 8002a20:	481c      	ldr	r0, [pc, #112]	; (8002a94 <dec_set_env+0xf0>)
 8002a22:	5c8b      	ldrb	r3, [r1, r2]
 8002a24:	7800      	ldrb	r0, [r0, #0]
 8002a26:	1a1b      	subs	r3, r3, r0
 8002a28:	b2db      	uxtb	r3, r3
		if (op_sustain[fsm_env_op] > MAX_VOLUME) {
 8002a2a:	2b80      	cmp	r3, #128	; 0x80
			op_sustain[fsm_env_op] = 0x00;
 8002a2c:	bf88      	it	hi
 8002a2e:	2300      	movhi	r3, #0
 8002a30:	548b      	strb	r3, [r1, r2]
}
 8002a32:	bc10      	pop	{r4}
	display_update_menu_env_op();
 8002a34:	f7ff bec2 	b.w	80027bc <display_update_menu_env_op>
		op_decay[fsm_env_op] -= inc_dec;
 8002a38:	4b14      	ldr	r3, [pc, #80]	; (8002a8c <dec_set_env+0xe8>)
 8002a3a:	481b      	ldr	r0, [pc, #108]	; (8002aa8 <dec_set_env+0x104>)
 8002a3c:	781a      	ldrb	r2, [r3, #0]
 8002a3e:	4915      	ldr	r1, [pc, #84]	; (8002a94 <dec_set_env+0xf0>)
 8002a40:	5c83      	ldrb	r3, [r0, r2]
 8002a42:	7809      	ldrb	r1, [r1, #0]
 8002a44:	1a5b      	subs	r3, r3, r1
 8002a46:	b2db      	uxtb	r3, r3
		if (op_decay[fsm_env_op] > ENV_MAX_RATE || op_decay[fsm_env_op] == 0x00) {
 8002a48:	1e59      	subs	r1, r3, #1
 8002a4a:	060c      	lsls	r4, r1, #24
 8002a4c:	d417      	bmi.n	8002a7e <dec_set_env+0xda>
 8002a4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a52:	f1c3 0481 	rsb	r4, r3, #129	; 0x81
 8002a56:	b2a4      	uxth	r4, r4
		op_decay[fsm_env_op] -= inc_dec;
 8002a58:	5483      	strb	r3, [r0, r2]
 8002a5a:	fbb1 f3f4 	udiv	r3, r1, r4
		op_decay_inc[fsm_env_op] = calculate_env_inc(op_decay[fsm_env_op]);
 8002a5e:	4913      	ldr	r1, [pc, #76]	; (8002aac <dec_set_env+0x108>)
}
 8002a60:	bc10      	pop	{r4}
		op_decay_inc[fsm_env_op] = calculate_env_inc(op_decay[fsm_env_op]);
 8002a62:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
	display_update_menu_env_op();
 8002a66:	f7ff bea9 	b.w	80027bc <display_update_menu_env_op>
			op_release[fsm_env_op] = 0x01;
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a70:	5481      	strb	r1, [r0, r2]
 8002a72:	e7cc      	b.n	8002a0e <dec_set_env+0x6a>
			op_attack[fsm_env_op] = 0x01;
 8002a74:	2101      	movs	r1, #1
 8002a76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a7a:	5481      	strb	r1, [r0, r2]
 8002a7c:	e7ae      	b.n	80029dc <dec_set_env+0x38>
			op_decay[fsm_env_op] = 0x01;
 8002a7e:	2101      	movs	r1, #1
 8002a80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a84:	5481      	strb	r1, [r0, r2]
 8002a86:	e7ea      	b.n	8002a5e <dec_set_env+0xba>
 8002a88:	20000ac8 	.word	0x20000ac8
 8002a8c:	20000bf9 	.word	0x20000bf9
 8002a90:	20000a8c 	.word	0x20000a8c
 8002a94:	20000b20 	.word	0x20000b20
 8002a98:	20000aac 	.word	0x20000aac
 8002a9c:	20000a88 	.word	0x20000a88
 8002aa0:	20000a90 	.word	0x20000a90
 8002aa4:	20000a80 	.word	0x20000a80
 8002aa8:	20000ab8 	.word	0x20000ab8
 8002aac:	20000aa0 	.word	0x20000aa0

08002ab0 <temp_set_env>:
 8002ab0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
void temp_set_env() {
 8002ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	temp2 = temp[0];
 8002ab8:	4823      	ldr	r0, [pc, #140]	; (8002b48 <temp_set_env+0x98>)
	temp[0] = op_attack[fsm_env_op];
 8002aba:	2400      	movs	r4, #0
	temp2 = temp[0];
 8002abc:	f890 c000 	ldrb.w	ip, [r0]
	temp2 = temp[1];
 8002ac0:	7847      	ldrb	r7, [r0, #1]
 8002ac2:	f1cc 0581 	rsb	r5, ip, #129	; 0x81
 8002ac6:	b2ad      	uxth	r5, r5
 8002ac8:	fbb2 f5f5 	udiv	r5, r2, r5
	temp2 = temp[3];
 8002acc:	78c6      	ldrb	r6, [r0, #3]
 8002ace:	f1c7 0181 	rsb	r1, r7, #129	; 0x81
 8002ad2:	f1c6 0381 	rsb	r3, r6, #129	; 0x81
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	b289      	uxth	r1, r1
 8002ada:	fbb2 f1f1 	udiv	r1, r2, r1
 8002ade:	fbb2 f2f3 	udiv	r2, r2, r3
	temp[0] = op_attack[fsm_env_op];
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	; (8002b4c <temp_set_env+0x9c>)
 8002ae4:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8002b5c <temp_set_env+0xac>
 8002ae8:	781b      	ldrb	r3, [r3, #0]
	temp[1] = op_decay[fsm_env_op];
 8002aea:	f8df e074 	ldr.w	lr, [pc, #116]	; 8002b60 <temp_set_env+0xb0>
	op_attack_inc[fsm_env_op] = calculate_env_inc(op_attack[fsm_env_op]);
 8002aee:	f8df a074 	ldr.w	sl, [pc, #116]	; 8002b64 <temp_set_env+0xb4>
	temp[0] = op_attack[fsm_env_op];
 8002af2:	f818 9003 	ldrb.w	r9, [r8, r3]
 8002af6:	f82a 5013 	strh.w	r5, [sl, r3, lsl #1]
	op_attack[fsm_env_op] = temp2;
 8002afa:	f808 c003 	strb.w	ip, [r8, r3]
	temp[2] = op_sustain[fsm_env_op];
 8002afe:	4d14      	ldr	r5, [pc, #80]	; (8002b50 <temp_set_env+0xa0>)
	temp[1] = op_decay[fsm_env_op];
 8002b00:	f81e 8003 	ldrb.w	r8, [lr, r3]
	temp[3] = op_release[fsm_env_op];
 8002b04:	f8df c060 	ldr.w	ip, [pc, #96]	; 8002b68 <temp_set_env+0xb8>
	temp[0] = op_attack[fsm_env_op];
 8002b08:	f369 0407 	bfi	r4, r9, #0, #8
 8002b0c:	f368 240f 	bfi	r4, r8, #8, #8
	temp[2] = op_sustain[fsm_env_op];
 8002b10:	f815 8003 	ldrb.w	r8, [r5, r3]
	op_decay[fsm_env_op] = temp2;
 8002b14:	f80e 7003 	strb.w	r7, [lr, r3]
	temp[0] = op_attack[fsm_env_op];
 8002b18:	f81c e003 	ldrb.w	lr, [ip, r3]
 8002b1c:	f368 4417 	bfi	r4, r8, #16, #8
	op_release[fsm_env_op] = temp2;
 8002b20:	f80c 6003 	strb.w	r6, [ip, r3]
	op_sustain[fsm_env_op] = temp2;
 8002b24:	f890 c002 	ldrb.w	ip, [r0, #2]
	op_decay_inc[fsm_env_op] = calculate_env_inc(op_decay[fsm_env_op]);
 8002b28:	4f0a      	ldr	r7, [pc, #40]	; (8002b54 <temp_set_env+0xa4>)
	op_release_inc[fsm_env_op] = calculate_env_inc(op_release[fsm_env_op]);
 8002b2a:	4e0b      	ldr	r6, [pc, #44]	; (8002b58 <temp_set_env+0xa8>)
	temp[0] = op_attack[fsm_env_op];
 8002b2c:	f36e 641f 	bfi	r4, lr, #24, #8
 8002b30:	6004      	str	r4, [r0, #0]
	op_sustain[fsm_env_op] = temp2;
 8002b32:	f805 c003 	strb.w	ip, [r5, r3]
 8002b36:	f827 1013 	strh.w	r1, [r7, r3, lsl #1]
 8002b3a:	f826 2013 	strh.w	r2, [r6, r3, lsl #1]
}
 8002b3e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	display_update_menu_env_op();
 8002b42:	f7ff be3b 	b.w	80027bc <display_update_menu_env_op>
 8002b46:	bf00      	nop
 8002b48:	20000bf4 	.word	0x20000bf4
 8002b4c:	20000bf9 	.word	0x20000bf9
 8002b50:	20000a80 	.word	0x20000a80
 8002b54:	20000aa0 	.word	0x20000aa0
 8002b58:	20000a90 	.word	0x20000a90
 8002b5c:	20000a8c 	.word	0x20000a8c
 8002b60:	20000ab8 	.word	0x20000ab8
 8002b64:	20000aac 	.word	0x20000aac
 8002b68:	20000a88 	.word	0x20000a88

08002b6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b6c:	480c      	ldr	r0, [pc, #48]	; (8002ba0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b6e:	490d      	ldr	r1, [pc, #52]	; (8002ba4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b70:	4a0d      	ldr	r2, [pc, #52]	; (8002ba8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b74:	e002      	b.n	8002b7c <LoopCopyDataInit>

08002b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b7a:	3304      	adds	r3, #4

08002b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b80:	d3f9      	bcc.n	8002b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b82:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b84:	4c0a      	ldr	r4, [pc, #40]	; (8002bb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b88:	e001      	b.n	8002b8e <LoopFillZerobss>

08002b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b8c:	3204      	adds	r2, #4

08002b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b90:	d3fb      	bcc.n	8002b8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b92:	f7fe fe83 	bl	800189c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b96:	f002 fab1 	bl	80050fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b9a:	f7fd fb39 	bl	8000210 <main>
  bx lr
 8002b9e:	4770      	bx	lr
  ldr r0, =_sdata
 8002ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ba4:	200008a4 	.word	0x200008a4
  ldr r2, =_sidata
 8002ba8:	080068a0 	.word	0x080068a0
  ldr r2, =_sbss
 8002bac:	200008a4 	.word	0x200008a4
  ldr r4, =_ebss
 8002bb0:	200015b4 	.word	0x200015b4

08002bb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bb4:	e7fe      	b.n	8002bb4 <ADC1_2_IRQHandler>
	...

08002bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bbe:	4a0d      	ldr	r2, [pc, #52]	; (8002bf4 <HAL_InitTick+0x3c>)
{
 8002bc0:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc2:	7811      	ldrb	r1, [r2, #0]
 8002bc4:	4a0c      	ldr	r2, [pc, #48]	; (8002bf8 <HAL_InitTick+0x40>)
 8002bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	fbb2 f0f3 	udiv	r0, r2, r3
 8002bd0:	f000 f8a4 	bl	8002d1c <HAL_SYSTICK_Config>
 8002bd4:	b908      	cbnz	r0, 8002bda <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bd6:	2d0f      	cmp	r5, #15
 8002bd8:	d901      	bls.n	8002bde <HAL_InitTick+0x26>
    return HAL_ERROR;
 8002bda:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002bdc:	bd38      	pop	{r3, r4, r5, pc}
 8002bde:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002be0:	4602      	mov	r2, r0
 8002be2:	4629      	mov	r1, r5
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f000 f852 	bl	8002c90 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <HAL_InitTick+0x44>)
 8002bee:	4620      	mov	r0, r4
 8002bf0:	601d      	str	r5, [r3, #0]
}
 8002bf2:	bd38      	pop	{r3, r4, r5, pc}
 8002bf4:	2000089c 	.word	0x2000089c
 8002bf8:	20000000 	.word	0x20000000
 8002bfc:	200008a0 	.word	0x200008a0

08002c00 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c00:	4a07      	ldr	r2, [pc, #28]	; (8002c20 <HAL_Init+0x20>)
{
 8002c02:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c04:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c06:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c08:	f043 0310 	orr.w	r3, r3, #16
 8002c0c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c0e:	f000 f82d 	bl	8002c6c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c12:	2000      	movs	r0, #0
 8002c14:	f7ff ffd0 	bl	8002bb8 <HAL_InitTick>
  HAL_MspInit();
 8002c18:	f7fd fdd6 	bl	80007c8 <HAL_MspInit>
}
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	bd08      	pop	{r3, pc}
 8002c20:	40022000 	.word	0x40022000

08002c24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002c24:	4a03      	ldr	r2, [pc, #12]	; (8002c34 <HAL_IncTick+0x10>)
 8002c26:	4b04      	ldr	r3, [pc, #16]	; (8002c38 <HAL_IncTick+0x14>)
 8002c28:	6811      	ldr	r1, [r2, #0]
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	440b      	add	r3, r1
 8002c2e:	6013      	str	r3, [r2, #0]
}
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	200015b0 	.word	0x200015b0
 8002c38:	2000089c 	.word	0x2000089c

08002c3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002c3c:	4b01      	ldr	r3, [pc, #4]	; (8002c44 <HAL_GetTick+0x8>)
 8002c3e:	6818      	ldr	r0, [r3, #0]
}
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	200015b0 	.word	0x200015b0

08002c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c48:	b538      	push	{r3, r4, r5, lr}
 8002c4a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff fff6 	bl	8002c3c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c50:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002c52:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002c54:	d002      	beq.n	8002c5c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c56:	4b04      	ldr	r3, [pc, #16]	; (8002c68 <HAL_Delay+0x20>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c5c:	f7ff ffee 	bl	8002c3c <HAL_GetTick>
 8002c60:	1b40      	subs	r0, r0, r5
 8002c62:	42a0      	cmp	r0, r4
 8002c64:	d3fa      	bcc.n	8002c5c <HAL_Delay+0x14>
  {
  }
}
 8002c66:	bd38      	pop	{r3, r4, r5, pc}
 8002c68:	2000089c 	.word	0x2000089c

08002c6c <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6c:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c70:	4a06      	ldr	r2, [pc, #24]	; (8002c8c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c72:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c74:	68d0      	ldr	r0, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c7a:	4008      	ands	r0, r1
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c7c:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002c7e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002c86:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c90:	4b19      	ldr	r3, [pc, #100]	; (8002cf8 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c92:	b430      	push	{r4, r5}
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c9a:	f1c3 0507 	rsb	r5, r3, #7
 8002c9e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ca0:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca4:	bf28      	it	cs
 8002ca6:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ca8:	2c06      	cmp	r4, #6
 8002caa:	d919      	bls.n	8002ce0 <HAL_NVIC_SetPriority+0x50>
 8002cac:	f04f 34ff 	mov.w	r4, #4294967295
 8002cb0:	3b03      	subs	r3, #3
 8002cb2:	409c      	lsls	r4, r3
 8002cb4:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	f04f 34ff 	mov.w	r4, #4294967295
 8002cbc:	40ac      	lsls	r4, r5
 8002cbe:	ea21 0104 	bic.w	r1, r1, r4
 8002cc2:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002cc4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002cca:	db0c      	blt.n	8002ce6 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ccc:	0109      	lsls	r1, r1, #4
 8002cce:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002cd2:	b2c9      	uxtb	r1, r1
 8002cd4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002cd8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002cdc:	bc30      	pop	{r4, r5}
 8002cde:	4770      	bx	lr
 8002ce0:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	e7e8      	b.n	8002cb8 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce6:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_NVIC_SetPriority+0x6c>)
 8002ce8:	f000 000f 	and.w	r0, r0, #15
 8002cec:	0109      	lsls	r1, r1, #4
 8002cee:	b2c9      	uxtb	r1, r1
 8002cf0:	4403      	add	r3, r0
 8002cf2:	7619      	strb	r1, [r3, #24]
 8002cf4:	bc30      	pop	{r4, r5}
 8002cf6:	4770      	bx	lr
 8002cf8:	e000ed00 	.word	0xe000ed00
 8002cfc:	e000ecfc 	.word	0xe000ecfc

08002d00 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002d00:	2800      	cmp	r0, #0
 8002d02:	db07      	blt.n	8002d14 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d04:	2301      	movs	r3, #1
 8002d06:	f000 011f 	and.w	r1, r0, #31
 8002d0a:	4a03      	ldr	r2, [pc, #12]	; (8002d18 <HAL_NVIC_EnableIRQ+0x18>)
 8002d0c:	408b      	lsls	r3, r1
 8002d0e:	0940      	lsrs	r0, r0, #5
 8002d10:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	e000e100 	.word	0xe000e100

08002d1c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d1c:	3801      	subs	r0, #1
 8002d1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002d22:	d20d      	bcs.n	8002d40 <HAL_SYSTICK_Config+0x24>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d24:	b430      	push	{r4, r5}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d26:	25f0      	movs	r5, #240	; 0xf0
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d28:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d2a:	2107      	movs	r1, #7
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d2c:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_SYSTICK_Config+0x28>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2e:	4c06      	ldr	r4, [pc, #24]	; (8002d48 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d30:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d32:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d36:	4610      	mov	r0, r2
   return SysTick_Config(TicksNumb);
}
 8002d38:	bc30      	pop	{r4, r5}
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d3a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d3c:	6019      	str	r1, [r3, #0]
 8002d3e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002d40:	2001      	movs	r0, #1
 8002d42:	4770      	bx	lr
 8002d44:	e000e010 	.word	0xe000e010
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d4c:	b340      	cbz	r0, 8002da0 <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d4e:	4603      	mov	r3, r0
{
 8002d50:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d52:	e9d0 2601 	ldrd	r2, r6, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d56:	f44f 7580 	mov.w	r5, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d5a:	2400      	movs	r4, #0
  tmp |=  hdma->Init.Direction        |
 8002d5c:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d5e:	68de      	ldr	r6, [r3, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d60:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d62:	4332      	orrs	r2, r6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d64:	490f      	ldr	r1, [pc, #60]	; (8002da4 <HAL_DMA_Init+0x58>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d66:	691e      	ldr	r6, [r3, #16]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d68:	4f0f      	ldr	r7, [pc, #60]	; (8002da8 <HAL_DMA_Init+0x5c>)
 8002d6a:	4401      	add	r1, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6c:	4332      	orrs	r2, r6
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d6e:	695e      	ldr	r6, [r3, #20]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d70:	fba7 7101 	umull	r7, r1, r7, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d74:	4332      	orrs	r2, r6
 8002d76:	699e      	ldr	r6, [r3, #24]
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d78:	69df      	ldr	r7, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7a:	4332      	orrs	r2, r6
  tmp = hdma->Instance->CCR;
 8002d7c:	6806      	ldr	r6, [r0, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d7e:	0909      	lsrs	r1, r1, #4
 8002d80:	0089      	lsls	r1, r1, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d82:	f426 567f 	bic.w	r6, r6, #16320	; 0x3fc0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d86:	433a      	orrs	r2, r7
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d88:	f026 0630 	bic.w	r6, r6, #48	; 0x30
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d8c:	6419      	str	r1, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d8e:	4907      	ldr	r1, [pc, #28]	; (8002dac <HAL_DMA_Init+0x60>)
  tmp |=  hdma->Init.Direction        |
 8002d90:	4332      	orrs	r2, r6
  hdma->DmaBaseAddress = DMA1;
 8002d92:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = tmp;
 8002d94:	6002      	str	r2, [r0, #0]
  hdma->Lock = HAL_UNLOCKED;
 8002d96:	841d      	strh	r5, [r3, #32]

  return HAL_OK;
 8002d98:	4620      	mov	r0, r4
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d9a:	639c      	str	r4, [r3, #56]	; 0x38
}
 8002d9c:	bcf0      	pop	{r4, r5, r6, r7}
 8002d9e:	4770      	bx	lr
    return HAL_ERROR;
 8002da0:	2001      	movs	r0, #1
}
 8002da2:	4770      	bx	lr
 8002da4:	bffdfff8 	.word	0xbffdfff8
 8002da8:	cccccccd 	.word	0xcccccccd
 8002dac:	40020000 	.word	0x40020000

08002db0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002db0:	b4f0      	push	{r4, r5, r6, r7}
 8002db2:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002db4:	f890 0020 	ldrb.w	r0, [r0, #32]
 8002db8:	2801      	cmp	r0, #1
 8002dba:	d038      	beq.n	8002e2e <HAL_DMA_Start_IT+0x7e>
 8002dbc:	2501      	movs	r5, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002dbe:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002dc2:	f884 5020 	strb.w	r5, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002dc6:	42a8      	cmp	r0, r5
 8002dc8:	d005      	beq.n	8002dd6 <HAL_DMA_Start_IT+0x26>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002dca:	2300      	movs	r3, #0
 8002dcc:	f884 3020 	strb.w	r3, [r4, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002dd0:	2002      	movs	r0, #2
  }    
  return status;
}
 8002dd2:	bcf0      	pop	{r4, r5, r6, r7}
 8002dd4:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dd6:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dd8:	2600      	movs	r6, #0
    __HAL_DMA_DISABLE(hdma);
 8002dda:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ddc:	f884 7021 	strb.w	r7, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002de0:	63a6      	str	r6, [r4, #56]	; 0x38
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002de2:	6c27      	ldr	r7, [r4, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8002de4:	682e      	ldr	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002de6:	40b8      	lsls	r0, r7
    __HAL_DMA_DISABLE(hdma);
 8002de8:	f026 0601 	bic.w	r6, r6, #1
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dec:	6be7      	ldr	r7, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002dee:	602e      	str	r6, [r5, #0]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002df0:	6866      	ldr	r6, [r4, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002df2:	6078      	str	r0, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002df4:	606b      	str	r3, [r5, #4]
    if(NULL != hdma->XferHalfCpltCallback)
 8002df6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002df8:	2e10      	cmp	r6, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002dfa:	bf0b      	itete	eq
 8002dfc:	60aa      	streq	r2, [r5, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002dfe:	60a9      	strne	r1, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002e00:	60e9      	streq	r1, [r5, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002e02:	60ea      	strne	r2, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8002e04:	b153      	cbz	r3, 8002e1c <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e06:	682b      	ldr	r3, [r5, #0]
 8002e08:	f043 030e 	orr.w	r3, r3, #14
 8002e0c:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8002e0e:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e10:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	602b      	str	r3, [r5, #0]
}
 8002e18:	bcf0      	pop	{r4, r5, r6, r7}
 8002e1a:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e1c:	682b      	ldr	r3, [r5, #0]
 8002e1e:	f023 0304 	bic.w	r3, r3, #4
 8002e22:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e24:	682b      	ldr	r3, [r5, #0]
 8002e26:	f043 030a 	orr.w	r3, r3, #10
 8002e2a:	602b      	str	r3, [r5, #0]
 8002e2c:	e7ef      	b.n	8002e0e <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8002e2e:	2002      	movs	r0, #2
}
 8002e30:	bcf0      	pop	{r4, r5, r6, r7}
 8002e32:	4770      	bx	lr

08002e34 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e34:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{  
 8002e38:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e3a:	2a02      	cmp	r2, #2
 8002e3c:	d003      	beq.n	8002e46 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e3e:	2204      	movs	r2, #4
    status = HAL_ERROR;
 8002e40:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e42:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002e44:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e46:	6802      	ldr	r2, [r0, #0]
{  
 8002e48:	b510      	push	{r4, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e4a:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e4c:	481b      	ldr	r0, [pc, #108]	; (8002ebc <HAL_DMA_Abort_IT+0x88>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e4e:	f021 010e 	bic.w	r1, r1, #14
 8002e52:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002e54:	6811      	ldr	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e56:	4282      	cmp	r2, r0
    __HAL_DMA_DISABLE(hdma);
 8002e58:	f021 0101 	bic.w	r1, r1, #1
 8002e5c:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e5e:	d021      	beq.n	8002ea4 <HAL_DMA_Abort_IT+0x70>
 8002e60:	4917      	ldr	r1, [pc, #92]	; (8002ec0 <HAL_DMA_Abort_IT+0x8c>)
 8002e62:	428a      	cmp	r2, r1
 8002e64:	d01a      	beq.n	8002e9c <HAL_DMA_Abort_IT+0x68>
 8002e66:	3114      	adds	r1, #20
 8002e68:	428a      	cmp	r2, r1
 8002e6a:	d01d      	beq.n	8002ea8 <HAL_DMA_Abort_IT+0x74>
 8002e6c:	3114      	adds	r1, #20
 8002e6e:	428a      	cmp	r2, r1
 8002e70:	d01d      	beq.n	8002eae <HAL_DMA_Abort_IT+0x7a>
 8002e72:	3114      	adds	r1, #20
 8002e74:	428a      	cmp	r2, r1
 8002e76:	d01d      	beq.n	8002eb4 <HAL_DMA_Abort_IT+0x80>
 8002e78:	3114      	adds	r1, #20
 8002e7a:	428a      	cmp	r2, r1
 8002e7c:	bf0c      	ite	eq
 8002e7e:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
 8002e82:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
    __HAL_UNLOCK(hdma);
 8002e86:	f44f 7080 	mov.w	r0, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e8a:	4c0e      	ldr	r4, [pc, #56]	; (8002ec4 <HAL_DMA_Abort_IT+0x90>)
    if(hdma->XferAbortCallback != NULL)
 8002e8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e8e:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8002e90:	8418      	strh	r0, [r3, #32]
    if(hdma->XferAbortCallback != NULL)
 8002e92:	b129      	cbz	r1, 8002ea0 <HAL_DMA_Abort_IT+0x6c>
      hdma->XferAbortCallback(hdma);
 8002e94:	4618      	mov	r0, r3
 8002e96:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 8002e98:	2000      	movs	r0, #0
}
 8002e9a:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e9c:	2210      	movs	r2, #16
 8002e9e:	e7f2      	b.n	8002e86 <HAL_DMA_Abort_IT+0x52>
  HAL_StatusTypeDef status = HAL_OK;
 8002ea0:	4608      	mov	r0, r1
}
 8002ea2:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	e7ee      	b.n	8002e86 <HAL_DMA_Abort_IT+0x52>
 8002ea8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eac:	e7eb      	b.n	8002e86 <HAL_DMA_Abort_IT+0x52>
 8002eae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002eb2:	e7e8      	b.n	8002e86 <HAL_DMA_Abort_IT+0x52>
 8002eb4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002eb8:	e7e5      	b.n	8002e86 <HAL_DMA_Abort_IT+0x52>
 8002eba:	bf00      	nop
 8002ebc:	40020008 	.word	0x40020008
 8002ec0:	4002001c 	.word	0x4002001c
 8002ec4:	40020000 	.word	0x40020000

08002ec8 <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ec8:	2204      	movs	r2, #4
{
 8002eca:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ecc:	e9d0 610f 	ldrd	r6, r1, [r0, #60]	; 0x3c
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ed0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002ed2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ed4:	408a      	lsls	r2, r1
 8002ed6:	4222      	tst	r2, r4
  uint32_t source_it = hdma->Instance->CCR;
 8002ed8:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002eda:	d01f      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x54>
 8002edc:	076a      	lsls	r2, r5, #29
 8002ede:	d51d      	bpl.n	8002f1c <HAL_DMA_IRQHandler+0x54>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	0691      	lsls	r1, r2, #26
 8002ee4:	d403      	bmi.n	8002eee <HAL_DMA_IRQHandler+0x26>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	f022 0204 	bic.w	r2, r2, #4
 8002eec:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002eee:	4a3e      	ldr	r2, [pc, #248]	; (8002fe8 <HAL_DMA_IRQHandler+0x120>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d05a      	beq.n	8002faa <HAL_DMA_IRQHandler+0xe2>
 8002ef4:	3214      	adds	r2, #20
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d05f      	beq.n	8002fba <HAL_DMA_IRQHandler+0xf2>
 8002efa:	3214      	adds	r2, #20
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d066      	beq.n	8002fce <HAL_DMA_IRQHandler+0x106>
 8002f00:	3214      	adds	r2, #20
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d069      	beq.n	8002fda <HAL_DMA_IRQHandler+0x112>
 8002f06:	3214      	adds	r2, #20
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d05b      	beq.n	8002fc4 <HAL_DMA_IRQHandler+0xfc>
 8002f0c:	3214      	adds	r2, #20
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	bf0c      	ite	eq
 8002f12:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8002f16:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8002f1a:	e047      	b.n	8002fac <HAL_DMA_IRQHandler+0xe4>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	408a      	lsls	r2, r1
 8002f20:	4222      	tst	r2, r4
 8002f22:	d022      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xa2>
 8002f24:	07aa      	lsls	r2, r5, #30
 8002f26:	d520      	bpl.n	8002f6a <HAL_DMA_IRQHandler+0xa2>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	0691      	lsls	r1, r2, #26
 8002f2c:	d406      	bmi.n	8002f3c <HAL_DMA_IRQHandler+0x74>
      hdma->State = HAL_DMA_STATE_READY;
 8002f2e:	2101      	movs	r1, #1
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	f022 020a 	bic.w	r2, r2, #10
 8002f36:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002f38:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f3c:	4a2a      	ldr	r2, [pc, #168]	; (8002fe8 <HAL_DMA_IRQHandler+0x120>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d029      	beq.n	8002f96 <HAL_DMA_IRQHandler+0xce>
 8002f42:	3214      	adds	r2, #20
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d040      	beq.n	8002fca <HAL_DMA_IRQHandler+0x102>
 8002f48:	3214      	adds	r2, #20
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d042      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x10c>
 8002f4e:	3214      	adds	r2, #20
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d034      	beq.n	8002fbe <HAL_DMA_IRQHandler+0xf6>
 8002f54:	3214      	adds	r2, #20
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d042      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x118>
 8002f5a:	3214      	adds	r2, #20
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	bf0c      	ite	eq
 8002f60:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8002f64:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8002f68:	e016      	b.n	8002f98 <HAL_DMA_IRQHandler+0xd0>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f6a:	2208      	movs	r2, #8
 8002f6c:	408a      	lsls	r2, r1
 8002f6e:	4222      	tst	r2, r4
 8002f70:	d019      	beq.n	8002fa6 <HAL_DMA_IRQHandler+0xde>
 8002f72:	072a      	lsls	r2, r5, #28
 8002f74:	d517      	bpl.n	8002fa6 <HAL_DMA_IRQHandler+0xde>
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f76:	2401      	movs	r4, #1
    __HAL_UNLOCK(hdma);
 8002f78:	f44f 7580 	mov.w	r5, #256	; 0x100
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f7c:	681a      	ldr	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f7e:	fa04 f101 	lsl.w	r1, r4, r1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f82:	f022 020e 	bic.w	r2, r2, #14
 8002f86:	601a      	str	r2, [r3, #0]
    if (hdma->XferErrorCallback != NULL)
 8002f88:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f8a:	6071      	str	r1, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f8c:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002f8e:	8405      	strh	r5, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002f90:	b14b      	cbz	r3, 8002fa6 <HAL_DMA_IRQHandler+0xde>
}
 8002f92:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002f94:	4718      	bx	r3
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f96:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8002f98:	2100      	movs	r1, #0
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f9a:	4c14      	ldr	r4, [pc, #80]	; (8002fec <HAL_DMA_IRQHandler+0x124>)
    if(hdma->XferCpltCallback != NULL)
 8002f9c:	6a82      	ldr	r2, [r0, #40]	; 0x28
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f9e:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hdma);
 8002fa0:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002fa4:	b93a      	cbnz	r2, 8002fb6 <HAL_DMA_IRQHandler+0xee>
}
 8002fa6:	bc70      	pop	{r4, r5, r6}
 8002fa8:	4770      	bx	lr
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002faa:	2304      	movs	r3, #4
 8002fac:	490f      	ldr	r1, [pc, #60]	; (8002fec <HAL_DMA_IRQHandler+0x124>)
    if(hdma->XferHalfCpltCallback != NULL)
 8002fae:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fb0:	604b      	str	r3, [r1, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002fb2:	2a00      	cmp	r2, #0
 8002fb4:	d0f7      	beq.n	8002fa6 <HAL_DMA_IRQHandler+0xde>
}
 8002fb6:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002fb8:	4710      	bx	r2
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fba:	2340      	movs	r3, #64	; 0x40
 8002fbc:	e7f6      	b.n	8002fac <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fc2:	e7e9      	b.n	8002f98 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fc4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002fc8:	e7f0      	b.n	8002fac <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fca:	2320      	movs	r3, #32
 8002fcc:	e7e4      	b.n	8002f98 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fd2:	e7eb      	b.n	8002fac <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fd8:	e7de      	b.n	8002f98 <HAL_DMA_IRQHandler+0xd0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002fda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002fde:	e7e5      	b.n	8002fac <HAL_DMA_IRQHandler+0xe4>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002fe0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fe4:	e7d8      	b.n	8002f98 <HAL_DMA_IRQHandler+0xd0>
 8002fe6:	bf00      	nop
 8002fe8:	40020008 	.word	0x40020008
 8002fec:	40020000 	.word	0x40020000

08002ff0 <HAL_DMA_GetState>:
}
 8002ff0:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop

08002ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ffc:	680c      	ldr	r4, [r1, #0]
{
 8002ffe:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003000:	2c00      	cmp	r4, #0
 8003002:	f000 809e 	beq.w	8003142 <HAL_GPIO_Init+0x14a>
  uint32_t config = 0x00u;
 8003006:	2600      	movs	r6, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003008:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 8003200 <HAL_GPIO_Init+0x208>
  uint32_t position = 0x00u;
 800300c:	4633      	mov	r3, r6
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800300e:	4f77      	ldr	r7, [pc, #476]	; (80031ec <HAL_GPIO_Init+0x1f4>)
      switch (GPIO_Init->Mode)
 8003010:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8003204 <HAL_GPIO_Init+0x20c>
 8003014:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 8003208 <HAL_GPIO_Init+0x210>
 8003018:	9000      	str	r0, [sp, #0]
 800301a:	e004      	b.n	8003026 <HAL_GPIO_Init+0x2e>
        }
      }
    }

	position++;
 800301c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301e:	fa34 f203 	lsrs.w	r2, r4, r3
 8003022:	f000 808e 	beq.w	8003142 <HAL_GPIO_Init+0x14a>
    ioposition = (0x01uL << position);
 8003026:	2201      	movs	r2, #1
 8003028:	409a      	lsls	r2, r3
    if (iocurrent == ioposition)
 800302a:	ea32 0004 	bics.w	r0, r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800302e:	ea02 0504 	and.w	r5, r2, r4
    if (iocurrent == ioposition)
 8003032:	d1f3      	bne.n	800301c <HAL_GPIO_Init+0x24>
      switch (GPIO_Init->Mode)
 8003034:	684c      	ldr	r4, [r1, #4]
 8003036:	2c12      	cmp	r4, #18
 8003038:	f200 8086 	bhi.w	8003148 <HAL_GPIO_Init+0x150>
 800303c:	2c12      	cmp	r4, #18
 800303e:	d80c      	bhi.n	800305a <HAL_GPIO_Init+0x62>
 8003040:	e8df f004 	tbb	[pc, r4]
 8003044:	0abcbf8a 	.word	0x0abcbf8a
 8003048:	0b0b0b0b 	.word	0x0b0b0b0b
 800304c:	0b0b0b0b 	.word	0x0b0b0b0b
 8003050:	0b0b0b0b 	.word	0x0b0b0b0b
 8003054:	b90b      	.short	0xb90b
 8003056:	b6          	.byte	0xb6
 8003057:	00          	.byte	0x00
 8003058:	2600      	movs	r6, #0
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800305a:	2dff      	cmp	r5, #255	; 0xff
 800305c:	f200 8083 	bhi.w	8003166 <HAL_GPIO_Init+0x16e>
 8003060:	f8dd 9000 	ldr.w	r9, [sp]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003064:	ea4f 0a83 	mov.w	sl, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003068:	240f      	movs	r4, #15
 800306a:	f8d9 2000 	ldr.w	r2, [r9]
 800306e:	fa04 fb0a 	lsl.w	fp, r4, sl
 8003072:	ea22 020b 	bic.w	r2, r2, fp
 8003076:	fa06 fa0a 	lsl.w	sl, r6, sl
 800307a:	ea42 020a 	orr.w	r2, r2, sl
 800307e:	f8c9 2000 	str.w	r2, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003082:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8003086:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 800308a:	f000 808f 	beq.w	80031ac <HAL_GPIO_Init+0x1b4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800308e:	f8dc a018 	ldr.w	sl, [ip, #24]
 8003092:	f023 0203 	bic.w	r2, r3, #3
 8003096:	f04a 0a01 	orr.w	sl, sl, #1
 800309a:	f8cc a018 	str.w	sl, [ip, #24]
 800309e:	f8dc a018 	ldr.w	sl, [ip, #24]
 80030a2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80030a6:	f00a 0a01 	and.w	sl, sl, #1
 80030aa:	f8cd a00c 	str.w	sl, [sp, #12]
 80030ae:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030b2:	f003 0a03 	and.w	sl, r3, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030b6:	f8dd b00c 	ldr.w	fp, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030ba:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80030be:	f8d2 b008 	ldr.w	fp, [r2, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030c2:	fa04 f40a 	lsl.w	r4, r4, sl
 80030c6:	ea2b 0004 	bic.w	r0, fp, r4
 80030ca:	9001      	str	r0, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030cc:	9c00      	ldr	r4, [sp, #0]
 80030ce:	4848      	ldr	r0, [pc, #288]	; (80031f0 <HAL_GPIO_Init+0x1f8>)
 80030d0:	4284      	cmp	r4, r0
 80030d2:	d013      	beq.n	80030fc <HAL_GPIO_Init+0x104>
 80030d4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80030d8:	4284      	cmp	r4, r0
 80030da:	d07d      	beq.n	80031d8 <HAL_GPIO_Init+0x1e0>
 80030dc:	4845      	ldr	r0, [pc, #276]	; (80031f4 <HAL_GPIO_Init+0x1fc>)
 80030de:	4284      	cmp	r4, r0
 80030e0:	d071      	beq.n	80031c6 <HAL_GPIO_Init+0x1ce>
 80030e2:	4845      	ldr	r0, [pc, #276]	; (80031f8 <HAL_GPIO_Init+0x200>)
 80030e4:	4284      	cmp	r4, r0
 80030e6:	bf0c      	ite	eq
 80030e8:	f04f 0b03 	moveq.w	fp, #3
 80030ec:	f04f 0b04 	movne.w	fp, #4
 80030f0:	9801      	ldr	r0, [sp, #4]
 80030f2:	fa0b fa0a 	lsl.w	sl, fp, sl
 80030f6:	ea40 000a 	orr.w	r0, r0, sl
 80030fa:	9001      	str	r0, [sp, #4]
        AFIO->EXTICR[position >> 2u] = temp;
 80030fc:	9801      	ldr	r0, [sp, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030fe:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        AFIO->EXTICR[position >> 2u] = temp;
 8003102:	6090      	str	r0, [r2, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	bf14      	ite	ne
 8003108:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800310a:	43aa      	biceq	r2, r5
 800310c:	603a      	str	r2, [r7, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800310e:	687a      	ldr	r2, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003110:	f419 3f00 	tst.w	r9, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8003114:	bf14      	ite	ne
 8003116:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003118:	43aa      	biceq	r2, r5
 800311a:	607a      	str	r2, [r7, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800311c:	68ba      	ldr	r2, [r7, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800311e:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8003122:	bf14      	ite	ne
 8003124:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003126:	43aa      	biceq	r2, r5
 8003128:	60ba      	str	r2, [r7, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800312a:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800312e:	68fa      	ldr	r2, [r7, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003130:	d039      	beq.n	80031a6 <HAL_GPIO_Init+0x1ae>
          SET_BIT(EXTI->FTSR, iocurrent);
 8003132:	4315      	orrs	r5, r2
 8003134:	60fd      	str	r5, [r7, #12]
 8003136:	680c      	ldr	r4, [r1, #0]
	position++;
 8003138:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800313a:	fa34 f203 	lsrs.w	r2, r4, r3
 800313e:	f47f af72 	bne.w	8003026 <HAL_GPIO_Init+0x2e>
  }
}
 8003142:	b005      	add	sp, #20
 8003144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8003148:	4544      	cmp	r4, r8
 800314a:	d005      	beq.n	8003158 <HAL_GPIO_Init+0x160>
 800314c:	d913      	bls.n	8003176 <HAL_GPIO_Init+0x17e>
 800314e:	4574      	cmp	r4, lr
 8003150:	d002      	beq.n	8003158 <HAL_GPIO_Init+0x160>
 8003152:	482a      	ldr	r0, [pc, #168]	; (80031fc <HAL_GPIO_Init+0x204>)
 8003154:	4284      	cmp	r4, r0
 8003156:	d180      	bne.n	800305a <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003158:	688c      	ldr	r4, [r1, #8]
 800315a:	b9e4      	cbnz	r4, 8003196 <HAL_GPIO_Init+0x19e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800315c:	2dff      	cmp	r5, #255	; 0xff
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800315e:	f04f 0604 	mov.w	r6, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003162:	f67f af7d 	bls.w	8003060 <HAL_GPIO_Init+0x68>
 8003166:	9a00      	ldr	r2, [sp, #0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003168:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800316c:	f1aa 0a20 	sub.w	sl, sl, #32
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003170:	f102 0904 	add.w	r9, r2, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003174:	e778      	b.n	8003068 <HAL_GPIO_Init+0x70>
      switch (GPIO_Init->Mode)
 8003176:	f8df 9094 	ldr.w	r9, [pc, #148]	; 800320c <HAL_GPIO_Init+0x214>
 800317a:	454c      	cmp	r4, r9
 800317c:	d0ec      	beq.n	8003158 <HAL_GPIO_Init+0x160>
 800317e:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 8003182:	454c      	cmp	r4, r9
 8003184:	d0e8      	beq.n	8003158 <HAL_GPIO_Init+0x160>
 8003186:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 800318a:	454c      	cmp	r4, r9
 800318c:	f47f af65 	bne.w	800305a <HAL_GPIO_Init+0x62>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003190:	688c      	ldr	r4, [r1, #8]
 8003192:	2c00      	cmp	r4, #0
 8003194:	d0e2      	beq.n	800315c <HAL_GPIO_Init+0x164>
            GPIOx->BSRR = ioposition;
 8003196:	9800      	ldr	r0, [sp, #0]
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003198:	2c01      	cmp	r4, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800319a:	f04f 0608 	mov.w	r6, #8
            GPIOx->BSRR = ioposition;
 800319e:	bf0c      	ite	eq
 80031a0:	6102      	streq	r2, [r0, #16]
            GPIOx->BRR = ioposition;
 80031a2:	6142      	strne	r2, [r0, #20]
 80031a4:	e759      	b.n	800305a <HAL_GPIO_Init+0x62>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031a6:	ea22 0505 	bic.w	r5, r2, r5
 80031aa:	60fd      	str	r5, [r7, #12]
 80031ac:	680c      	ldr	r4, [r1, #0]
 80031ae:	e735      	b.n	800301c <HAL_GPIO_Init+0x24>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80031b0:	68ce      	ldr	r6, [r1, #12]
 80031b2:	360c      	adds	r6, #12
          break;
 80031b4:	e751      	b.n	800305a <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80031b6:	68ce      	ldr	r6, [r1, #12]
 80031b8:	3604      	adds	r6, #4
          break;
 80031ba:	e74e      	b.n	800305a <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80031bc:	68ce      	ldr	r6, [r1, #12]
 80031be:	3608      	adds	r6, #8
          break;
 80031c0:	e74b      	b.n	800305a <HAL_GPIO_Init+0x62>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80031c2:	68ce      	ldr	r6, [r1, #12]
          break;
 80031c4:	e749      	b.n	800305a <HAL_GPIO_Init+0x62>
 80031c6:	f04f 0b02 	mov.w	fp, #2
 80031ca:	9801      	ldr	r0, [sp, #4]
 80031cc:	fa0b fa0a 	lsl.w	sl, fp, sl
 80031d0:	ea40 000a 	orr.w	r0, r0, sl
 80031d4:	9001      	str	r0, [sp, #4]
 80031d6:	e791      	b.n	80030fc <HAL_GPIO_Init+0x104>
 80031d8:	f04f 0b01 	mov.w	fp, #1
 80031dc:	9801      	ldr	r0, [sp, #4]
 80031de:	fa0b fa0a 	lsl.w	sl, fp, sl
 80031e2:	ea40 000a 	orr.w	r0, r0, sl
 80031e6:	9001      	str	r0, [sp, #4]
 80031e8:	e788      	b.n	80030fc <HAL_GPIO_Init+0x104>
 80031ea:	bf00      	nop
 80031ec:	40010400 	.word	0x40010400
 80031f0:	40010800 	.word	0x40010800
 80031f4:	40011000 	.word	0x40011000
 80031f8:	40011400 	.word	0x40011400
 80031fc:	10320000 	.word	0x10320000
 8003200:	40021000 	.word	0x40021000
 8003204:	10220000 	.word	0x10220000
 8003208:	10310000 	.word	0x10310000
 800320c:	10120000 	.word	0x10120000

08003210 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003210:	b902      	cbnz	r2, 8003214 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003212:	0409      	lsls	r1, r1, #16
 8003214:	6101      	str	r1, [r0, #16]
  }
}
 8003216:	4770      	bx	lr

08003218 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003218:	4a04      	ldr	r2, [pc, #16]	; (800322c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800321a:	6951      	ldr	r1, [r2, #20]
 800321c:	4201      	tst	r1, r0
 800321e:	d100      	bne.n	8003222 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003220:	4770      	bx	lr
{
 8003222:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003224:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003226:	f7fd f913 	bl	8000450 <HAL_GPIO_EXTI_Callback>
  }
}
 800322a:	bd08      	pop	{r3, pc}
 800322c:	40010400 	.word	0x40010400

08003230 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003232:	4605      	mov	r5, r0
 8003234:	460e      	mov	r6, r1
 8003236:	4617      	mov	r7, r2
 8003238:	1c72      	adds	r2, r6, #1
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800323a:	682c      	ldr	r4, [r5, #0]
 800323c:	d003      	beq.n	8003246 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x16>
 800323e:	e009      	b.n	8003254 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x24>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003240:	6963      	ldr	r3, [r4, #20]
 8003242:	055b      	lsls	r3, r3, #21
 8003244:	d424      	bmi.n	8003290 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003246:	6963      	ldr	r3, [r4, #20]
 8003248:	43db      	mvns	r3, r3
 800324a:	f013 0308 	ands.w	r3, r3, #8
 800324e:	d1f7      	bne.n	8003240 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x10>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8003250:	4618      	mov	r0, r3
}
 8003252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003254:	6963      	ldr	r3, [r4, #20]
 8003256:	43db      	mvns	r3, r3
 8003258:	f013 0308 	ands.w	r3, r3, #8
 800325c:	d0f8      	beq.n	8003250 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800325e:	6963      	ldr	r3, [r4, #20]
 8003260:	0559      	lsls	r1, r3, #21
 8003262:	d415      	bmi.n	8003290 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003264:	f7ff fcea 	bl	8002c3c <HAL_GetTick>
 8003268:	1bc0      	subs	r0, r0, r7
 800326a:	4286      	cmp	r6, r0
 800326c:	d301      	bcc.n	8003272 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x42>
 800326e:	2e00      	cmp	r6, #0
 8003270:	d1e2      	bne.n	8003238 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003272:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003274:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003276:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003278:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800327c:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003280:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003282:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003286:	f043 0320 	orr.w	r3, r3, #32
        return HAL_ERROR;
 800328a:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800328c:	642b      	str	r3, [r5, #64]	; 0x40
}
 800328e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003290:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003292:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8003296:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003298:	6823      	ldr	r3, [r4, #0]
 800329a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800329e:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032a0:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80032a2:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032a4:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a8:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032ac:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80032ae:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032b2:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 80032b6:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032b8:	642b      	str	r3, [r5, #64]	; 0x40
}
 80032ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080032bc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80032bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032be:	4605      	mov	r5, r0
 80032c0:	460e      	mov	r6, r1
 80032c2:	4617      	mov	r7, r2
 80032c4:	1c72      	adds	r2, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032c6:	682c      	ldr	r4, [r5, #0]
 80032c8:	d003      	beq.n	80032d2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x16>
 80032ca:	e009      	b.n	80032e0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x24>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032cc:	6963      	ldr	r3, [r4, #20]
 80032ce:	055b      	lsls	r3, r3, #21
 80032d0:	d424      	bmi.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032d2:	6963      	ldr	r3, [r4, #20]
 80032d4:	43db      	mvns	r3, r3
 80032d6:	f013 0302 	ands.w	r3, r3, #2
 80032da:	d1f7      	bne.n	80032cc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x10>
  return HAL_OK;
 80032dc:	4618      	mov	r0, r3
}
 80032de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032e0:	6963      	ldr	r3, [r4, #20]
 80032e2:	43db      	mvns	r3, r3
 80032e4:	f013 0302 	ands.w	r3, r3, #2
 80032e8:	d0f8      	beq.n	80032dc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ea:	6963      	ldr	r3, [r4, #20]
 80032ec:	0559      	lsls	r1, r3, #21
 80032ee:	d415      	bmi.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f0:	f7ff fca4 	bl	8002c3c <HAL_GetTick>
 80032f4:	1bc0      	subs	r0, r0, r7
 80032f6:	4286      	cmp	r6, r0
 80032f8:	d301      	bcc.n	80032fe <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x42>
 80032fa:	2e00      	cmp	r6, #0
 80032fc:	d1e2      	bne.n	80032c4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032fe:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003300:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003302:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003304:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003308:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800330c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800330e:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003312:	f043 0320 	orr.w	r3, r3, #32
        return HAL_ERROR;
 8003316:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003318:	642b      	str	r3, [r5, #64]	; 0x40
}
 800331a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hi2c->PreviousState       = I2C_STATE_NONE;
 800331c:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800331e:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8003322:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003324:	6823      	ldr	r3, [r4, #0]
 8003326:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800332a:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800332c:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800332e:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003330:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003334:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003338:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800333a:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800333e:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 8003342:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003344:	642b      	str	r3, [r5, #64]	; 0x40
}
 8003346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003348 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003348:	2800      	cmp	r0, #0
 800334a:	f000 80b5 	beq.w	80034b8 <HAL_I2C_Init+0x170>
{
 800334e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003350:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003354:	4604      	mov	r4, r0
 8003356:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800335a:	2b00      	cmp	r3, #0
 800335c:	f000 8094 	beq.w	8003488 <HAL_I2C_Init+0x140>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003360:	2224      	movs	r2, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003362:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003364:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	f022 0201 	bic.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003376:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800337e:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003380:	f001 fc72 	bl	8004c68 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003384:	6865      	ldr	r5, [r4, #4]
 8003386:	4b4d      	ldr	r3, [pc, #308]	; (80034bc <HAL_I2C_Init+0x174>)
 8003388:	429d      	cmp	r5, r3
 800338a:	d84c      	bhi.n	8003426 <HAL_I2C_Init+0xde>
 800338c:	4b4c      	ldr	r3, [pc, #304]	; (80034c0 <HAL_I2C_Init+0x178>)
 800338e:	4298      	cmp	r0, r3
 8003390:	d978      	bls.n	8003484 <HAL_I2C_Init+0x13c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003392:	1e42      	subs	r2, r0, #1
 8003394:	006d      	lsls	r5, r5, #1
 8003396:	fbb2 f2f5 	udiv	r2, r2, r5
 800339a:	f640 76fc 	movw	r6, #4092	; 0xffc
  freqrange = I2C_FREQRANGE(pclk1);
 800339e:	4949      	ldr	r1, [pc, #292]	; (80034c4 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033a0:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80033a2:	fba1 1000 	umull	r1, r0, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033a6:	6859      	ldr	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033a8:	3201      	adds	r2, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033aa:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80033ae:	ea41 4190 	orr.w	r1, r1, r0, lsr #18
 80033b2:	6059      	str	r1, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033b4:	6a19      	ldr	r1, [r3, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 80033b6:	0c80      	lsrs	r0, r0, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033b8:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80033bc:	3001      	adds	r0, #1
 80033be:	4308      	orrs	r0, r1
 80033c0:	6218      	str	r0, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033c2:	69d9      	ldr	r1, [r3, #28]
 80033c4:	4232      	tst	r2, r6
 80033c6:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80033ca:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80033ce:	d160      	bne.n	8003492 <HAL_I2C_Init+0x14a>
 80033d0:	2204      	movs	r2, #4
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d2:	2500      	movs	r5, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80033d4:	2620      	movs	r6, #32
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033d6:	430a      	orrs	r2, r1
 80033d8:	61da      	str	r2, [r3, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033da:	6819      	ldr	r1, [r3, #0]
 80033dc:	e9d4 2007 	ldrd	r2, r0, [r4, #28]
 80033e0:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80033e4:	4302      	orrs	r2, r0
 80033e6:	430a      	orrs	r2, r1
 80033e8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033ea:	6899      	ldr	r1, [r3, #8]
 80033ec:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 80033f0:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80033f4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80033f8:	4302      	orrs	r2, r0
 80033fa:	430a      	orrs	r2, r1
 80033fc:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033fe:	68d9      	ldr	r1, [r3, #12]
 8003400:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8003404:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003408:	4302      	orrs	r2, r0
 800340a:	430a      	orrs	r2, r1
 800340c:	60da      	str	r2, [r3, #12]
  __HAL_I2C_ENABLE(hi2c);
 800340e:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8003410:	4628      	mov	r0, r5
  __HAL_I2C_ENABLE(hi2c);
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003418:	6425      	str	r5, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800341a:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800341e:	6325      	str	r5, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003420:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 8003424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003426:	4b28      	ldr	r3, [pc, #160]	; (80034c8 <HAL_I2C_Init+0x180>)
 8003428:	4298      	cmp	r0, r3
 800342a:	d92b      	bls.n	8003484 <HAL_I2C_Init+0x13c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800342c:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8003430:	4e24      	ldr	r6, [pc, #144]	; (80034c4 <HAL_I2C_Init+0x17c>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003432:	6823      	ldr	r3, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8003434:	fba6 2600 	umull	r2, r6, r6, r0
 8003438:	0cb2      	lsrs	r2, r6, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800343a:	fb01 f102 	mul.w	r1, r1, r2
 800343e:	4f23      	ldr	r7, [pc, #140]	; (80034cc <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003440:	685a      	ldr	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003442:	fba7 7101 	umull	r7, r1, r7, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003446:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800344a:	ea42 4296 	orr.w	r2, r2, r6, lsr #18
 800344e:	605a      	str	r2, [r3, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003450:	6a1a      	ldr	r2, [r3, #32]
 8003452:	0989      	lsrs	r1, r1, #6
 8003454:	3101      	adds	r1, #1
 8003456:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800345a:	4311      	orrs	r1, r2
 800345c:	6219      	str	r1, [r3, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800345e:	69d9      	ldr	r1, [r3, #28]
 8003460:	68a6      	ldr	r6, [r4, #8]
 8003462:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003466:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800346a:	b9ae      	cbnz	r6, 8003498 <HAL_I2C_Init+0x150>
 800346c:	3801      	subs	r0, #1
 800346e:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8003472:	fbb0 f2f2 	udiv	r2, r0, r2
 8003476:	3201      	adds	r2, #1
 8003478:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800347c:	b1d2      	cbz	r2, 80034b4 <HAL_I2C_Init+0x16c>
 800347e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003482:	e7a6      	b.n	80033d2 <HAL_I2C_Init+0x8a>
    return HAL_ERROR;
 8003484:	2001      	movs	r0, #1
}
 8003486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8003488:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800348c:	f7fd f9be 	bl	800080c <HAL_I2C_MspInit>
 8003490:	e766      	b.n	8003360 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003492:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003496:	e79c      	b.n	80033d2 <HAL_I2C_Init+0x8a>
 8003498:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800349c:	eb02 0582 	add.w	r5, r2, r2, lsl #2
 80034a0:	1e42      	subs	r2, r0, #1
 80034a2:	fbb2 f2f5 	udiv	r2, r2, r5
 80034a6:	3201      	adds	r2, #1
 80034a8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80034ac:	b112      	cbz	r2, 80034b4 <HAL_I2C_Init+0x16c>
 80034ae:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80034b2:	e78e      	b.n	80033d2 <HAL_I2C_Init+0x8a>
 80034b4:	2201      	movs	r2, #1
 80034b6:	e78c      	b.n	80033d2 <HAL_I2C_Init+0x8a>
    return HAL_ERROR;
 80034b8:	2001      	movs	r0, #1
}
 80034ba:	4770      	bx	lr
 80034bc:	000186a0 	.word	0x000186a0
 80034c0:	001e847f 	.word	0x001e847f
 80034c4:	431bde83 	.word	0x431bde83
 80034c8:	003d08ff 	.word	0x003d08ff
 80034cc:	10624dd3 	.word	0x10624dd3

080034d0 <HAL_I2C_Master_Transmit>:
{
 80034d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034d4:	4604      	mov	r4, r0
 80034d6:	b082      	sub	sp, #8
 80034d8:	469a      	mov	sl, r3
 80034da:	4688      	mov	r8, r1
 80034dc:	4691      	mov	r9, r2
 80034de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  uint32_t tickstart = HAL_GetTick();
 80034e0:	f7ff fbac 	bl	8002c3c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80034e4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d005      	beq.n	80034f8 <HAL_I2C_Master_Transmit+0x28>
      return HAL_BUSY;
 80034ec:	f04f 0802 	mov.w	r8, #2
}
 80034f0:	4640      	mov	r0, r8
 80034f2:	b002      	add	sp, #8
 80034f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034f8:	4607      	mov	r7, r0
 80034fa:	e005      	b.n	8003508 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fc:	f7ff fb9e 	bl	8002c3c <HAL_GetTick>
 8003500:	1bc0      	subs	r0, r0, r7
 8003502:	2819      	cmp	r0, #25
 8003504:	f200 80f3 	bhi.w	80036ee <HAL_I2C_Master_Transmit+0x21e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003508:	6823      	ldr	r3, [r4, #0]
 800350a:	699d      	ldr	r5, [r3, #24]
 800350c:	43ed      	mvns	r5, r5
 800350e:	f015 0502 	ands.w	r5, r5, #2
 8003512:	d0f3      	beq.n	80034fc <HAL_I2C_Master_Transmit+0x2c>
    __HAL_LOCK(hi2c);
 8003514:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8003518:	2a01      	cmp	r2, #1
 800351a:	d0e7      	beq.n	80034ec <HAL_I2C_Master_Transmit+0x1c>
 800351c:	2201      	movs	r2, #1
 800351e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	07d2      	lsls	r2, r2, #31
 8003526:	d570      	bpl.n	800360a <HAL_I2C_Master_Transmit+0x13a>
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003528:	2100      	movs	r1, #0
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800352a:	2521      	movs	r5, #33	; 0x21
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800352c:	2010      	movs	r0, #16
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003534:	601a      	str	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003536:	4a8b      	ldr	r2, [pc, #556]	; (8003764 <HAL_I2C_Master_Transmit+0x294>)
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003538:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800353c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003540:	6421      	str	r1, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8003542:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003546:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003548:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800354a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 800354c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003550:	2a08      	cmp	r2, #8
    hi2c->XferSize    = hi2c->XferCount;
 8003552:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003554:	d007      	beq.n	8003566 <HAL_I2C_Master_Transmit+0x96>
 8003556:	2a01      	cmp	r2, #1
 8003558:	d005      	beq.n	8003566 <HAL_I2C_Master_Transmit+0x96>
 800355a:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800355e:	d002      	beq.n	8003566 <HAL_I2C_Master_Transmit+0x96>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003560:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003562:	2a12      	cmp	r2, #18
 8003564:	d103      	bne.n	800356e <HAL_I2C_Master_Transmit+0x9e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	1c75      	adds	r5, r6, #1
 8003570:	d13d      	bne.n	80035ee <HAL_I2C_Master_Transmit+0x11e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003572:	695a      	ldr	r2, [r3, #20]
 8003574:	07d0      	lsls	r0, r2, #31
 8003576:	d5fc      	bpl.n	8003572 <HAL_I2C_Master_Transmit+0xa2>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003578:	6922      	ldr	r2, [r4, #16]
 800357a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800357e:	d149      	bne.n	8003614 <HAL_I2C_Master_Transmit+0x144>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003580:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 8003584:	6119      	str	r1, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003586:	463a      	mov	r2, r7
 8003588:	4631      	mov	r1, r6
 800358a:	4620      	mov	r0, r4
 800358c:	f7ff fe96 	bl	80032bc <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8003590:	4680      	mov	r8, r0
 8003592:	bb30      	cbnz	r0, 80035e2 <HAL_I2C_Master_Transmit+0x112>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003594:	6823      	ldr	r3, [r4, #0]
 8003596:	9001      	str	r0, [sp, #4]
 8003598:	6959      	ldr	r1, [r3, #20]
    while (hi2c->XferSize > 0U)
 800359a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359c:	9101      	str	r1, [sp, #4]
 800359e:	6999      	ldr	r1, [r3, #24]
 80035a0:	9101      	str	r1, [sp, #4]
 80035a2:	9901      	ldr	r1, [sp, #4]
    while (hi2c->XferSize > 0U)
 80035a4:	2a00      	cmp	r2, #0
 80035a6:	d076      	beq.n	8003696 <HAL_I2C_Master_Transmit+0x1c6>
 80035a8:	1c75      	adds	r5, r6, #1
 80035aa:	f040 8081 	bne.w	80036b0 <HAL_I2C_Master_Transmit+0x1e0>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ae:	695a      	ldr	r2, [r3, #20]
 80035b0:	0610      	lsls	r0, r2, #24
 80035b2:	d442      	bmi.n	800363a <HAL_I2C_Master_Transmit+0x16a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035b4:	695a      	ldr	r2, [r3, #20]
 80035b6:	0551      	lsls	r1, r2, #21
 80035b8:	d5f9      	bpl.n	80035ae <HAL_I2C_Master_Transmit+0xde>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035ba:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035bc:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 80035c0:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035c2:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80035c4:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035c6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035ca:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035ce:	6c23      	ldr	r3, [r4, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035d0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035d4:	f043 0304 	orr.w	r3, r3, #4
 80035d8:	6423      	str	r3, [r4, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035dc:	2b04      	cmp	r3, #4
 80035de:	f000 80ab 	beq.w	8003738 <HAL_I2C_Master_Transmit+0x268>
      return HAL_ERROR;
 80035e2:	f04f 0801 	mov.w	r8, #1
}
 80035e6:	4640      	mov	r0, r8
 80035e8:	b002      	add	sp, #8
 80035ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035ee:	695a      	ldr	r2, [r3, #20]
 80035f0:	07d1      	lsls	r1, r2, #31
 80035f2:	d4c1      	bmi.n	8003578 <HAL_I2C_Master_Transmit+0xa8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035f4:	f7ff fb22 	bl	8002c3c <HAL_GetTick>
 80035f8:	1bc0      	subs	r0, r0, r7
 80035fa:	4286      	cmp	r6, r0
 80035fc:	f0c0 8084 	bcc.w	8003708 <HAL_I2C_Master_Transmit+0x238>
 8003600:	2e00      	cmp	r6, #0
 8003602:	f000 8081 	beq.w	8003708 <HAL_I2C_Master_Transmit+0x238>
 8003606:	6823      	ldr	r3, [r4, #0]
 8003608:	e7b1      	b.n	800356e <HAL_I2C_Master_Transmit+0x9e>
      __HAL_I2C_ENABLE(hi2c);
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	f042 0201 	orr.w	r2, r2, #1
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	e789      	b.n	8003528 <HAL_I2C_Master_Transmit+0x58>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003614:	ea4f 12e8 	mov.w	r2, r8, asr #7
 8003618:	f002 0206 	and.w	r2, r2, #6
 800361c:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003620:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003622:	4631      	mov	r1, r6
 8003624:	463a      	mov	r2, r7
 8003626:	4620      	mov	r0, r4
 8003628:	f7ff fe02 	bl	8003230 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 800362c:	2800      	cmp	r0, #0
 800362e:	d1d8      	bne.n	80035e2 <HAL_I2C_Master_Transmit+0x112>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003630:	6823      	ldr	r3, [r4, #0]
 8003632:	fa5f f188 	uxtb.w	r1, r8
 8003636:	6119      	str	r1, [r3, #16]
 8003638:	e7a5      	b.n	8003586 <HAL_I2C_Master_Transmit+0xb6>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800363a:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800363c:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003640:	4605      	mov	r5, r0
 8003642:	f815 2b01 	ldrb.w	r2, [r5], #1
      hi2c->XferSize--;
 8003646:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800364a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800364c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800364e:	b289      	uxth	r1, r1
      hi2c->XferCount--;
 8003650:	3a01      	subs	r2, #1
 8003652:	b292      	uxth	r2, r2
 8003654:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003656:	695a      	ldr	r2, [r3, #20]
      hi2c->pBuffPtr++;
 8003658:	6265      	str	r5, [r4, #36]	; 0x24
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800365a:	0755      	lsls	r5, r2, #29
      hi2c->XferSize--;
 800365c:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800365e:	d50c      	bpl.n	800367a <HAL_I2C_Master_Transmit+0x1aa>
 8003660:	b159      	cbz	r1, 800367a <HAL_I2C_Master_Transmit+0x1aa>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003662:	7842      	ldrb	r2, [r0, #1]
        hi2c->XferSize--;
 8003664:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003668:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 800366a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 800366c:	3002      	adds	r0, #2
        hi2c->XferCount--;
 800366e:	3a01      	subs	r2, #1
 8003670:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 8003672:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8003676:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8003678:	8562      	strh	r2, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800367a:	1c75      	adds	r5, r6, #1
 800367c:	d128      	bne.n	80036d0 <HAL_I2C_Master_Transmit+0x200>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800367e:	695a      	ldr	r2, [r3, #20]
 8003680:	0750      	lsls	r0, r2, #29
 8003682:	d405      	bmi.n	8003690 <HAL_I2C_Master_Transmit+0x1c0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003684:	695a      	ldr	r2, [r3, #20]
 8003686:	0551      	lsls	r1, r2, #21
 8003688:	d497      	bmi.n	80035ba <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800368a:	695a      	ldr	r2, [r3, #20]
 800368c:	0750      	lsls	r0, r2, #29
 800368e:	d5f9      	bpl.n	8003684 <HAL_I2C_Master_Transmit+0x1b4>
    while (hi2c->XferSize > 0U)
 8003690:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003692:	2a00      	cmp	r2, #0
 8003694:	d188      	bne.n	80035a8 <HAL_I2C_Master_Transmit+0xd8>
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003696:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003698:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036a0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80036a2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80036a6:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036aa:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 80036ae:	e71f      	b.n	80034f0 <HAL_I2C_Master_Transmit+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	0612      	lsls	r2, r2, #24
 80036b4:	d4c1      	bmi.n	800363a <HAL_I2C_Master_Transmit+0x16a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036b6:	695a      	ldr	r2, [r3, #20]
 80036b8:	0552      	lsls	r2, r2, #21
 80036ba:	f53f af7e 	bmi.w	80035ba <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036be:	f7ff fabd 	bl	8002c3c <HAL_GetTick>
 80036c2:	1bc0      	subs	r0, r0, r7
 80036c4:	4286      	cmp	r6, r0
 80036c6:	d33f      	bcc.n	8003748 <HAL_I2C_Master_Transmit+0x278>
 80036c8:	2e00      	cmp	r6, #0
 80036ca:	d03d      	beq.n	8003748 <HAL_I2C_Master_Transmit+0x278>
 80036cc:	6823      	ldr	r3, [r4, #0]
 80036ce:	e76b      	b.n	80035a8 <HAL_I2C_Master_Transmit+0xd8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036d0:	695a      	ldr	r2, [r3, #20]
 80036d2:	0752      	lsls	r2, r2, #29
 80036d4:	d4dc      	bmi.n	8003690 <HAL_I2C_Master_Transmit+0x1c0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036d6:	695a      	ldr	r2, [r3, #20]
 80036d8:	0552      	lsls	r2, r2, #21
 80036da:	f53f af6e 	bmi.w	80035ba <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036de:	f7ff faad 	bl	8002c3c <HAL_GetTick>
 80036e2:	1bc0      	subs	r0, r0, r7
 80036e4:	4286      	cmp	r6, r0
 80036e6:	d32f      	bcc.n	8003748 <HAL_I2C_Master_Transmit+0x278>
 80036e8:	b376      	cbz	r6, 8003748 <HAL_I2C_Master_Transmit+0x278>
 80036ea:	6823      	ldr	r3, [r4, #0]
 80036ec:	e7c5      	b.n	800367a <HAL_I2C_Master_Transmit+0x1aa>
        hi2c->State             = HAL_I2C_STATE_READY;
 80036ee:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80036f0:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80036f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036f6:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80036fc:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003700:	f043 0320 	orr.w	r3, r3, #32
 8003704:	6423      	str	r3, [r4, #64]	; 0x40
 8003706:	e6f1      	b.n	80034ec <HAL_I2C_Master_Transmit+0x1c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003708:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800370a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800370c:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800370e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003712:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003716:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003718:	6821      	ldr	r1, [r4, #0]
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800371a:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hi2c);
 800371e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003722:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003724:	680b      	ldr	r3, [r1, #0]
 8003726:	05de      	lsls	r6, r3, #23
 8003728:	f57f af5b 	bpl.w	80035e2 <HAL_I2C_Master_Transmit+0x112>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800372c:	f44f 7300 	mov.w	r3, #512	; 0x200
      return HAL_ERROR;
 8003730:	f04f 0801 	mov.w	r8, #1
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003734:	6423      	str	r3, [r4, #64]	; 0x40
 8003736:	e6db      	b.n	80034f0 <HAL_I2C_Master_Transmit+0x20>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003738:	6822      	ldr	r2, [r4, #0]
        return HAL_ERROR;
 800373a:	f04f 0801 	mov.w	r8, #1
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373e:	6813      	ldr	r3, [r2, #0]
 8003740:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003744:	6013      	str	r3, [r2, #0]
 8003746:	e6d3      	b.n	80034f0 <HAL_I2C_Master_Transmit+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003748:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800374a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800374c:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800374e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003752:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003756:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003758:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800375c:	f043 0320 	orr.w	r3, r3, #32
 8003760:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003762:	e73a      	b.n	80035da <HAL_I2C_Master_Transmit+0x10a>
 8003764:	ffff0000 	.word	0xffff0000

08003768 <HAL_I2C_Master_Transmit_DMA>:
{
 8003768:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800376a:	2400      	movs	r4, #0
{
 800376c:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800376e:	9401      	str	r4, [sp, #4]
{
 8003770:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003772:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8003776:	2820      	cmp	r0, #32
 8003778:	d126      	bne.n	80037c8 <HAL_I2C_Master_Transmit_DMA+0x60>
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800377a:	484f      	ldr	r0, [pc, #316]	; (80038b8 <HAL_I2C_Master_Transmit_DMA+0x150>)
 800377c:	4616      	mov	r6, r2
 800377e:	6800      	ldr	r0, [r0, #0]
 8003780:	4a4e      	ldr	r2, [pc, #312]	; (80038bc <HAL_I2C_Master_Transmit_DMA+0x154>)
 8003782:	08c0      	lsrs	r0, r0, #3
 8003784:	fba2 2000 	umull	r2, r0, r2, r0
 8003788:	0a00      	lsrs	r0, r0, #8
 800378a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800378e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003792:	9001      	str	r0, [sp, #4]
 8003794:	e003      	b.n	800379e <HAL_I2C_Master_Transmit_DMA+0x36>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003796:	682c      	ldr	r4, [r5, #0]
 8003798:	69a0      	ldr	r0, [r4, #24]
 800379a:	0780      	lsls	r0, r0, #30
 800379c:	d517      	bpl.n	80037ce <HAL_I2C_Master_Transmit_DMA+0x66>
      count--;
 800379e:	9c01      	ldr	r4, [sp, #4]
 80037a0:	3c01      	subs	r4, #1
 80037a2:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 80037a4:	9801      	ldr	r0, [sp, #4]
 80037a6:	2800      	cmp	r0, #0
 80037a8:	d1f5      	bne.n	8003796 <HAL_I2C_Master_Transmit_DMA+0x2e>
        hi2c->State               = HAL_I2C_STATE_READY;
 80037aa:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037ac:	6328      	str	r0, [r5, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80037ae:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
        hi2c->State               = HAL_I2C_STATE_READY;
 80037b2:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037b6:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
        return HAL_ERROR;
 80037ba:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037bc:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80037be:	f043 0320 	orr.w	r3, r3, #32
 80037c2:	642b      	str	r3, [r5, #64]	; 0x40
}
 80037c4:	b003      	add	sp, #12
 80037c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80037c8:	2002      	movs	r0, #2
}
 80037ca:	b003      	add	sp, #12
 80037cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80037ce:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
 80037d2:	2a01      	cmp	r2, #1
 80037d4:	d0f8      	beq.n	80037c8 <HAL_I2C_Master_Transmit_DMA+0x60>
 80037d6:	2201      	movs	r2, #1
 80037d8:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037dc:	6822      	ldr	r2, [r4, #0]
 80037de:	07d2      	lsls	r2, r2, #31
 80037e0:	d403      	bmi.n	80037ea <HAL_I2C_Master_Transmit_DMA+0x82>
      __HAL_I2C_ENABLE(hi2c);
 80037e2:	6822      	ldr	r2, [r4, #0]
 80037e4:	f042 0201 	orr.w	r2, r2, #1
 80037e8:	6022      	str	r2, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037ea:	f04f 0c21 	mov.w	ip, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80037ee:	2010      	movs	r0, #16
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f0:	2700      	movs	r7, #0
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037f2:	6822      	ldr	r2, [r4, #0]
 80037f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037f8:	6022      	str	r2, [r4, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037fa:	f885 c03d 	strb.w	ip, [r5, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80037fe:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003802:	642f      	str	r7, [r5, #64]	; 0x40
    hi2c->XferCount   = Size;
 8003804:	856b      	strh	r3, [r5, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003806:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003808:	4a2d      	ldr	r2, [pc, #180]	; (80038c0 <HAL_I2C_Master_Transmit_DMA+0x158>)
    hi2c->XferSize    = hi2c->XferCount;
 800380a:	b29b      	uxth	r3, r3
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800380c:	62ea      	str	r2, [r5, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 800380e:	626e      	str	r6, [r5, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8003810:	852b      	strh	r3, [r5, #40]	; 0x28
    hi2c->Devaddress  = DevAddress;
 8003812:	6469      	str	r1, [r5, #68]	; 0x44
    if (hi2c->XferSize > 0U)
 8003814:	b333      	cbz	r3, 8003864 <HAL_I2C_Master_Transmit_DMA+0xfc>
      if (hi2c->hdmatx != NULL)
 8003816:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8003818:	2800      	cmp	r0, #0
 800381a:	d040      	beq.n	800389e <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800381c:	f8df e0a4 	ldr.w	lr, [pc, #164]	; 80038c4 <HAL_I2C_Master_Transmit_DMA+0x15c>
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003820:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 80038c8 <HAL_I2C_Master_Transmit_DMA+0x160>
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003824:	4631      	mov	r1, r6
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003826:	62c7      	str	r7, [r0, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003828:	6347      	str	r7, [r0, #52]	; 0x34
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800382a:	f104 0210 	add.w	r2, r4, #16
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800382e:	f8c0 e028 	str.w	lr, [r0, #40]	; 0x28
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003832:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003836:	f7ff fabb 	bl	8002db0 <HAL_DMA_Start_IT>
      if (dmaxferstatus == HAL_OK)
 800383a:	bb18      	cbnz	r0, 8003884 <HAL_I2C_Master_Transmit_DMA+0x11c>
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800383c:	682b      	ldr	r3, [r5, #0]
        __HAL_UNLOCK(hi2c);
 800383e:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003848:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003850:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003858:	601a      	str	r2, [r3, #0]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	e7af      	b.n	80037c4 <HAL_I2C_Master_Transmit_DMA+0x5c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003864:	6822      	ldr	r2, [r4, #0]
    return HAL_OK;
 8003866:	4618      	mov	r0, r3
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003868:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800386c:	6022      	str	r2, [r4, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800386e:	6822      	ldr	r2, [r4, #0]
 8003870:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003874:	6022      	str	r2, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8003876:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800387a:	6863      	ldr	r3, [r4, #4]
 800387c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003880:	6063      	str	r3, [r4, #4]
 8003882:	e79f      	b.n	80037c4 <HAL_I2C_Master_Transmit_DMA+0x5c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003884:	2320      	movs	r3, #32
 8003886:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800388a:	f885 703e 	strb.w	r7, [r5, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800388e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8003890:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003892:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hi2c);
 8003896:	f885 703c 	strb.w	r7, [r5, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800389a:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 800389c:	e792      	b.n	80037c4 <HAL_I2C_Master_Transmit_DMA+0x5c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800389e:	2320      	movs	r3, #32
 80038a0:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80038a4:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80038a8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80038aa:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80038ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
        return HAL_ERROR;
 80038b2:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80038b4:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 80038b6:	e785      	b.n	80037c4 <HAL_I2C_Master_Transmit_DMA+0x5c>
 80038b8:	20000000 	.word	0x20000000
 80038bc:	14f8b589 	.word	0x14f8b589
 80038c0:	ffff0000 	.word	0xffff0000
 80038c4:	080039e5 	.word	0x080039e5
 80038c8:	080039a9 	.word	0x080039a9

080038cc <HAL_I2C_MasterTxCpltCallback>:
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop

080038d0 <HAL_I2C_MasterRxCpltCallback>:
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop

080038d4 <HAL_I2C_SlaveTxCpltCallback>:
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop

080038d8 <HAL_I2C_SlaveRxCpltCallback>:
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop

080038dc <HAL_I2C_AddrCallback>:
}
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop

080038e0 <HAL_I2C_ListenCpltCallback>:
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop

080038e4 <HAL_I2C_MemTxCpltCallback>:
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop

080038e8 <I2C_MemoryTransmit_TXE_BTF>:
{
 80038e8:	b538      	push	{r3, r4, r5, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038ea:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 80038ee:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80038f0:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 80038f2:	b959      	cbnz	r1, 800390c <I2C_MemoryTransmit_TXE_BTF+0x24>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038f4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038f6:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038f8:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038fa:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038fc:	d032      	beq.n	8003964 <I2C_MemoryTransmit_TXE_BTF+0x7c>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80038fe:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8003902:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 8003904:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003906:	3201      	adds	r2, #1
 8003908:	6502      	str	r2, [r0, #80]	; 0x50
}
 800390a:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 800390c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800390e:	2901      	cmp	r1, #1
 8003910:	d020      	beq.n	8003954 <I2C_MemoryTransmit_TXE_BTF+0x6c>
  else if (hi2c->EventCount == 2U)
 8003912:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003914:	2902      	cmp	r1, #2
 8003916:	d1f8      	bne.n	800390a <I2C_MemoryTransmit_TXE_BTF+0x22>
 8003918:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800391a:	2a22      	cmp	r2, #34	; 0x22
 800391c:	d02c      	beq.n	8003978 <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800391e:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003920:	b289      	uxth	r1, r1
 8003922:	bb29      	cbnz	r1, 8003970 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003924:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003926:	b289      	uxth	r1, r1
 8003928:	2900      	cmp	r1, #0
 800392a:	d1ee      	bne.n	800390a <I2C_MemoryTransmit_TXE_BTF+0x22>
 800392c:	2a21      	cmp	r2, #33	; 0x21
 800392e:	d1ec      	bne.n	800390a <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->State = HAL_I2C_STATE_READY;
 8003930:	2520      	movs	r5, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003932:	6802      	ldr	r2, [r0, #0]
 8003934:	6854      	ldr	r4, [r2, #4]
 8003936:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 800393a:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393c:	6814      	ldr	r4, [r2, #0]
 800393e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8003942:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003944:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003946:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800394a:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800394e:	f7ff ffc9 	bl	80038e4 <HAL_I2C_MemTxCpltCallback>
}
 8003952:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003954:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003956:	6801      	ldr	r1, [r0, #0]
 8003958:	b2d2      	uxtb	r2, r2
 800395a:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 800395c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800395e:	3201      	adds	r2, #1
 8003960:	6502      	str	r2, [r0, #80]	; 0x50
}
 8003962:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8003968:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800396a:	3202      	adds	r2, #2
 800396c:	6502      	str	r2, [r0, #80]	; 0x50
}
 800396e:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003970:	2a21      	cmp	r2, #33	; 0x21
 8003972:	d00a      	beq.n	800398a <I2C_MemoryTransmit_TXE_BTF+0xa2>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 8003976:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003978:	6801      	ldr	r1, [r0, #0]
 800397a:	680a      	ldr	r2, [r1, #0]
 800397c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003980:	600a      	str	r2, [r1, #0]
      hi2c->EventCount++;
 8003982:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003984:	3201      	adds	r2, #1
 8003986:	6502      	str	r2, [r0, #80]	; 0x50
}
 8003988:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800398a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800398c:	6802      	ldr	r2, [r0, #0]
 800398e:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003992:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8003994:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003996:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003998:	3a01      	subs	r2, #1
 800399a:	b292      	uxth	r2, r2
 800399c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800399e:	bd38      	pop	{r3, r4, r5, pc}

080039a0 <HAL_I2C_MemRxCpltCallback>:
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop

080039a4 <HAL_I2C_ErrorCallback>:
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop

080039a8 <I2C_DMAError>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80039a8:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80039aa:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 80039ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80039ae:	b10b      	cbz	r3, 80039b4 <I2C_DMAError+0xc>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80039b0:	2200      	movs	r2, #0
 80039b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 80039b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80039b6:	b10b      	cbz	r3, 80039bc <I2C_DMAError+0x14>
    hi2c->hdmarx->XferCpltCallback = NULL;
 80039b8:	2200      	movs	r2, #0
 80039ba:	629a      	str	r2, [r3, #40]	; 0x28
  hi2c->XferCount       = 0U;
 80039bc:	2200      	movs	r2, #0
  hi2c->State           = HAL_I2C_STATE_READY;
 80039be:	2420      	movs	r4, #32
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039c0:	6801      	ldr	r1, [r0, #0]
 80039c2:	680b      	ldr	r3, [r1, #0]
 80039c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039c8:	600b      	str	r3, [r1, #0]
  hi2c->XferCount       = 0U;
 80039ca:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80039cc:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80039d0:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 80039d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80039d6:	f043 0310 	orr.w	r3, r3, #16
 80039da:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_I2C_ErrorCallback(hi2c);
 80039dc:	f7ff ffe2 	bl	80039a4 <HAL_I2C_ErrorCallback>
}
 80039e0:	bd10      	pop	{r4, pc}
 80039e2:	bf00      	nop

080039e4 <I2C_DMAXferCplt>:
{
 80039e4:	b570      	push	{r4, r5, r6, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80039e6:	6a44      	ldr	r4, [r0, #36]	; 0x24
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80039e8:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039ea:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039ee:	f894 003e 	ldrb.w	r0, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80039f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80039f4:	6859      	ldr	r1, [r3, #4]
  if (hi2c->hdmatx != NULL)
 80039f6:	6b65      	ldr	r5, [r4, #52]	; 0x34
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80039f8:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039fc:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80039fe:	b2c0      	uxtb	r0, r0
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003a00:	6059      	str	r1, [r3, #4]
  if (hi2c->hdmatx != NULL)
 8003a02:	b10d      	cbz	r5, 8003a08 <I2C_DMAXferCplt+0x24>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003a04:	2100      	movs	r1, #0
 8003a06:	62a9      	str	r1, [r5, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 8003a08:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003a0a:	b109      	cbz	r1, 8003a10 <I2C_DMAXferCplt+0x2c>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003a0c:	2500      	movs	r5, #0
 8003a0e:	628d      	str	r5, [r1, #40]	; 0x28
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003a10:	f002 0121 	and.w	r1, r2, #33	; 0x21
 8003a14:	2921      	cmp	r1, #33	; 0x21
 8003a16:	d039      	beq.n	8003a8c <I2C_DMAXferCplt+0xa8>
 8003a18:	f002 0122 	and.w	r1, r2, #34	; 0x22
 8003a1c:	2922      	cmp	r1, #34	; 0x22
 8003a1e:	d033      	beq.n	8003a88 <I2C_DMAXferCplt+0xa4>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003a20:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003a24:	b37a      	cbz	r2, 8003a86 <I2C_DMAXferCplt+0xa2>
    if (hi2c->XferCount == (uint16_t)1)
 8003a26:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003a28:	b292      	uxth	r2, r2
 8003a2a:	2a01      	cmp	r2, #1
 8003a2c:	d03d      	beq.n	8003aaa <I2C_DMAXferCplt+0xc6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003a2e:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003a30:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003a34:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003a38:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003a3a:	d006      	beq.n	8003a4a <I2C_DMAXferCplt+0x66>
 8003a3c:	2e08      	cmp	r6, #8
 8003a3e:	d004      	beq.n	8003a4a <I2C_DMAXferCplt+0x66>
 8003a40:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8003a44:	d001      	beq.n	8003a4a <I2C_DMAXferCplt+0x66>
 8003a46:	2e20      	cmp	r6, #32
 8003a48:	d103      	bne.n	8003a52 <I2C_DMAXferCplt+0x6e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a50:	601a      	str	r2, [r3, #0]
    hi2c->XferCount = 0U;
 8003a52:	2100      	movs	r1, #0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a5a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a62:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8003a64:	8561      	strh	r1, [r4, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003a68:	bb23      	cbnz	r3, 8003ab4 <I2C_DMAXferCplt+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a70:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003a74:	2a40      	cmp	r2, #64	; 0x40
 8003a76:	d035      	beq.n	8003ae4 <I2C_DMAXferCplt+0x100>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a78:	2212      	movs	r2, #18
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003a7e:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a80:	6322      	str	r2, [r4, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003a82:	f7ff ff25 	bl	80038d0 <HAL_I2C_MasterRxCpltCallback>
}
 8003a86:	bd70      	pop	{r4, r5, r6, pc}
  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003a88:	2820      	cmp	r0, #32
 8003a8a:	d1c9      	bne.n	8003a20 <I2C_DMAXferCplt+0x3c>
    hi2c->XferCount = 0U;
 8003a8c:	2000      	movs	r0, #0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a8e:	6859      	ldr	r1, [r3, #4]
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003a90:	2a29      	cmp	r2, #41	; 0x29
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a92:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003a96:	6059      	str	r1, [r3, #4]
    hi2c->XferCount = 0U;
 8003a98:	8560      	strh	r0, [r4, #42]	; 0x2a
    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003a9a:	d00f      	beq.n	8003abc <I2C_DMAXferCplt+0xd8>
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003a9c:	2a2a      	cmp	r2, #42	; 0x2a
 8003a9e:	d017      	beq.n	8003ad0 <I2C_DMAXferCplt+0xec>
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003aa6:	605a      	str	r2, [r3, #4]
}
 8003aa8:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	e7bc      	b.n	8003a2e <I2C_DMAXferCplt+0x4a>
      HAL_I2C_ErrorCallback(hi2c);
 8003ab4:	4620      	mov	r0, r4
 8003ab6:	f7ff ff75 	bl	80039a4 <HAL_I2C_ErrorCallback>
}
 8003aba:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003abc:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003abe:	2221      	movs	r2, #33	; 0x21
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ac0:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ac2:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ac4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ac8:	f7ff ff04 	bl	80038d4 <HAL_I2C_SlaveTxCpltCallback>
 8003acc:	6823      	ldr	r3, [r4, #0]
 8003ace:	e7e7      	b.n	8003aa0 <I2C_DMAXferCplt+0xbc>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ad0:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003ad2:	2222      	movs	r2, #34	; 0x22
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ad4:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003ad6:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ad8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003adc:	f7ff fefc 	bl	80038d8 <HAL_I2C_SlaveRxCpltCallback>
 8003ae0:	6823      	ldr	r3, [r4, #0]
 8003ae2:	e7dd      	b.n	8003aa0 <I2C_DMAXferCplt+0xbc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003ae8:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 8003aea:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003aec:	f7ff ff58 	bl	80039a0 <HAL_I2C_MemRxCpltCallback>
}
 8003af0:	bd70      	pop	{r4, r5, r6, pc}
 8003af2:	bf00      	nop

08003af4 <HAL_I2C_AbortCpltCallback>:
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop

08003af8 <I2C_DMAAbort>:
  __IO uint32_t count = 0U;
 8003af8:	2200      	movs	r2, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003afa:	4b3a      	ldr	r3, [pc, #232]	; (8003be4 <I2C_DMAAbort+0xec>)
{
 8003afc:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4939      	ldr	r1, [pc, #228]	; (8003be8 <I2C_DMAAbort+0xf0>)
 8003b02:	08db      	lsrs	r3, r3, #3
 8003b04:	fba1 1303 	umull	r1, r3, r1, r3
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003b08:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8003b0a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8003b0c:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b0e:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b10:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003b18:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003b1c:	6802      	ldr	r2, [r0, #0]
 8003b1e:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b20:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b22:	e005      	b.n	8003b30 <I2C_DMAAbort+0x38>
    count--;
 8003b24:	9b01      	ldr	r3, [sp, #4]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003b2a:	6813      	ldr	r3, [r2, #0]
 8003b2c:	059b      	lsls	r3, r3, #22
 8003b2e:	d506      	bpl.n	8003b3e <I2C_DMAAbort+0x46>
    if (count == 0U)
 8003b30:	9b01      	ldr	r3, [sp, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f6      	bne.n	8003b24 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b36:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003b38:	f043 0320 	orr.w	r3, r3, #32
 8003b3c:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmatx != NULL)
 8003b3e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003b40:	b34c      	cbz	r4, 8003b96 <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003b42:	2500      	movs	r5, #0
  if (hi2c->hdmarx != NULL)
 8003b44:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003b46:	62a5      	str	r5, [r4, #40]	; 0x28
  if (hi2c->hdmarx != NULL)
 8003b48:	b1f3      	cbz	r3, 8003b88 <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b4a:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003b4c:	629d      	str	r5, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b4e:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8003b52:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8003b54:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003b56:	6365      	str	r5, [r4, #52]	; 0x34
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003b58:	2400      	movs	r4, #0
 8003b5a:	635c      	str	r4, [r3, #52]	; 0x34
  __HAL_I2C_DISABLE(hi2c);
 8003b5c:	6813      	ldr	r3, [r2, #0]
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003b64:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b68:	2b60      	cmp	r3, #96	; 0x60
 8003b6a:	d02a      	beq.n	8003bc2 <I2C_DMAAbort+0xca>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b6c:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8003b70:	2928      	cmp	r1, #40	; 0x28
 8003b72:	d019      	beq.n	8003ba8 <I2C_DMAAbort+0xb0>
      hi2c->State = HAL_I2C_STATE_READY;
 8003b74:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b76:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003b78:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003b80:	f7ff ff10 	bl	80039a4 <HAL_I2C_ErrorCallback>
}
 8003b84:	b002      	add	sp, #8
 8003b86:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b88:	6815      	ldr	r5, [r2, #0]
 8003b8a:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003b8e:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003b90:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003b92:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->hdmarx != NULL)
 8003b94:	e7e2      	b.n	8003b5c <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8003b96:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003b98:	b1f3      	cbz	r3, 8003bd8 <I2C_DMAAbort+0xe0>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9a:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003b9c:	629c      	str	r4, [r3, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003ba2:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003ba4:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003ba6:	e7d7      	b.n	8003b58 <I2C_DMAAbort+0x60>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ba8:	2400      	movs	r4, #0
      __HAL_I2C_ENABLE(hi2c);
 8003baa:	6813      	ldr	r3, [r2, #0]
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb2:	6813      	ldr	r3, [r2, #0]
 8003bb4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bb8:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003bba:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bbc:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8003bc0:	e7de      	b.n	8003b80 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bc2:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003bc4:	2220      	movs	r2, #32
 8003bc6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bca:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003bce:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003bd0:	f7ff ff90 	bl	8003af4 <HAL_I2C_AbortCpltCallback>
}
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bd8:	6814      	ldr	r4, [r2, #0]
 8003bda:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003bde:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003be0:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003be2:	e7bb      	b.n	8003b5c <I2C_DMAAbort+0x64>
 8003be4:	20000000 	.word	0x20000000
 8003be8:	14f8b589 	.word	0x14f8b589

08003bec <I2C_ITError>:
{
 8003bec:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bee:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003bf2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
{
 8003bf6:	4604      	mov	r4, r0
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003bf8:	2b10      	cmp	r3, #16
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bfa:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003bfc:	d039      	beq.n	8003c72 <I2C_ITError+0x86>
 8003bfe:	b2d9      	uxtb	r1, r3
 8003c00:	2940      	cmp	r1, #64	; 0x40
 8003c02:	d036      	beq.n	8003c72 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c04:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8003c08:	2928      	cmp	r1, #40	; 0x28
 8003c0a:	d03d      	beq.n	8003c88 <I2C_ITError+0x9c>
 8003c0c:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003c0e:	6859      	ldr	r1, [r3, #4]
 8003c10:	0508      	lsls	r0, r1, #20
 8003c12:	d407      	bmi.n	8003c24 <I2C_ITError+0x38>
 8003c14:	2a60      	cmp	r2, #96	; 0x60
 8003c16:	d005      	beq.n	8003c24 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8003c18:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c1a:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003c1c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c20:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c24:	2200      	movs	r2, #0
 8003c26:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c28:	685a      	ldr	r2, [r3, #4]
 8003c2a:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003c2e:	d134      	bne.n	8003c9a <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003c30:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003c34:	2960      	cmp	r1, #96	; 0x60
 8003c36:	d075      	beq.n	8003d24 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c38:	695a      	ldr	r2, [r3, #20]
 8003c3a:	0650      	lsls	r0, r2, #25
 8003c3c:	d505      	bpl.n	8003c4a <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c42:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003c44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c46:	3301      	adds	r3, #1
 8003c48:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003c4a:	4620      	mov	r0, r4
 8003c4c:	f7ff feaa 	bl	80039a4 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8003c50:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003c52:	0719      	lsls	r1, r3, #28
 8003c54:	d004      	beq.n	8003c60 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c56:	6822      	ldr	r2, [r4, #0]
 8003c58:	6853      	ldr	r3, [r2, #4]
 8003c5a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003c5e:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8003c60:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003c64:	6c22      	ldr	r2, [r4, #64]	; 0x40
  CurrentState = hi2c->State;
 8003c66:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003c68:	0752      	lsls	r2, r2, #29
 8003c6a:	d501      	bpl.n	8003c70 <I2C_ITError+0x84>
 8003c6c:	2b28      	cmp	r3, #40	; 0x28
 8003c6e:	d02f      	beq.n	8003cd0 <I2C_ITError+0xe4>
}
 8003c70:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c72:	2a22      	cmp	r2, #34	; 0x22
 8003c74:	d1c6      	bne.n	8003c04 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c7e:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	0512      	lsls	r2, r2, #20
 8003c84:	d5c8      	bpl.n	8003c18 <I2C_ITError+0x2c>
 8003c86:	e7cd      	b.n	8003c24 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c88:	2200      	movs	r2, #0
 8003c8a:	6823      	ldr	r3, [r4, #0]
 8003c8c:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c8e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003c98:	d0ca      	beq.n	8003c30 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003c9a:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003c9c:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003c9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ca2:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003ca4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d01e      	beq.n	8003cea <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003cac:	4b28      	ldr	r3, [pc, #160]	; (8003d50 <I2C_ITError+0x164>)
 8003cae:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003cb0:	f7ff f8c0 	bl	8002e34 <HAL_DMA_Abort_IT>
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	d0cb      	beq.n	8003c50 <I2C_ITError+0x64>
        hi2c->State = HAL_I2C_STATE_READY;
 8003cb8:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003cba:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003cbc:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003cbe:	6813      	ldr	r3, [r2, #0]
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003cc6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003cca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003ccc:	4798      	blx	r3
 8003cce:	e7bf      	b.n	8003c50 <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003cd0:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003cd2:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003cd4:	491f      	ldr	r1, [pc, #124]	; (8003d54 <I2C_ITError+0x168>)
    HAL_I2C_ListenCpltCallback(hi2c);
 8003cd6:	4620      	mov	r0, r4
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003cd8:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003cda:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003cdc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ce0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003ce4:	f7ff fdfc 	bl	80038e0 <HAL_I2C_ListenCpltCallback>
}
 8003ce8:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003cea:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003cec:	4b18      	ldr	r3, [pc, #96]	; (8003d50 <I2C_ITError+0x164>)
 8003cee:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003cf0:	f7ff f8a0 	bl	8002e34 <HAL_DMA_Abort_IT>
 8003cf4:	2800      	cmp	r0, #0
 8003cf6:	d0ab      	beq.n	8003c50 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003cf8:	6823      	ldr	r3, [r4, #0]
 8003cfa:	695a      	ldr	r2, [r3, #20]
 8003cfc:	0651      	lsls	r1, r2, #25
 8003cfe:	d506      	bpl.n	8003d0e <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d00:	691a      	ldr	r2, [r3, #16]
 8003d02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d04:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003d06:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	3201      	adds	r2, #1
 8003d0c:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8003d0e:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003d10:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d12:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003d14:	f022 0201 	bic.w	r2, r2, #1
 8003d18:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003d1a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d1e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d20:	4798      	blx	r3
 8003d22:	e795      	b.n	8003c50 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 8003d24:	2120      	movs	r1, #32
 8003d26:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d2a:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d2c:	695a      	ldr	r2, [r3, #20]
 8003d2e:	0652      	lsls	r2, r2, #25
 8003d30:	d506      	bpl.n	8003d40 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d36:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003d38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	3201      	adds	r2, #1
 8003d3e:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003d40:	681a      	ldr	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003d42:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8003d44:	f022 0201 	bic.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003d4a:	f7ff fed3 	bl	8003af4 <HAL_I2C_AbortCpltCallback>
 8003d4e:	e77f      	b.n	8003c50 <I2C_ITError+0x64>
 8003d50:	08003af9 	.word	0x08003af9
 8003d54:	ffff0000 	.word	0xffff0000

08003d58 <HAL_I2C_EV_IRQHandler>:
{
 8003d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d5a:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d5c:	6803      	ldr	r3, [r0, #0]
{
 8003d5e:	b08f      	sub	sp, #60	; 0x3c
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d60:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d64:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d68:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d6c:	2910      	cmp	r1, #16
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d6e:	b2cd      	uxtb	r5, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d70:	b2d2      	uxtb	r2, r2
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d72:	d022      	beq.n	8003dba <HAL_I2C_EV_IRQHandler+0x62>
 8003d74:	2d40      	cmp	r5, #64	; 0x40
 8003d76:	d020      	beq.n	8003dba <HAL_I2C_EV_IRQHandler+0x62>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d78:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003d7a:	2900      	cmp	r1, #0
 8003d7c:	f000 8095 	beq.w	8003eaa <HAL_I2C_EV_IRQHandler+0x152>
  uint32_t sr2itflags               = 0U;
 8003d80:	2500      	movs	r5, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d82:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d84:	078f      	lsls	r7, r1, #30
 8003d86:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8003d8a:	d559      	bpl.n	8003e40 <HAL_I2C_EV_IRQHandler+0xe8>
 8003d8c:	0586      	lsls	r6, r0, #22
 8003d8e:	d559      	bpl.n	8003e44 <HAL_I2C_EV_IRQHandler+0xec>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d90:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003d92:	b102      	cbz	r2, 8003d96 <HAL_I2C_EV_IRQHandler+0x3e>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d94:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d96:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003d9a:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003d9e:	2a28      	cmp	r2, #40	; 0x28
 8003da0:	f000 821d 	beq.w	80041de <HAL_I2C_EV_IRQHandler+0x486>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003da4:	2200      	movs	r2, #0
 8003da6:	920c      	str	r2, [sp, #48]	; 0x30
 8003da8:	6959      	ldr	r1, [r3, #20]
 8003daa:	910c      	str	r1, [sp, #48]	; 0x30
 8003dac:	699b      	ldr	r3, [r3, #24]
    __HAL_UNLOCK(hi2c);
 8003dae:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db2:	930c      	str	r3, [sp, #48]	; 0x30
 8003db4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
}
 8003db6:	b00f      	add	sp, #60	; 0x3c
 8003db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003dba:	699f      	ldr	r7, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003dbc:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003dbe:	f011 0f01 	tst.w	r1, #1
 8003dc2:	d11a      	bne.n	8003dfa <HAL_I2C_EV_IRQHandler+0xa2>
 8003dc4:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 8003dc8:	d0f5      	beq.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 8003dca:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8003dce:	d0f2      	beq.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dd0:	070e      	lsls	r6, r1, #28
 8003dd2:	d56d      	bpl.n	8003eb0 <HAL_I2C_EV_IRQHandler+0x158>
 8003dd4:	0586      	lsls	r6, r0, #22
 8003dd6:	f140 8083 	bpl.w	8003ee0 <HAL_I2C_EV_IRQHandler+0x188>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003dda:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ddc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dde:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003de0:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003de2:	2900      	cmp	r1, #0
 8003de4:	f000 81e2 	beq.w	80041ac <HAL_I2C_EV_IRQHandler+0x454>
 8003de8:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003dea:	2a00      	cmp	r2, #0
 8003dec:	f000 81de 	beq.w	80041ac <HAL_I2C_EV_IRQHandler+0x454>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003df6:	605a      	str	r2, [r3, #4]
 8003df8:	e7dd      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dfa:	0586      	lsls	r6, r0, #22
 8003dfc:	d56e      	bpl.n	8003edc <HAL_I2C_EV_IRQHandler+0x184>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003dfe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003e00:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8003e04:	f000 81e8 	beq.w	80041d8 <HAL_I2C_EV_IRQHandler+0x480>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003e08:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003e0a:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003e0e:	bf04      	itt	eq
 8003e10:	2208      	moveq	r2, #8
 8003e12:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e14:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003e18:	2a40      	cmp	r2, #64	; 0x40
 8003e1a:	f000 81d6 	beq.w	80041ca <HAL_I2C_EV_IRQHandler+0x472>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e1e:	6922      	ldr	r2, [r4, #16]
 8003e20:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003e24:	f000 81b1 	beq.w	800418a <HAL_I2C_EV_IRQHandler+0x432>
      if (hi2c->EventCount == 0U)
 8003e28:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003e2a:	2a00      	cmp	r2, #0
 8003e2c:	f040 81eb 	bne.w	8004206 <HAL_I2C_EV_IRQHandler+0x4ae>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003e30:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003e32:	11d2      	asrs	r2, r2, #7
 8003e34:	f002 0206 	and.w	r2, r2, #6
 8003e38:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003e3c:	611a      	str	r2, [r3, #16]
 8003e3e:	e7ba      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e40:	06cf      	lsls	r7, r1, #27
 8003e42:	d47b      	bmi.n	8003f3c <HAL_I2C_EV_IRQHandler+0x1e4>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e44:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8003e48:	2a21      	cmp	r2, #33	; 0x21
 8003e4a:	f000 80f4 	beq.w	8004036 <HAL_I2C_EV_IRQHandler+0x2de>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e4e:	064e      	lsls	r6, r1, #25
 8003e50:	f140 8131 	bpl.w	80040b6 <HAL_I2C_EV_IRQHandler+0x35e>
 8003e54:	0545      	lsls	r5, r0, #21
 8003e56:	f140 812e 	bpl.w	80040b6 <HAL_I2C_EV_IRQHandler+0x35e>
 8003e5a:	0749      	lsls	r1, r1, #29
 8003e5c:	f100 812e 	bmi.w	80040bc <HAL_I2C_EV_IRQHandler+0x364>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e60:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003e64:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e66:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003e68:	b292      	uxth	r2, r2
 8003e6a:	2a00      	cmp	r2, #0
 8003e6c:	d0a3      	beq.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e6e:	691a      	ldr	r2, [r3, #16]
 8003e70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e72:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003e74:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003e76:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003e80:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e82:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003e84:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d195      	bne.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 8003e8a:	292a      	cmp	r1, #42	; 0x2a
 8003e8c:	d193      	bne.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e8e:	2522      	movs	r5, #34	; 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e90:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e92:	6822      	ldr	r2, [r4, #0]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e94:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e96:	6853      	ldr	r3, [r2, #4]
 8003e98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e9c:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e9e:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ea0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ea4:	f7ff fd18 	bl	80038d8 <HAL_I2C_SlaveRxCpltCallback>
 8003ea8:	e785      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003eaa:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003eac:	6959      	ldr	r1, [r3, #20]
 8003eae:	e769      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003eb0:	078e      	lsls	r6, r1, #30
 8003eb2:	d515      	bpl.n	8003ee0 <HAL_I2C_EV_IRQHandler+0x188>
 8003eb4:	0586      	lsls	r6, r0, #22
 8003eb6:	d513      	bpl.n	8003ee0 <HAL_I2C_EV_IRQHandler+0x188>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003eb8:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003ebc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003ebe:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ec0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003ec4:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ec6:	2922      	cmp	r1, #34	; 0x22
 8003ec8:	f000 81b2 	beq.w	8004230 <HAL_I2C_EV_IRQHandler+0x4d8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ecc:	2200      	movs	r2, #0
 8003ece:	920a      	str	r2, [sp, #40]	; 0x28
 8003ed0:	695a      	ldr	r2, [r3, #20]
 8003ed2:	920a      	str	r2, [sp, #40]	; 0x28
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	930a      	str	r3, [sp, #40]	; 0x28
 8003ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eda:	e76c      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003edc:	070e      	lsls	r6, r1, #28
 8003ede:	d5e7      	bpl.n	8003eb0 <HAL_I2C_EV_IRQHandler+0x158>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003ee0:	077f      	lsls	r7, r7, #29
 8003ee2:	f140 80f4 	bpl.w	80040ce <HAL_I2C_EV_IRQHandler+0x376>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003ee6:	685e      	ldr	r6, [r3, #4]
 8003ee8:	0536      	lsls	r6, r6, #20
 8003eea:	f53f af64 	bmi.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003eee:	060f      	lsls	r7, r1, #24
 8003ef0:	f140 8114 	bpl.w	800411c <HAL_I2C_EV_IRQHandler+0x3c4>
 8003ef4:	0546      	lsls	r6, r0, #21
 8003ef6:	f140 8111 	bpl.w	800411c <HAL_I2C_EV_IRQHandler+0x3c4>
 8003efa:	074f      	lsls	r7, r1, #29
 8003efc:	f100 8111 	bmi.w	8004122 <HAL_I2C_EV_IRQHandler+0x3ca>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f00:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f04:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f06:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f0a:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f0c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f0e:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f10:	2800      	cmp	r0, #0
 8003f12:	f040 823a 	bne.w	800438a <HAL_I2C_EV_IRQHandler+0x632>
 8003f16:	2a21      	cmp	r2, #33	; 0x21
 8003f18:	f000 8341 	beq.w	800459e <HAL_I2C_EV_IRQHandler+0x846>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003f1c:	2940      	cmp	r1, #64	; 0x40
 8003f1e:	f47f af4a 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003f22:	2a22      	cmp	r2, #34	; 0x22
 8003f24:	f47f af47 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->XferCount == 0U)
 8003f28:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f2a:	b292      	uxth	r2, r2
 8003f2c:	2a00      	cmp	r2, #0
 8003f2e:	f040 82c1 	bne.w	80044b4 <HAL_I2C_EV_IRQHandler+0x75c>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f32:	685a      	ldr	r2, [r3, #4]
 8003f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f38:	605a      	str	r2, [r3, #4]
 8003f3a:	e73c      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f3c:	0585      	lsls	r5, r0, #22
 8003f3e:	d581      	bpl.n	8003e44 <HAL_I2C_EV_IRQHandler+0xec>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f40:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f44:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f46:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f48:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f4c:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003f4e:	960d      	str	r6, [sp, #52]	; 0x34
 8003f50:	695a      	ldr	r2, [r3, #20]
 8003f52:	920d      	str	r2, [sp, #52]	; 0x34
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	f042 0201 	orr.w	r2, r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f64:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	0511      	lsls	r1, r2, #20
 8003f6a:	d521      	bpl.n	8003fb0 <HAL_I2C_EV_IRQHandler+0x258>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f6c:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8003f70:	2a22      	cmp	r2, #34	; 0x22
 8003f72:	f000 817a 	beq.w	800426a <HAL_I2C_EV_IRQHandler+0x512>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003f76:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003f78:	6802      	ldr	r2, [r0, #0]
 8003f7a:	6852      	ldr	r2, [r2, #4]
 8003f7c:	b292      	uxth	r2, r2
 8003f7e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003f80:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f82:	b292      	uxth	r2, r2
 8003f84:	b11a      	cbz	r2, 8003f8e <HAL_I2C_EV_IRQHandler+0x236>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f86:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f88:	f042 0204 	orr.w	r2, r2, #4
 8003f8c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f94:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f96:	f7ff f82b 	bl	8002ff0 <HAL_DMA_GetState>
 8003f9a:	2801      	cmp	r0, #1
 8003f9c:	d008      	beq.n	8003fb0 <HAL_I2C_EV_IRQHandler+0x258>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f9e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003fa0:	4ba2      	ldr	r3, [pc, #648]	; (800422c <HAL_I2C_EV_IRQHandler+0x4d4>)
 8003fa2:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003fa4:	f7fe ff46 	bl	8002e34 <HAL_DMA_Abort_IT>
 8003fa8:	b110      	cbz	r0, 8003fb0 <HAL_I2C_EV_IRQHandler+0x258>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003faa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003fac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003fae:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003fb0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	b313      	cbz	r3, 8003ffc <HAL_I2C_EV_IRQHandler+0x2a4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003fb6:	6823      	ldr	r3, [r4, #0]
 8003fb8:	695a      	ldr	r2, [r3, #20]
 8003fba:	0752      	lsls	r2, r2, #29
 8003fbc:	d50a      	bpl.n	8003fd4 <HAL_I2C_EV_IRQHandler+0x27c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fbe:	691a      	ldr	r2, [r3, #16]
 8003fc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fc2:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003fc4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003fc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003fc8:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8003fca:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 8003fcc:	b292      	uxth	r2, r2
 8003fce:	6823      	ldr	r3, [r4, #0]
 8003fd0:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003fd2:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fd4:	695a      	ldr	r2, [r3, #20]
 8003fd6:	0657      	lsls	r7, r2, #25
 8003fd8:	d509      	bpl.n	8003fee <HAL_I2C_EV_IRQHandler+0x296>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fda:	691a      	ldr	r2, [r3, #16]
 8003fdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fde:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003fe0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003fe2:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003fe8:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003fea:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003fec:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8003fee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	b11b      	cbz	r3, 8003ffc <HAL_I2C_EV_IRQHandler+0x2a4>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ff4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ff6:	f043 0304 	orr.w	r3, r3, #4
 8003ffa:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ffc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f040 80dd 	bne.w	80041be <HAL_I2C_EV_IRQHandler+0x466>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004004:	2d2a      	cmp	r5, #42	; 0x2a
 8004006:	f000 8151 	beq.w	80042ac <HAL_I2C_EV_IRQHandler+0x554>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800400a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800400e:	2b28      	cmp	r3, #40	; 0x28
 8004010:	f000 8154 	beq.w	80042bc <HAL_I2C_EV_IRQHandler+0x564>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004014:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004016:	2b22      	cmp	r3, #34	; 0x22
 8004018:	d002      	beq.n	8004020 <HAL_I2C_EV_IRQHandler+0x2c8>
 800401a:	2d22      	cmp	r5, #34	; 0x22
 800401c:	f47f aecb 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004020:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004022:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8004024:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004026:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8004028:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800402c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004030:	f7ff fc52 	bl	80038d8 <HAL_I2C_SlaveRxCpltCallback>
 8004034:	e6bf      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004036:	060e      	lsls	r6, r1, #24
 8004038:	d528      	bpl.n	800408c <HAL_I2C_EV_IRQHandler+0x334>
 800403a:	0545      	lsls	r5, r0, #21
 800403c:	d526      	bpl.n	800408c <HAL_I2C_EV_IRQHandler+0x334>
 800403e:	0749      	lsls	r1, r1, #29
 8004040:	d427      	bmi.n	8004092 <HAL_I2C_EV_IRQHandler+0x33a>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004042:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8004046:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004048:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 800404a:	b289      	uxth	r1, r1
 800404c:	2900      	cmp	r1, #0
 800404e:	f43f aeb2 	beq.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004052:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004054:	f815 1b01 	ldrb.w	r1, [r5], #1
 8004058:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 800405a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800405c:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800405e:	3901      	subs	r1, #1
 8004060:	b289      	uxth	r1, r1
 8004062:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004064:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004066:	b289      	uxth	r1, r1
 8004068:	2900      	cmp	r1, #0
 800406a:	f47f aea4 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 800406e:	2829      	cmp	r0, #41	; 0x29
 8004070:	f47f aea1 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004074:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004076:	6859      	ldr	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004078:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800407a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800407e:	6059      	str	r1, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004080:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004082:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004086:	f7ff fc25 	bl	80038d4 <HAL_I2C_SlaveTxCpltCallback>
 800408a:	e694      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800408c:	074a      	lsls	r2, r1, #29
 800408e:	f57f ae92 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 8004092:	0587      	lsls	r7, r0, #22
 8004094:	f57f ae8f 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
  if (hi2c->XferCount != 0U)
 8004098:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800409a:	b292      	uxth	r2, r2
 800409c:	2a00      	cmp	r2, #0
 800409e:	f43f ae8a 	beq.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80040a4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80040a8:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 80040aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80040ac:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80040ae:	3b01      	subs	r3, #1
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	8563      	strh	r3, [r4, #42]	; 0x2a
 80040b4:	e67f      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040b6:	074a      	lsls	r2, r1, #29
 80040b8:	f57f ae7d 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 80040bc:	0587      	lsls	r7, r0, #22
 80040be:	f57f ae7a 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
  if (hi2c->XferCount != 0U)
 80040c2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040c4:	b292      	uxth	r2, r2
 80040c6:	2a00      	cmp	r2, #0
 80040c8:	f43f ae75 	beq.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 80040cc:	e01b      	b.n	8004106 <HAL_I2C_EV_IRQHandler+0x3ae>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	0512      	lsls	r2, r2, #20
 80040d2:	f53f ae70 	bmi.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040d6:	064f      	lsls	r7, r1, #25
 80040d8:	d432      	bmi.n	8004140 <HAL_I2C_EV_IRQHandler+0x3e8>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040da:	0749      	lsls	r1, r1, #29
 80040dc:	f57f ae6b 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 80040e0:	0582      	lsls	r2, r0, #22
 80040e2:	f57f ae68 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040e6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 80040e8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040ea:	b292      	uxth	r2, r2
 80040ec:	2a04      	cmp	r2, #4
 80040ee:	f000 8119 	beq.w	8004324 <HAL_I2C_EV_IRQHandler+0x5cc>
  else if (hi2c->XferCount == 3U)
 80040f2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040f4:	b292      	uxth	r2, r2
 80040f6:	2a03      	cmp	r2, #3
 80040f8:	f000 8159 	beq.w	80043ae <HAL_I2C_EV_IRQHandler+0x656>
  else if (hi2c->XferCount == 2U)
 80040fc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040fe:	b292      	uxth	r2, r2
 8004100:	2a02      	cmp	r2, #2
 8004102:	f000 8185 	beq.w	8004410 <HAL_I2C_EV_IRQHandler+0x6b8>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004106:	691a      	ldr	r2, [r3, #16]
 8004108:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800410a:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800410c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800410e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004110:	3b01      	subs	r3, #1
 8004112:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8004114:	3201      	adds	r2, #1
    hi2c->XferCount--;
 8004116:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004118:	6262      	str	r2, [r4, #36]	; 0x24
      }
 800411a:	e64c      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800411c:	074e      	lsls	r6, r1, #29
 800411e:	f57f ae4a 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 8004122:	0581      	lsls	r1, r0, #22
 8004124:	f57f ae47 	bpl.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004128:	2a21      	cmp	r2, #33	; 0x21
 800412a:	f000 8103 	beq.w	8004334 <HAL_I2C_EV_IRQHandler+0x5dc>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800412e:	2d40      	cmp	r5, #64	; 0x40
 8004130:	f47f ae41 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004134:	4620      	mov	r0, r4
}
 8004136:	b00f      	add	sp, #60	; 0x3c
 8004138:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800413c:	f7ff bbd4 	b.w	80038e8 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004140:	0546      	lsls	r6, r0, #21
 8004142:	d5ca      	bpl.n	80040da <HAL_I2C_EV_IRQHandler+0x382>
 8004144:	074d      	lsls	r5, r1, #29
 8004146:	f3c1 0280 	ubfx	r2, r1, #2, #1
 800414a:	d4c9      	bmi.n	80040e0 <HAL_I2C_EV_IRQHandler+0x388>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800414c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004150:	2922      	cmp	r1, #34	; 0x22
 8004152:	f47f ae30 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    tmp = hi2c->XferCount;
 8004156:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004158:	b289      	uxth	r1, r1
    if (tmp > 3U)
 800415a:	2903      	cmp	r1, #3
 800415c:	f240 81b0 	bls.w	80044c0 <HAL_I2C_EV_IRQHandler+0x768>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004160:	691a      	ldr	r2, [r3, #16]
 8004162:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004164:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8004166:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004168:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800416a:	3b01      	subs	r3, #1
 800416c:	b29b      	uxth	r3, r3
 800416e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8004170:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004172:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8004178:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 800417a:	f47f ae1c 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800417e:	6822      	ldr	r2, [r4, #0]
 8004180:	6853      	ldr	r3, [r2, #4]
 8004182:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004186:	6053      	str	r3, [r2, #4]
 8004188:	e615      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800418a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800418e:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004190:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004192:	bf16      	itet	ne
 8004194:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004198:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800419c:	b2d2      	uxtbne	r2, r2
 800419e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80041a0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80041a2:	b11a      	cbz	r2, 80041ac <HAL_I2C_EV_IRQHandler+0x454>
 80041a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80041a6:	2a00      	cmp	r2, #0
 80041a8:	f47f ae22 	bne.w	8003df0 <HAL_I2C_EV_IRQHandler+0x98>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80041ac:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80041ae:	2a00      	cmp	r2, #0
 80041b0:	f43f ae01 	beq.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 80041b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80041b6:	2a00      	cmp	r2, #0
 80041b8:	f47f ae1a 	bne.w	8003df0 <HAL_I2C_EV_IRQHandler+0x98>
 80041bc:	e5fb      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    I2C_ITError(hi2c);
 80041be:	4620      	mov	r0, r4
}
 80041c0:	b00f      	add	sp, #60	; 0x3c
 80041c2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 80041c6:	f7ff bd11 	b.w	8003bec <I2C_ITError>
    if (hi2c->EventCount == 0U)
 80041ca:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80041cc:	bb3a      	cbnz	r2, 800421e <HAL_I2C_EV_IRQHandler+0x4c6>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80041ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80041d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041d4:	611a      	str	r2, [r3, #16]
 80041d6:	e5ee      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80041d8:	2201      	movs	r2, #1
 80041da:	62e2      	str	r2, [r4, #44]	; 0x2c
 80041dc:	e61a      	b.n	8003e14 <HAL_I2C_EV_IRQHandler+0xbc>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80041de:	685a      	ldr	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80041e0:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80041e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041e8:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80041ea:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 80041ec:	f04f 0300 	mov.w	r3, #0
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80041f0:	4620      	mov	r0, r4
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80041f2:	bf54      	ite	pl
 80041f4:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80041f6:	8b22      	ldrhmi	r2, [r4, #24]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80041f8:	f001 0101 	and.w	r1, r1, #1
    __HAL_UNLOCK(hi2c);
 80041fc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004200:	f7ff fb6c 	bl	80038dc <HAL_I2C_AddrCallback>
 8004204:	e5d7      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8004206:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004208:	2a01      	cmp	r2, #1
 800420a:	f47f add4 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800420e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004210:	11d2      	asrs	r2, r2, #7
 8004212:	f002 0206 	and.w	r2, r2, #6
 8004216:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 800421a:	611a      	str	r2, [r3, #16]
 800421c:	e5cb      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800421e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004220:	f042 0201 	orr.w	r2, r2, #1
 8004224:	b2d2      	uxtb	r2, r2
 8004226:	611a      	str	r2, [r3, #16]
 8004228:	e5c5      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 800422a:	bf00      	nop
 800422c:	08003af9 	.word	0x08003af9
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004230:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004232:	b911      	cbnz	r1, 800423a <HAL_I2C_EV_IRQHandler+0x4e2>
 8004234:	2a40      	cmp	r2, #64	; 0x40
 8004236:	f000 80a1 	beq.w	800437c <HAL_I2C_EV_IRQHandler+0x624>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800423a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800423c:	b922      	cbnz	r2, 8004248 <HAL_I2C_EV_IRQHandler+0x4f0>
 800423e:	6921      	ldr	r1, [r4, #16]
 8004240:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8004244:	f000 80a5 	beq.w	8004392 <HAL_I2C_EV_IRQHandler+0x63a>
      if (hi2c->XferCount == 0U)
 8004248:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800424a:	b292      	uxth	r2, r2
 800424c:	2a00      	cmp	r2, #0
 800424e:	d142      	bne.n	80042d6 <HAL_I2C_EV_IRQHandler+0x57e>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004250:	9202      	str	r2, [sp, #8]
 8004252:	695a      	ldr	r2, [r3, #20]
 8004254:	9202      	str	r2, [sp, #8]
 8004256:	699a      	ldr	r2, [r3, #24]
 8004258:	9202      	str	r2, [sp, #8]
 800425a:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004262:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8004264:	2300      	movs	r3, #0
 8004266:	6523      	str	r3, [r4, #80]	; 0x50
 8004268:	e5a5      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800426a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800426c:	6802      	ldr	r2, [r0, #0]
 800426e:	6852      	ldr	r2, [r2, #4]
 8004270:	b292      	uxth	r2, r2
 8004272:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8004274:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004276:	b292      	uxth	r2, r2
 8004278:	b11a      	cbz	r2, 8004282 <HAL_I2C_EV_IRQHandler+0x52a>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800427a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800427c:	f042 0204 	orr.w	r2, r2, #4
 8004280:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004288:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800428a:	f7fe feb1 	bl	8002ff0 <HAL_DMA_GetState>
 800428e:	2801      	cmp	r0, #1
 8004290:	f43f ae8e 	beq.w	8003fb0 <HAL_I2C_EV_IRQHandler+0x258>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004294:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004296:	4ba6      	ldr	r3, [pc, #664]	; (8004530 <HAL_I2C_EV_IRQHandler+0x7d8>)
 8004298:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800429a:	f7fe fdcb 	bl	8002e34 <HAL_DMA_Abort_IT>
 800429e:	2800      	cmp	r0, #0
 80042a0:	f43f ae86 	beq.w	8003fb0 <HAL_I2C_EV_IRQHandler+0x258>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80042a4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80042a6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80042a8:	4798      	blx	r3
 80042aa:	e681      	b.n	8003fb0 <HAL_I2C_EV_IRQHandler+0x258>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042ac:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 80042ae:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042b0:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042b2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042b6:	f7ff fb0f 	bl	80038d8 <HAL_I2C_SlaveRxCpltCallback>
 80042ba:	e6a6      	b.n	800400a <HAL_I2C_EV_IRQHandler+0x2b2>
      hi2c->PreviousState = I2C_STATE_NONE;
 80042bc:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80042be:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042c0:	499c      	ldr	r1, [pc, #624]	; (8004534 <HAL_I2C_EV_IRQHandler+0x7dc>)
      HAL_I2C_ListenCpltCallback(hi2c);
 80042c2:	4620      	mov	r0, r4
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042c4:	62e1      	str	r1, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80042c6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80042c8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80042d0:	f7ff fb06 	bl	80038e0 <HAL_I2C_ListenCpltCallback>
 80042d4:	e56f      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->XferCount == 1U)
 80042d6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80042d8:	b292      	uxth	r2, r2
 80042da:	2a01      	cmp	r2, #1
 80042dc:	d076      	beq.n	80043cc <HAL_I2C_EV_IRQHandler+0x674>
      else if (hi2c->XferCount == 2U)
 80042de:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80042e0:	b292      	uxth	r2, r2
 80042e2:	2a02      	cmp	r2, #2
 80042e4:	f000 812e 	beq.w	8004544 <HAL_I2C_EV_IRQHandler+0x7ec>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042ee:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	0511      	lsls	r1, r2, #20
 80042f4:	d50e      	bpl.n	8004314 <HAL_I2C_EV_IRQHandler+0x5bc>
 80042f6:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80042fa:	d007      	beq.n	800430c <HAL_I2C_EV_IRQHandler+0x5b4>
 80042fc:	3801      	subs	r0, #1
 80042fe:	281f      	cmp	r0, #31
 8004300:	d808      	bhi.n	8004314 <HAL_I2C_EV_IRQHandler+0x5bc>
 8004302:	4a8d      	ldr	r2, [pc, #564]	; (8004538 <HAL_I2C_EV_IRQHandler+0x7e0>)
 8004304:	fa22 f000 	lsr.w	r0, r2, r0
 8004308:	07c2      	lsls	r2, r0, #31
 800430a:	d503      	bpl.n	8004314 <HAL_I2C_EV_IRQHandler+0x5bc>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004312:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004314:	2200      	movs	r2, #0
 8004316:	9209      	str	r2, [sp, #36]	; 0x24
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	9209      	str	r2, [sp, #36]	; 0x24
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	9309      	str	r3, [sp, #36]	; 0x24
 8004320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004322:	e79f      	b.n	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004324:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004326:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004328:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800432c:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8004332:	e6eb      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x3b4>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004334:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004336:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800433a:	2a21      	cmp	r2, #33	; 0x21
 800433c:	f47f ad3b 	bne.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->XferCount != 0U)
 8004340:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004342:	b292      	uxth	r2, r2
 8004344:	2a00      	cmp	r2, #0
 8004346:	f47f aeac 	bne.w	80040a2 <HAL_I2C_EV_IRQHandler+0x34a>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800434a:	2908      	cmp	r1, #8
 800434c:	f000 809a 	beq.w	8004484 <HAL_I2C_EV_IRQHandler+0x72c>
 8004350:	2920      	cmp	r1, #32
 8004352:	f000 8097 	beq.w	8004484 <HAL_I2C_EV_IRQHandler+0x72c>
 8004356:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800435a:	f000 8093 	beq.w	8004484 <HAL_I2C_EV_IRQHandler+0x72c>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800435e:	2611      	movs	r6, #17
        hi2c->State = HAL_I2C_STATE_READY;
 8004360:	2520      	movs	r5, #32
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004362:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004364:	6859      	ldr	r1, [r3, #4]
 8004366:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800436a:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800436c:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800436e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004372:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004376:	f7ff faa9 	bl	80038cc <HAL_I2C_MasterTxCpltCallback>
 800437a:	e51c      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800437c:	9100      	str	r1, [sp, #0]
 800437e:	695a      	ldr	r2, [r3, #20]
 8004380:	9200      	str	r2, [sp, #0]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	9b00      	ldr	r3, [sp, #0]
 8004388:	e515      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800438a:	2a21      	cmp	r2, #33	; 0x21
 800438c:	f43f adcc 	beq.w	8003f28 <HAL_I2C_EV_IRQHandler+0x1d0>
 8004390:	e5c4      	b.n	8003f1c <HAL_I2C_EV_IRQHandler+0x1c4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004392:	9201      	str	r2, [sp, #4]
 8004394:	695a      	ldr	r2, [r3, #20]
 8004396:	9201      	str	r2, [sp, #4]
 8004398:	699a      	ldr	r2, [r3, #24]
 800439a:	9201      	str	r2, [sp, #4]
 800439c:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80043a6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80043a8:	3301      	adds	r3, #1
 80043aa:	6523      	str	r3, [r4, #80]	; 0x50
 80043ac:	e503      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043ae:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80043b0:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043b6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80043b8:	f43f aea5 	beq.w	8004106 <HAL_I2C_EV_IRQHandler+0x3ae>
 80043bc:	2902      	cmp	r1, #2
 80043be:	f43f aea2 	beq.w	8004106 <HAL_I2C_EV_IRQHandler+0x3ae>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	e69c      	b.n	8004106 <HAL_I2C_EV_IRQHandler+0x3ae>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80043cc:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80043d0:	f000 8104 	beq.w	80045dc <HAL_I2C_EV_IRQHandler+0x884>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80043d4:	2808      	cmp	r0, #8
 80043d6:	f000 80d2 	beq.w	800457e <HAL_I2C_EV_IRQHandler+0x826>
 80043da:	2820      	cmp	r0, #32
 80043dc:	f000 80cf 	beq.w	800457e <HAL_I2C_EV_IRQHandler+0x826>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80043e0:	2d12      	cmp	r5, #18
 80043e2:	f000 8145 	beq.w	8004670 <HAL_I2C_EV_IRQHandler+0x918>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80043e6:	2810      	cmp	r0, #16
 80043e8:	f200 8144 	bhi.w	8004674 <HAL_I2C_EV_IRQHandler+0x91c>
 80043ec:	4a53      	ldr	r2, [pc, #332]	; (800453c <HAL_I2C_EV_IRQHandler+0x7e4>)
 80043ee:	fa22 f000 	lsr.w	r0, r2, r0
 80043f2:	07c7      	lsls	r7, r0, #31
 80043f4:	f140 813e 	bpl.w	8004674 <HAL_I2C_EV_IRQHandler+0x91c>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043fe:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004400:	2200      	movs	r2, #0
 8004402:	9205      	str	r2, [sp, #20]
 8004404:	695a      	ldr	r2, [r3, #20]
 8004406:	9205      	str	r2, [sp, #20]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	9305      	str	r3, [sp, #20]
 800440c:	9b05      	ldr	r3, [sp, #20]
 800440e:	e729      	b.n	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004410:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004412:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004414:	f000 80de 	beq.w	80045d4 <HAL_I2C_EV_IRQHandler+0x87c>
 8004418:	2910      	cmp	r1, #16
 800441a:	f000 80db 	beq.w	80045d4 <HAL_I2C_EV_IRQHandler+0x87c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800441e:	2904      	cmp	r1, #4
 8004420:	f000 8117 	beq.w	8004652 <HAL_I2C_EV_IRQHandler+0x8fa>
 8004424:	2902      	cmp	r1, #2
 8004426:	f000 8114 	beq.w	8004652 <HAL_I2C_EV_IRQHandler+0x8fa>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800442a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800442e:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004430:	2020      	movs	r0, #32
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004436:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8004438:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443a:	6822      	ldr	r2, [r4, #0]
    hi2c->XferCount--;
 800443c:	3b01      	subs	r3, #1
 800443e:	b29b      	uxth	r3, r3
 8004440:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004442:	6a63      	ldr	r3, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004444:	6912      	ldr	r2, [r2, #16]
    hi2c->pBuffPtr++;
 8004446:	1c59      	adds	r1, r3, #1
 8004448:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800444a:	705a      	strb	r2, [r3, #1]
    hi2c->XferCount--;
 800444c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800444e:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 8004450:	3b01      	subs	r3, #1
 8004452:	b29b      	uxth	r3, r3
 8004454:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004456:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 8004458:	6a62      	ldr	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800445a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->pBuffPtr++;
 800445e:	3201      	adds	r2, #1
 8004460:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004462:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004464:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004468:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800446c:	2b40      	cmp	r3, #64	; 0x40
 800446e:	f000 80c9 	beq.w	8004604 <HAL_I2C_EV_IRQHandler+0x8ac>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004472:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004474:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004476:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800447a:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800447c:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800447e:	f7ff fa27 	bl	80038d0 <HAL_I2C_MasterRxCpltCallback>
 8004482:	e498      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004484:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004486:	2020      	movs	r0, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004488:	6859      	ldr	r1, [r3, #4]
 800448a:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800448e:	6059      	str	r1, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004490:	6819      	ldr	r1, [r3, #0]
 8004492:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004496:	6019      	str	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004498:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800449a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800449e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80044a2:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044a4:	2b40      	cmp	r3, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044a6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044aa:	f47f af64 	bne.w	8004376 <HAL_I2C_EV_IRQHandler+0x61e>
          HAL_I2C_MemTxCpltCallback(hi2c);
 80044ae:	f7ff fa19 	bl	80038e4 <HAL_I2C_MemTxCpltCallback>
 80044b2:	e480      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044b4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80044b8:	2a40      	cmp	r2, #64	; 0x40
 80044ba:	f47f adf2 	bne.w	80040a2 <HAL_I2C_EV_IRQHandler+0x34a>
 80044be:	e639      	b.n	8004134 <HAL_I2C_EV_IRQHandler+0x3dc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80044c0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80044c2:	2802      	cmp	r0, #2
 80044c4:	f43f ac77 	beq.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 80044c8:	2901      	cmp	r1, #1
 80044ca:	f63f ac74 	bhi.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80044ce:	f246 11a8 	movw	r1, #25000	; 0x61a8
 80044d2:	481b      	ldr	r0, [pc, #108]	; (8004540 <HAL_I2C_EV_IRQHandler+0x7e8>)
  __IO uint32_t count = 0U;
 80044d4:	920b      	str	r2, [sp, #44]	; 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80044d6:	6802      	ldr	r2, [r0, #0]
 80044d8:	fbb2 f2f1 	udiv	r2, r2, r1
 80044dc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80044e0:	920b      	str	r2, [sp, #44]	; 0x2c
 80044e2:	e004      	b.n	80044ee <HAL_I2C_EV_IRQHandler+0x796>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 80044ea:	f000 80c8 	beq.w	800467e <HAL_I2C_EV_IRQHandler+0x926>
    count--;
 80044ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044f0:	3a01      	subs	r2, #1
 80044f2:	920b      	str	r2, [sp, #44]	; 0x2c
    if (count == 0U)
 80044f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044f6:	2900      	cmp	r1, #0
 80044f8:	d1f4      	bne.n	80044e4 <HAL_I2C_EV_IRQHandler+0x78c>
        hi2c->State = HAL_I2C_STATE_READY;
 80044fa:	2520      	movs	r5, #32
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044fc:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004500:	432a      	orrs	r2, r5
 8004502:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004504:	685a      	ldr	r2, [r3, #4]
        HAL_I2C_ErrorCallback(hi2c);
 8004506:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004508:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800450c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	7033      	strb	r3, [r6, #0]
        hi2c->XferCount--;
 8004512:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8004514:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8004516:	3b01      	subs	r3, #1
 8004518:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 800451a:	3201      	adds	r2, #1
        hi2c->XferCount--;
 800451c:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 800451e:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8004520:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004524:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004528:	f7ff fa3c 	bl	80039a4 <HAL_I2C_ErrorCallback>
 800452c:	e443      	b.n	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 800452e:	bf00      	nop
 8004530:	08003af9 	.word	0x08003af9
 8004534:	ffff0000 	.word	0xffff0000
 8004538:	80008081 	.word	0x80008081
 800453c:	00010014 	.word	0x00010014
 8004540:	20000000 	.word	0x20000000
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004544:	2810      	cmp	r0, #16
 8004546:	d966      	bls.n	8004616 <HAL_I2C_EV_IRQHandler+0x8be>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004548:	2100      	movs	r1, #0
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004550:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004552:	9107      	str	r1, [sp, #28]
 8004554:	695a      	ldr	r2, [r3, #20]
 8004556:	9207      	str	r2, [sp, #28]
 8004558:	699a      	ldr	r2, [r3, #24]
 800455a:	9207      	str	r2, [sp, #28]
 800455c:	9a07      	ldr	r2, [sp, #28]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004564:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	0516      	lsls	r6, r2, #20
 800456a:	f57f ae7b 	bpl.w	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
 800456e:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8004572:	d164      	bne.n	800463e <HAL_I2C_EV_IRQHandler+0x8e6>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800457a:	605a      	str	r2, [r3, #4]
 800457c:	e672      	b.n	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800457e:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004586:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004588:	9106      	str	r1, [sp, #24]
 800458a:	695a      	ldr	r2, [r3, #20]
 800458c:	9206      	str	r2, [sp, #24]
 800458e:	699a      	ldr	r2, [r3, #24]
 8004590:	9206      	str	r2, [sp, #24]
 8004592:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800459a:	601a      	str	r2, [r3, #0]
 800459c:	e662      	b.n	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800459e:	2d08      	cmp	r5, #8
 80045a0:	f43f af70 	beq.w	8004484 <HAL_I2C_EV_IRQHandler+0x72c>
 80045a4:	2d20      	cmp	r5, #32
 80045a6:	f43f af6d 	beq.w	8004484 <HAL_I2C_EV_IRQHandler+0x72c>
 80045aa:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 80045ae:	f43f af69 	beq.w	8004484 <HAL_I2C_EV_IRQHandler+0x72c>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80045b2:	2611      	movs	r6, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b4:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80045b6:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045b8:	685a      	ldr	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80045ba:	4620      	mov	r0, r4
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045bc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80045c0:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80045c2:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c4:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80045c8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80045cc:	f7ff f97e 	bl	80038cc <HAL_I2C_MasterTxCpltCallback>
 80045d0:	f7ff bbf1 	b.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	e729      	b.n	8004430 <HAL_I2C_EV_IRQHandler+0x6d8>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e2:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80045ea:	d036      	beq.n	800465a <HAL_I2C_EV_IRQHandler+0x902>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ec:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045f4:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045f6:	9103      	str	r1, [sp, #12]
 80045f8:	695a      	ldr	r2, [r3, #20]
 80045fa:	9203      	str	r2, [sp, #12]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	9303      	str	r3, [sp, #12]
 8004600:	9b03      	ldr	r3, [sp, #12]
 8004602:	e62f      	b.n	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004604:	2300      	movs	r3, #0
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004606:	4620      	mov	r0, r4
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004608:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800460c:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800460e:	f7ff f9c7 	bl	80039a0 <HAL_I2C_MemRxCpltCallback>
 8004612:	f7ff bbd0 	b.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004616:	4a2b      	ldr	r2, [pc, #172]	; (80046c4 <HAL_I2C_EV_IRQHandler+0x96c>)
 8004618:	40c2      	lsrs	r2, r0
 800461a:	43d2      	mvns	r2, r2
 800461c:	f012 0201 	ands.w	r2, r2, #1
 8004620:	d192      	bne.n	8004548 <HAL_I2C_EV_IRQHandler+0x7f0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004622:	6819      	ldr	r1, [r3, #0]
 8004624:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8004628:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462a:	9208      	str	r2, [sp, #32]
 800462c:	695a      	ldr	r2, [r3, #20]
 800462e:	9208      	str	r2, [sp, #32]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	9208      	str	r2, [sp, #32]
 8004634:	9a08      	ldr	r2, [sp, #32]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004636:	685a      	ldr	r2, [r3, #4]
 8004638:	0515      	lsls	r5, r2, #20
 800463a:	f57f ae13 	bpl.w	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
 800463e:	3801      	subs	r0, #1
 8004640:	281f      	cmp	r0, #31
 8004642:	f63f ae0f 	bhi.w	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
 8004646:	4a20      	ldr	r2, [pc, #128]	; (80046c8 <HAL_I2C_EV_IRQHandler+0x970>)
 8004648:	40c2      	lsrs	r2, r0
 800464a:	07d0      	lsls	r0, r2, #31
 800464c:	f57f ae0a 	bpl.w	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
 8004650:	e790      	b.n	8004574 <HAL_I2C_EV_IRQHandler+0x81c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004652:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	e6ea      	b.n	8004430 <HAL_I2C_EV_IRQHandler+0x6d8>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800465a:	9204      	str	r2, [sp, #16]
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	9204      	str	r2, [sp, #16]
 8004660:	699a      	ldr	r2, [r3, #24]
 8004662:	9204      	str	r2, [sp, #16]
 8004664:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	e5f9      	b.n	8004264 <HAL_I2C_EV_IRQHandler+0x50c>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004670:	2801      	cmp	r0, #1
 8004672:	d184      	bne.n	800457e <HAL_I2C_EV_IRQHandler+0x826>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	e6c0      	b.n	8004400 <HAL_I2C_EV_IRQHandler+0x6a8>
        hi2c->State = HAL_I2C_STATE_READY;
 800467e:	2020      	movs	r0, #32
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004680:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004682:	6a65      	ldr	r5, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004684:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004688:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800468a:	6859      	ldr	r1, [r3, #4]
 800468c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004690:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	702b      	strb	r3, [r5, #0]
        hi2c->XferCount--;
 8004696:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8004698:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800469a:	3b01      	subs	r3, #1
 800469c:	b29b      	uxth	r3, r3
 800469e:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80046a0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046a4:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 80046a8:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046aa:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 80046ac:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046ae:	f47f aee1 	bne.w	8004474 <HAL_I2C_EV_IRQHandler+0x71c>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 80046b6:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 80046b8:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80046ba:	f7ff f971 	bl	80039a0 <HAL_I2C_MemRxCpltCallback>
 80046be:	f7ff bb7a 	b.w	8003db6 <HAL_I2C_EV_IRQHandler+0x5e>
 80046c2:	bf00      	nop
 80046c4:	00010014 	.word	0x00010014
 80046c8:	80008081 	.word	0x80008081

080046cc <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046cc:	2800      	cmp	r0, #0
 80046ce:	f000 81c3 	beq.w	8004a58 <HAL_RCC_OscConfig+0x38c>
{
 80046d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046d6:	6803      	ldr	r3, [r0, #0]
 80046d8:	4604      	mov	r4, r0
 80046da:	07dd      	lsls	r5, r3, #31
{
 80046dc:	b082      	sub	sp, #8
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046de:	d535      	bpl.n	800474c <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046e0:	49a6      	ldr	r1, [pc, #664]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 80046e2:	684a      	ldr	r2, [r1, #4]
 80046e4:	f002 020c 	and.w	r2, r2, #12
 80046e8:	2a04      	cmp	r2, #4
 80046ea:	f000 80ef 	beq.w	80048cc <HAL_RCC_OscConfig+0x200>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046ee:	684a      	ldr	r2, [r1, #4]
 80046f0:	f002 020c 	and.w	r2, r2, #12
 80046f4:	2a08      	cmp	r2, #8
 80046f6:	f000 80e5 	beq.w	80048c4 <HAL_RCC_OscConfig+0x1f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046fa:	6863      	ldr	r3, [r4, #4]
 80046fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004700:	d010      	beq.n	8004724 <HAL_RCC_OscConfig+0x58>
 8004702:	2b00      	cmp	r3, #0
 8004704:	f000 810d 	beq.w	8004922 <HAL_RCC_OscConfig+0x256>
 8004708:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800470c:	f000 818f 	beq.w	8004a2e <HAL_RCC_OscConfig+0x362>
 8004710:	4b9a      	ldr	r3, [pc, #616]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004718:	601a      	str	r2, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e004      	b.n	800472e <HAL_RCC_OscConfig+0x62>
 8004724:	4a95      	ldr	r2, [pc, #596]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 8004726:	6813      	ldr	r3, [r2, #0]
 8004728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800472c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800472e:	f7fe fa85 	bl	8002c3c <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004732:	4e92      	ldr	r6, [pc, #584]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8004734:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004736:	e005      	b.n	8004744 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004738:	f7fe fa80 	bl	8002c3c <HAL_GetTick>
 800473c:	1b40      	subs	r0, r0, r5
 800473e:	2864      	cmp	r0, #100	; 0x64
 8004740:	f200 80eb 	bhi.w	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004744:	6833      	ldr	r3, [r6, #0]
 8004746:	039a      	lsls	r2, r3, #14
 8004748:	d5f6      	bpl.n	8004738 <HAL_RCC_OscConfig+0x6c>
 800474a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800474c:	079f      	lsls	r7, r3, #30
 800474e:	d528      	bpl.n	80047a2 <HAL_RCC_OscConfig+0xd6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004750:	4a8a      	ldr	r2, [pc, #552]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 8004752:	6851      	ldr	r1, [r2, #4]
 8004754:	f011 0f0c 	tst.w	r1, #12
 8004758:	f000 808e 	beq.w	8004878 <HAL_RCC_OscConfig+0x1ac>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800475c:	6851      	ldr	r1, [r2, #4]
 800475e:	f001 010c 	and.w	r1, r1, #12
 8004762:	2908      	cmp	r1, #8
 8004764:	f000 8084 	beq.w	8004870 <HAL_RCC_OscConfig+0x1a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004768:	6923      	ldr	r3, [r4, #16]
 800476a:	2b00      	cmp	r3, #0
 800476c:	f000 8125 	beq.w	80049ba <HAL_RCC_OscConfig+0x2ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004770:	2201      	movs	r2, #1
 8004772:	4b83      	ldr	r3, [pc, #524]	; (8004980 <HAL_RCC_OscConfig+0x2b4>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004774:	4e81      	ldr	r6, [pc, #516]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
        __HAL_RCC_HSI_ENABLE();
 8004776:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004778:	f7fe fa60 	bl	8002c3c <HAL_GetTick>
 800477c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800477e:	e005      	b.n	800478c <HAL_RCC_OscConfig+0xc0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004780:	f7fe fa5c 	bl	8002c3c <HAL_GetTick>
 8004784:	1b40      	subs	r0, r0, r5
 8004786:	2802      	cmp	r0, #2
 8004788:	f200 80c7 	bhi.w	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800478c:	6833      	ldr	r3, [r6, #0]
 800478e:	0798      	lsls	r0, r3, #30
 8004790:	d5f6      	bpl.n	8004780 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004792:	6833      	ldr	r3, [r6, #0]
 8004794:	6962      	ldr	r2, [r4, #20]
 8004796:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800479a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800479e:	6033      	str	r3, [r6, #0]
 80047a0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047a2:	071a      	lsls	r2, r3, #28
 80047a4:	d41f      	bmi.n	80047e6 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047a6:	075d      	lsls	r5, r3, #29
 80047a8:	d541      	bpl.n	800482e <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047aa:	4b74      	ldr	r3, [pc, #464]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 80047ac:	69da      	ldr	r2, [r3, #28]
 80047ae:	00d0      	lsls	r0, r2, #3
 80047b0:	d57d      	bpl.n	80048ae <HAL_RCC_OscConfig+0x1e2>
    FlagStatus       pwrclkchanged = RESET;
 80047b2:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b4:	4b73      	ldr	r3, [pc, #460]	; (8004984 <HAL_RCC_OscConfig+0x2b8>)
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	05d1      	lsls	r1, r2, #23
 80047ba:	f140 809d 	bpl.w	80048f8 <HAL_RCC_OscConfig+0x22c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047be:	68e3      	ldr	r3, [r4, #12]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	f000 810b 	beq.w	80049dc <HAL_RCC_OscConfig+0x310>
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f000 80c5 	beq.w	8004956 <HAL_RCC_OscConfig+0x28a>
 80047cc:	2b05      	cmp	r3, #5
 80047ce:	4b6b      	ldr	r3, [pc, #428]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 80047d0:	6a1a      	ldr	r2, [r3, #32]
 80047d2:	f000 8139 	beq.w	8004a48 <HAL_RCC_OscConfig+0x37c>
 80047d6:	f022 0201 	bic.w	r2, r2, #1
 80047da:	621a      	str	r2, [r3, #32]
 80047dc:	6a1a      	ldr	r2, [r3, #32]
 80047de:	f022 0204 	bic.w	r2, r2, #4
 80047e2:	621a      	str	r2, [r3, #32]
 80047e4:	e0ff      	b.n	80049e6 <HAL_RCC_OscConfig+0x31a>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047e6:	69a3      	ldr	r3, [r4, #24]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d050      	beq.n	800488e <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80047ec:	2201      	movs	r2, #1
 80047ee:	4b66      	ldr	r3, [pc, #408]	; (8004988 <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047f0:	4e62      	ldr	r6, [pc, #392]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_ENABLE();
 80047f2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80047f4:	f7fe fa22 	bl	8002c3c <HAL_GetTick>
 80047f8:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047fa:	e005      	b.n	8004808 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047fc:	f7fe fa1e 	bl	8002c3c <HAL_GetTick>
 8004800:	1b40      	subs	r0, r0, r5
 8004802:	2802      	cmp	r0, #2
 8004804:	f200 8089 	bhi.w	800491a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004808:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800480a:	079b      	lsls	r3, r3, #30
 800480c:	d5f6      	bpl.n	80047fc <HAL_RCC_OscConfig+0x130>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800480e:	4b5f      	ldr	r3, [pc, #380]	; (800498c <HAL_RCC_OscConfig+0x2c0>)
 8004810:	4a5f      	ldr	r2, [pc, #380]	; (8004990 <HAL_RCC_OscConfig+0x2c4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	fba2 2303 	umull	r2, r3, r2, r3
 8004818:	0a5b      	lsrs	r3, r3, #9
 800481a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800481c:	bf00      	nop
  }
  while (Delay --);
 800481e:	9b01      	ldr	r3, [sp, #4]
 8004820:	1e5a      	subs	r2, r3, #1
 8004822:	9201      	str	r2, [sp, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1f9      	bne.n	800481c <HAL_RCC_OscConfig+0x150>
 8004828:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800482a:	075d      	lsls	r5, r3, #29
 800482c:	d4bd      	bmi.n	80047aa <HAL_RCC_OscConfig+0xde>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800482e:	69e0      	ldr	r0, [r4, #28]
 8004830:	b1d0      	cbz	r0, 8004868 <HAL_RCC_OscConfig+0x19c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004832:	4d52      	ldr	r5, [pc, #328]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 8004834:	686a      	ldr	r2, [r5, #4]
 8004836:	f002 020c 	and.w	r2, r2, #12
 800483a:	2a08      	cmp	r2, #8
 800483c:	f000 80e6 	beq.w	8004a0c <HAL_RCC_OscConfig+0x340>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004840:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004842:	f04f 0100 	mov.w	r1, #0
 8004846:	4a53      	ldr	r2, [pc, #332]	; (8004994 <HAL_RCC_OscConfig+0x2c8>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004848:	f000 8108 	beq.w	8004a5c <HAL_RCC_OscConfig+0x390>
        __HAL_RCC_PLL_DISABLE();
 800484c:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 800484e:	f7fe f9f5 	bl	8002c3c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004852:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8004854:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004856:	e004      	b.n	8004862 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004858:	f7fe f9f0 	bl	8002c3c <HAL_GetTick>
 800485c:	1b40      	subs	r0, r0, r5
 800485e:	2802      	cmp	r0, #2
 8004860:	d85b      	bhi.n	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	019b      	lsls	r3, r3, #6
 8004866:	d4f7      	bmi.n	8004858 <HAL_RCC_OscConfig+0x18c>
  return HAL_OK;
 8004868:	2000      	movs	r0, #0
}
 800486a:	b002      	add	sp, #8
 800486c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004870:	6852      	ldr	r2, [r2, #4]
 8004872:	03d6      	lsls	r6, r2, #15
 8004874:	f53f af78 	bmi.w	8004768 <HAL_RCC_OscConfig+0x9c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004878:	4a40      	ldr	r2, [pc, #256]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 800487a:	6812      	ldr	r2, [r2, #0]
 800487c:	0795      	lsls	r5, r2, #30
 800487e:	d52f      	bpl.n	80048e0 <HAL_RCC_OscConfig+0x214>
 8004880:	6922      	ldr	r2, [r4, #16]
 8004882:	2a01      	cmp	r2, #1
 8004884:	d02c      	beq.n	80048e0 <HAL_RCC_OscConfig+0x214>
        return HAL_ERROR;
 8004886:	2001      	movs	r0, #1
}
 8004888:	b002      	add	sp, #8
 800488a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800488e:	4a3e      	ldr	r2, [pc, #248]	; (8004988 <HAL_RCC_OscConfig+0x2bc>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004890:	4e3a      	ldr	r6, [pc, #232]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
      __HAL_RCC_LSI_DISABLE();
 8004892:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004894:	f7fe f9d2 	bl	8002c3c <HAL_GetTick>
 8004898:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800489a:	e004      	b.n	80048a6 <HAL_RCC_OscConfig+0x1da>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800489c:	f7fe f9ce 	bl	8002c3c <HAL_GetTick>
 80048a0:	1b40      	subs	r0, r0, r5
 80048a2:	2802      	cmp	r0, #2
 80048a4:	d839      	bhi.n	800491a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80048a8:	079f      	lsls	r7, r3, #30
 80048aa:	d4f7      	bmi.n	800489c <HAL_RCC_OscConfig+0x1d0>
 80048ac:	e7bc      	b.n	8004828 <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ae:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
 80048b0:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80048b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80048b6:	61da      	str	r2, [r3, #28]
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 80048c2:	e777      	b.n	80047b4 <HAL_RCC_OscConfig+0xe8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80048c4:	684a      	ldr	r2, [r1, #4]
 80048c6:	03d0      	lsls	r0, r2, #15
 80048c8:	f57f af17 	bpl.w	80046fa <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	4a2b      	ldr	r2, [pc, #172]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 80048ce:	6812      	ldr	r2, [r2, #0]
 80048d0:	0391      	lsls	r1, r2, #14
 80048d2:	f57f af3b 	bpl.w	800474c <HAL_RCC_OscConfig+0x80>
 80048d6:	6862      	ldr	r2, [r4, #4]
 80048d8:	2a00      	cmp	r2, #0
 80048da:	f47f af37 	bne.w	800474c <HAL_RCC_OscConfig+0x80>
 80048de:	e7d2      	b.n	8004886 <HAL_RCC_OscConfig+0x1ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e0:	4926      	ldr	r1, [pc, #152]	; (800497c <HAL_RCC_OscConfig+0x2b0>)
 80048e2:	6960      	ldr	r0, [r4, #20]
 80048e4:	680a      	ldr	r2, [r1, #0]
 80048e6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80048ea:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80048ee:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f0:	071a      	lsls	r2, r3, #28
 80048f2:	f57f af58 	bpl.w	80047a6 <HAL_RCC_OscConfig+0xda>
 80048f6:	e776      	b.n	80047e6 <HAL_RCC_OscConfig+0x11a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048f8:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048fa:	461f      	mov	r7, r3
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004900:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004902:	f7fe f99b 	bl	8002c3c <HAL_GetTick>
 8004906:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	05da      	lsls	r2, r3, #23
 800490c:	f53f af57 	bmi.w	80047be <HAL_RCC_OscConfig+0xf2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004910:	f7fe f994 	bl	8002c3c <HAL_GetTick>
 8004914:	1b80      	subs	r0, r0, r6
 8004916:	2864      	cmp	r0, #100	; 0x64
 8004918:	d9f6      	bls.n	8004908 <HAL_RCC_OscConfig+0x23c>
            return HAL_TIMEOUT;
 800491a:	2003      	movs	r0, #3
}
 800491c:	b002      	add	sp, #8
 800491e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004922:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004926:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800492a:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492c:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800492e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800493a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800493c:	f7fe f97e 	bl	8002c3c <HAL_GetTick>
 8004940:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004942:	e004      	b.n	800494e <HAL_RCC_OscConfig+0x282>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004944:	f7fe f97a 	bl	8002c3c <HAL_GetTick>
 8004948:	1b40      	subs	r0, r0, r5
 800494a:	2864      	cmp	r0, #100	; 0x64
 800494c:	d8e5      	bhi.n	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800494e:	6833      	ldr	r3, [r6, #0]
 8004950:	039b      	lsls	r3, r3, #14
 8004952:	d4f7      	bmi.n	8004944 <HAL_RCC_OscConfig+0x278>
 8004954:	e6f9      	b.n	800474a <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004956:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800495a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800495e:	6a1a      	ldr	r2, [r3, #32]
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004960:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004962:	f022 0201 	bic.w	r2, r2, #1
 8004966:	621a      	str	r2, [r3, #32]
 8004968:	6a1a      	ldr	r2, [r3, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800496a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800496e:	f022 0204 	bic.w	r2, r2, #4
 8004972:	621a      	str	r2, [r3, #32]
      tickstart = HAL_GetTick();
 8004974:	f7fe f962 	bl	8002c3c <HAL_GetTick>
 8004978:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800497a:	e012      	b.n	80049a2 <HAL_RCC_OscConfig+0x2d6>
 800497c:	40021000 	.word	0x40021000
 8004980:	42420000 	.word	0x42420000
 8004984:	40007000 	.word	0x40007000
 8004988:	42420480 	.word	0x42420480
 800498c:	20000000 	.word	0x20000000
 8004990:	10624dd3 	.word	0x10624dd3
 8004994:	42420060 	.word	0x42420060
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004998:	f7fe f950 	bl	8002c3c <HAL_GetTick>
 800499c:	1b80      	subs	r0, r0, r6
 800499e:	4540      	cmp	r0, r8
 80049a0:	d8bb      	bhi.n	800491a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a2:	6a3b      	ldr	r3, [r7, #32]
 80049a4:	0798      	lsls	r0, r3, #30
 80049a6:	d4f7      	bmi.n	8004998 <HAL_RCC_OscConfig+0x2cc>
    if (pwrclkchanged == SET)
 80049a8:	2d00      	cmp	r5, #0
 80049aa:	f43f af40 	beq.w	800482e <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_PWR_CLK_DISABLE();
 80049ae:	4a44      	ldr	r2, [pc, #272]	; (8004ac0 <HAL_RCC_OscConfig+0x3f4>)
 80049b0:	69d3      	ldr	r3, [r2, #28]
 80049b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b6:	61d3      	str	r3, [r2, #28]
 80049b8:	e739      	b.n	800482e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80049ba:	4a42      	ldr	r2, [pc, #264]	; (8004ac4 <HAL_RCC_OscConfig+0x3f8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049bc:	4e40      	ldr	r6, [pc, #256]	; (8004ac0 <HAL_RCC_OscConfig+0x3f4>)
        __HAL_RCC_HSI_DISABLE();
 80049be:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80049c0:	f7fe f93c 	bl	8002c3c <HAL_GetTick>
 80049c4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c6:	e004      	b.n	80049d2 <HAL_RCC_OscConfig+0x306>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049c8:	f7fe f938 	bl	8002c3c <HAL_GetTick>
 80049cc:	1b40      	subs	r0, r0, r5
 80049ce:	2802      	cmp	r0, #2
 80049d0:	d8a3      	bhi.n	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049d2:	6833      	ldr	r3, [r6, #0]
 80049d4:	0799      	lsls	r1, r3, #30
 80049d6:	d4f7      	bmi.n	80049c8 <HAL_RCC_OscConfig+0x2fc>
 80049d8:	6823      	ldr	r3, [r4, #0]
 80049da:	e6e2      	b.n	80047a2 <HAL_RCC_OscConfig+0xd6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049dc:	4a38      	ldr	r2, [pc, #224]	; (8004ac0 <HAL_RCC_OscConfig+0x3f4>)
 80049de:	6a13      	ldr	r3, [r2, #32]
 80049e0:	f043 0301 	orr.w	r3, r3, #1
 80049e4:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 80049e6:	f7fe f929 	bl	8002c3c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ea:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80049ee:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f0:	4f33      	ldr	r7, [pc, #204]	; (8004ac0 <HAL_RCC_OscConfig+0x3f4>)
 80049f2:	e004      	b.n	80049fe <HAL_RCC_OscConfig+0x332>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049f4:	f7fe f922 	bl	8002c3c <HAL_GetTick>
 80049f8:	1b80      	subs	r0, r0, r6
 80049fa:	4540      	cmp	r0, r8
 80049fc:	d88d      	bhi.n	800491a <HAL_RCC_OscConfig+0x24e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fe:	6a3b      	ldr	r3, [r7, #32]
 8004a00:	079b      	lsls	r3, r3, #30
 8004a02:	d5f7      	bpl.n	80049f4 <HAL_RCC_OscConfig+0x328>
    if (pwrclkchanged == SET)
 8004a04:	2d00      	cmp	r5, #0
 8004a06:	f43f af12 	beq.w	800482e <HAL_RCC_OscConfig+0x162>
 8004a0a:	e7d0      	b.n	80049ae <HAL_RCC_OscConfig+0x2e2>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a0c:	2801      	cmp	r0, #1
 8004a0e:	f43f af2c 	beq.w	800486a <HAL_RCC_OscConfig+0x19e>
        pll_config = RCC->CFGR;
 8004a12:	686b      	ldr	r3, [r5, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a14:	6a22      	ldr	r2, [r4, #32]
 8004a16:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8004a1a:	4291      	cmp	r1, r2
 8004a1c:	f47f af33 	bne.w	8004886 <HAL_RCC_OscConfig+0x1ba>
 8004a20:	6a60      	ldr	r0, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a22:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 8004a26:	1a18      	subs	r0, r3, r0
 8004a28:	bf18      	it	ne
 8004a2a:	2001      	movne	r0, #1
 8004a2c:	e71d      	b.n	800486a <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a2e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004a32:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004a44:	601a      	str	r2, [r3, #0]
 8004a46:	e672      	b.n	800472e <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a48:	f042 0204 	orr.w	r2, r2, #4
 8004a4c:	621a      	str	r2, [r3, #32]
 8004a4e:	6a1a      	ldr	r2, [r3, #32]
 8004a50:	f042 0201 	orr.w	r2, r2, #1
 8004a54:	621a      	str	r2, [r3, #32]
 8004a56:	e7c6      	b.n	80049e6 <HAL_RCC_OscConfig+0x31a>
    return HAL_ERROR;
 8004a58:	2001      	movs	r0, #1
}
 8004a5a:	4770      	bx	lr
        __HAL_RCC_PLL_DISABLE();
 8004a5c:	6011      	str	r1, [r2, #0]
        tickstart = HAL_GetTick();
 8004a5e:	f7fe f8ed 	bl	8002c3c <HAL_GetTick>
 8004a62:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a64:	e005      	b.n	8004a72 <HAL_RCC_OscConfig+0x3a6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a66:	f7fe f8e9 	bl	8002c3c <HAL_GetTick>
 8004a6a:	1b80      	subs	r0, r0, r6
 8004a6c:	2802      	cmp	r0, #2
 8004a6e:	f63f af54 	bhi.w	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a72:	682b      	ldr	r3, [r5, #0]
 8004a74:	0199      	lsls	r1, r3, #6
 8004a76:	d4f6      	bmi.n	8004a66 <HAL_RCC_OscConfig+0x39a>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004a78:	6a23      	ldr	r3, [r4, #32]
 8004a7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a7e:	d105      	bne.n	8004a8c <HAL_RCC_OscConfig+0x3c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a80:	686a      	ldr	r2, [r5, #4]
 8004a82:	68a1      	ldr	r1, [r4, #8]
 8004a84:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	606a      	str	r2, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004a8c:	2001      	movs	r0, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a8e:	4d0c      	ldr	r5, [pc, #48]	; (8004ac0 <HAL_RCC_OscConfig+0x3f4>)
 8004a90:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a92:	686a      	ldr	r2, [r5, #4]
 8004a94:	430b      	orrs	r3, r1
 8004a96:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
        __HAL_RCC_PLL_ENABLE();
 8004a9a:	490b      	ldr	r1, [pc, #44]	; (8004ac8 <HAL_RCC_OscConfig+0x3fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004aa0:	6008      	str	r0, [r1, #0]
        tickstart = HAL_GetTick();
 8004aa2:	f7fe f8cb 	bl	8002c3c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004aa6:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8004aa8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCC_OscConfig+0x3ec>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aac:	f7fe f8c6 	bl	8002c3c <HAL_GetTick>
 8004ab0:	1b40      	subs	r0, r0, r5
 8004ab2:	2802      	cmp	r0, #2
 8004ab4:	f63f af31 	bhi.w	800491a <HAL_RCC_OscConfig+0x24e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ab8:	6823      	ldr	r3, [r4, #0]
 8004aba:	019a      	lsls	r2, r3, #6
 8004abc:	d5f6      	bpl.n	8004aac <HAL_RCC_OscConfig+0x3e0>
 8004abe:	e6d3      	b.n	8004868 <HAL_RCC_OscConfig+0x19c>
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	42420000 	.word	0x42420000
 8004ac8:	42420060 	.word	0x42420060

08004acc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004acc:	2800      	cmp	r0, #0
 8004ace:	f000 80af 	beq.w	8004c30 <HAL_RCC_ClockConfig+0x164>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ad2:	4a5d      	ldr	r2, [pc, #372]	; (8004c48 <HAL_RCC_ClockConfig+0x17c>)
{
 8004ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ad8:	6813      	ldr	r3, [r2, #0]
 8004ada:	4604      	mov	r4, r0
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	428b      	cmp	r3, r1
 8004ae2:	460d      	mov	r5, r1
{
 8004ae4:	b086      	sub	sp, #24
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ae6:	d20d      	bcs.n	8004b04 <HAL_RCC_ClockConfig+0x38>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae8:	6813      	ldr	r3, [r2, #0]
 8004aea:	f023 0307 	bic.w	r3, r3, #7
 8004aee:	430b      	orrs	r3, r1
 8004af0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af2:	6813      	ldr	r3, [r2, #0]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	428b      	cmp	r3, r1
 8004afa:	d003      	beq.n	8004b04 <HAL_RCC_ClockConfig+0x38>
    return HAL_ERROR;
 8004afc:	2001      	movs	r0, #1
}
 8004afe:	b006      	add	sp, #24
 8004b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	0798      	lsls	r0, r3, #30
 8004b08:	d514      	bpl.n	8004b34 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b0a:	0759      	lsls	r1, r3, #29
 8004b0c:	d504      	bpl.n	8004b18 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b0e:	494f      	ldr	r1, [pc, #316]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004b10:	684a      	ldr	r2, [r1, #4]
 8004b12:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004b16:	604a      	str	r2, [r1, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b18:	071a      	lsls	r2, r3, #28
 8004b1a:	d504      	bpl.n	8004b26 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b1c:	494b      	ldr	r1, [pc, #300]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004b1e:	684a      	ldr	r2, [r1, #4]
 8004b20:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8004b24:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b26:	4949      	ldr	r1, [pc, #292]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004b28:	68a0      	ldr	r0, [r4, #8]
 8004b2a:	684a      	ldr	r2, [r1, #4]
 8004b2c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004b30:	4302      	orrs	r2, r0
 8004b32:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b34:	07db      	lsls	r3, r3, #31
 8004b36:	d520      	bpl.n	8004b7a <HAL_RCC_ClockConfig+0xae>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b38:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	4b44      	ldr	r3, [pc, #272]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b3c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3e:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b40:	d078      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x168>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b42:	2a02      	cmp	r2, #2
 8004b44:	d071      	beq.n	8004c2a <HAL_RCC_ClockConfig+0x15e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b46:	0798      	lsls	r0, r3, #30
 8004b48:	d5d8      	bpl.n	8004afc <HAL_RCC_ClockConfig+0x30>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b4a:	4e40      	ldr	r6, [pc, #256]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b4c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b50:	6873      	ldr	r3, [r6, #4]
 8004b52:	f023 0303 	bic.w	r3, r3, #3
 8004b56:	4313      	orrs	r3, r2
 8004b58:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8004b5a:	f7fe f86f 	bl	8002c3c <HAL_GetTick>
 8004b5e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b60:	e004      	b.n	8004b6c <HAL_RCC_ClockConfig+0xa0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b62:	f7fe f86b 	bl	8002c3c <HAL_GetTick>
 8004b66:	1bc0      	subs	r0, r0, r7
 8004b68:	4540      	cmp	r0, r8
 8004b6a:	d866      	bhi.n	8004c3a <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6c:	6873      	ldr	r3, [r6, #4]
 8004b6e:	6862      	ldr	r2, [r4, #4]
 8004b70:	f003 030c 	and.w	r3, r3, #12
 8004b74:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004b78:	d1f3      	bne.n	8004b62 <HAL_RCC_ClockConfig+0x96>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b7a:	4a33      	ldr	r2, [pc, #204]	; (8004c48 <HAL_RCC_ClockConfig+0x17c>)
 8004b7c:	6813      	ldr	r3, [r2, #0]
 8004b7e:	f003 0307 	and.w	r3, r3, #7
 8004b82:	42ab      	cmp	r3, r5
 8004b84:	d909      	bls.n	8004b9a <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	f023 0307 	bic.w	r3, r3, #7
 8004b8c:	432b      	orrs	r3, r5
 8004b8e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b90:	6813      	ldr	r3, [r2, #0]
 8004b92:	f003 0307 	and.w	r3, r3, #7
 8004b96:	42ab      	cmp	r3, r5
 8004b98:	d1b0      	bne.n	8004afc <HAL_RCC_ClockConfig+0x30>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b9a:	6823      	ldr	r3, [r4, #0]
 8004b9c:	0759      	lsls	r1, r3, #29
 8004b9e:	d506      	bpl.n	8004bae <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba0:	492a      	ldr	r1, [pc, #168]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004ba2:	68e0      	ldr	r0, [r4, #12]
 8004ba4:	684a      	ldr	r2, [r1, #4]
 8004ba6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004baa:	4302      	orrs	r2, r0
 8004bac:	604a      	str	r2, [r1, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bae:	071a      	lsls	r2, r3, #28
 8004bb0:	d507      	bpl.n	8004bc2 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bb2:	4a26      	ldr	r2, [pc, #152]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004bb4:	6921      	ldr	r1, [r4, #16]
 8004bb6:	6853      	ldr	r3, [r2, #4]
 8004bb8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004bbc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004bc0:	6053      	str	r3, [r2, #4]
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004bc2:	f240 2201 	movw	r2, #513	; 0x201
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004bc6:	4b22      	ldr	r3, [pc, #136]	; (8004c50 <HAL_RCC_ClockConfig+0x184>)
 8004bc8:	ac06      	add	r4, sp, #24
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004bca:	f8ad 2004 	strh.w	r2, [sp, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004bce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004bd0:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  tmpreg = RCC->CFGR;
 8004bd4:	491d      	ldr	r1, [pc, #116]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004bd6:	684a      	ldr	r2, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004bd8:	f002 030c 	and.w	r3, r2, #12
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d011      	beq.n	8004c04 <HAL_RCC_ClockConfig+0x138>
      sysclockfreq = HSE_VALUE;
 8004be0:	4b1c      	ldr	r3, [pc, #112]	; (8004c54 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004be2:	4a1a      	ldr	r2, [pc, #104]	; (8004c4c <HAL_RCC_ClockConfig+0x180>)
 8004be4:	481c      	ldr	r0, [pc, #112]	; (8004c58 <HAL_RCC_ClockConfig+0x18c>)
 8004be6:	6852      	ldr	r2, [r2, #4]
  HAL_InitTick(uwTickPrio);
 8004be8:	491c      	ldr	r1, [pc, #112]	; (8004c5c <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bea:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004bee:	5c80      	ldrb	r0, [r0, r2]
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <HAL_RCC_ClockConfig+0x194>)
 8004bf2:	40c3      	lsrs	r3, r0
  HAL_InitTick(uwTickPrio);
 8004bf4:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bf6:	6013      	str	r3, [r2, #0]
  HAL_InitTick(uwTickPrio);
 8004bf8:	f7fd ffde 	bl	8002bb8 <HAL_InitTick>
  return HAL_OK;
 8004bfc:	2000      	movs	r0, #0
}
 8004bfe:	b006      	add	sp, #24
 8004c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c04:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8004c08:	4423      	add	r3, r4
 8004c0a:	f813 0c10 	ldrb.w	r0, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c0e:	03d3      	lsls	r3, r2, #15
 8004c10:	d515      	bpl.n	8004c3e <HAL_RCC_ClockConfig+0x172>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c12:	684a      	ldr	r2, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c14:	4b0f      	ldr	r3, [pc, #60]	; (8004c54 <HAL_RCC_ClockConfig+0x188>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c16:	f3c2 4240 	ubfx	r2, r2, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c1a:	fb03 f300 	mul.w	r3, r3, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c1e:	4422      	add	r2, r4
 8004c20:	f812 2c14 	ldrb.w	r2, [r2, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c24:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c28:	e7db      	b.n	8004be2 <HAL_RCC_ClockConfig+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c2a:	019e      	lsls	r6, r3, #6
 8004c2c:	d48d      	bmi.n	8004b4a <HAL_RCC_ClockConfig+0x7e>
 8004c2e:	e765      	b.n	8004afc <HAL_RCC_ClockConfig+0x30>
    return HAL_ERROR;
 8004c30:	2001      	movs	r0, #1
}
 8004c32:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c34:	039f      	lsls	r7, r3, #14
 8004c36:	d488      	bmi.n	8004b4a <HAL_RCC_ClockConfig+0x7e>
 8004c38:	e760      	b.n	8004afc <HAL_RCC_ClockConfig+0x30>
        return HAL_TIMEOUT;
 8004c3a:	2003      	movs	r0, #3
 8004c3c:	e75f      	b.n	8004afe <HAL_RCC_ClockConfig+0x32>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c3e:	4b09      	ldr	r3, [pc, #36]	; (8004c64 <HAL_RCC_ClockConfig+0x198>)
 8004c40:	fb03 f300 	mul.w	r3, r3, r0
 8004c44:	e7cd      	b.n	8004be2 <HAL_RCC_ClockConfig+0x116>
 8004c46:	bf00      	nop
 8004c48:	40022000 	.word	0x40022000
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	08006884 	.word	0x08006884
 8004c54:	007a1200 	.word	0x007a1200
 8004c58:	080054bc 	.word	0x080054bc
 8004c5c:	200008a0 	.word	0x200008a0
 8004c60:	20000000 	.word	0x20000000
 8004c64:	003d0900 	.word	0x003d0900

08004c68 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c68:	4b04      	ldr	r3, [pc, #16]	; (8004c7c <HAL_RCC_GetPCLK1Freq+0x14>)
 8004c6a:	4905      	ldr	r1, [pc, #20]	; (8004c80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8004c6e:	4a05      	ldr	r2, [pc, #20]	; (8004c84 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c70:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004c74:	5ccb      	ldrb	r3, [r1, r3]
 8004c76:	6810      	ldr	r0, [r2, #0]
}
 8004c78:	40d8      	lsrs	r0, r3
 8004c7a:	4770      	bx	lr
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	080054cc 	.word	0x080054cc
 8004c84:	20000000 	.word	0x20000000

08004c88 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c88:	4b04      	ldr	r3, [pc, #16]	; (8004c9c <HAL_RCC_GetPCLK2Freq+0x14>)
 8004c8a:	4905      	ldr	r1, [pc, #20]	; (8004ca0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
  return SystemCoreClock;
 8004c8e:	4a05      	ldr	r2, [pc, #20]	; (8004ca4 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c90:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004c94:	5ccb      	ldrb	r3, [r1, r3]
 8004c96:	6810      	ldr	r0, [r2, #0]
}
 8004c98:	40d8      	lsrs	r0, r3
 8004c9a:	4770      	bx	lr
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	080054cc 	.word	0x080054cc
 8004ca4:	20000000 	.word	0x20000000

08004ca8 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ca8:	2800      	cmp	r0, #0
 8004caa:	d055      	beq.n	8004d58 <HAL_SPI_Init+0xb0>
{
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cae:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d041      	beq.n	8004d3a <HAL_SPI_Init+0x92>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cb6:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cb8:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cbc:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cbe:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cc2:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cc4:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8004cc8:	2900      	cmp	r1, #0
 8004cca:	d03c      	beq.n	8004d46 <HAL_SPI_Init+0x9e>
 8004ccc:	461a      	mov	r2, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cce:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004cd2:	2702      	movs	r7, #2
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 8004cd4:	2601      	movs	r6, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004cd6:	2500      	movs	r5, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cd8:	68e1      	ldr	r1, [r4, #12]
 8004cda:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 8004cde:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8004ce2:	4303      	orrs	r3, r0
 8004ce4:	6920      	ldr	r0, [r4, #16]
 8004ce6:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 8004cea:	4038      	ands	r0, r7
 8004cec:	430b      	orrs	r3, r1
 8004cee:	6961      	ldr	r1, [r4, #20]
 8004cf0:	4303      	orrs	r3, r0
 8004cf2:	69a0      	ldr	r0, [r4, #24]
 8004cf4:	4031      	ands	r1, r6
 8004cf6:	430b      	orrs	r3, r1
 8004cf8:	f400 7100 	and.w	r1, r0, #512	; 0x200
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	69e1      	ldr	r1, [r4, #28]
  hspi->State = HAL_SPI_STATE_BUSY;
 8004d00:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d04:	6a27      	ldr	r7, [r4, #32]
 8004d06:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	f007 0780 	and.w	r7, r7, #128	; 0x80
  __HAL_SPI_DISABLE(hspi);
 8004d10:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d12:	433b      	orrs	r3, r7
 8004d14:	4313      	orrs	r3, r2
  __HAL_SPI_DISABLE(hspi);
 8004d16:	680a      	ldr	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d18:	0c00      	lsrs	r0, r0, #16
 8004d1a:	f000 0004 	and.w	r0, r0, #4
  __HAL_SPI_DISABLE(hspi);
 8004d1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d22:	600a      	str	r2, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d24:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d26:	6048      	str	r0, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d28:	69cb      	ldr	r3, [r1, #28]

  return HAL_OK;
 8004d2a:	4628      	mov	r0, r5
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d30:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d32:	6565      	str	r5, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d34:	f884 6051 	strb.w	r6, [r4, #81]	; 0x51
}
 8004d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d3a:	6842      	ldr	r2, [r0, #4]
 8004d3c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8004d40:	d0bc      	beq.n	8004cbc <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d42:	61c3      	str	r3, [r0, #28]
 8004d44:	e7ba      	b.n	8004cbc <HAL_SPI_Init+0x14>
    hspi->Lock = HAL_UNLOCKED;
 8004d46:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	f7fb fdb8 	bl	80008c0 <HAL_SPI_MspInit>
 8004d50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004d52:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d56:	e7ba      	b.n	8004cce <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 8004d58:	2001      	movs	r0, #1
}
 8004d5a:	4770      	bx	lr

08004d5c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	d05d      	beq.n	8004e1c <HAL_TIM_Base_Init+0xc0>
{
 8004d60:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d62:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004d66:	4604      	mov	r4, r0
 8004d68:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d03c      	beq.n	8004dea <HAL_TIM_Base_Init+0x8e>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d70:	2302      	movs	r3, #2

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d72:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d74:	492a      	ldr	r1, [pc, #168]	; (8004e20 <HAL_TIM_Base_Init+0xc4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004d76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d7a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004d7c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d7e:	d039      	beq.n	8004df4 <HAL_TIM_Base_Init+0x98>
 8004d80:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004d84:	d028      	beq.n	8004dd8 <HAL_TIM_Base_Init+0x7c>
 8004d86:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8004d8a:	428a      	cmp	r2, r1
 8004d8c:	d024      	beq.n	8004dd8 <HAL_TIM_Base_Init+0x7c>
 8004d8e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004d92:	428a      	cmp	r2, r1
 8004d94:	d020      	beq.n	8004dd8 <HAL_TIM_Base_Init+0x7c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d96:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d98:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d9a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004da0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004da2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004da4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004da6:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004da8:	2301      	movs	r3, #1
 8004daa:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dac:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004db0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004db4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004db8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004dbc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004dc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dc8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004dcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004dd0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004dd4:	2000      	movs	r0, #0
}
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8004dd8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004dde:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004de0:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004de6:	430b      	orrs	r3, r1
 8004de8:	e7d5      	b.n	8004d96 <HAL_TIM_Base_Init+0x3a>
    htim->Lock = HAL_UNLOCKED;
 8004dea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004dee:	f7fb fd9b 	bl	8000928 <HAL_TIM_Base_MspInit>
 8004df2:	e7bd      	b.n	8004d70 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8004df4:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004dfa:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dfc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e02:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e04:	69a1      	ldr	r1, [r4, #24]
 8004e06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e0a:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004e0c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e0e:	68e3      	ldr	r3, [r4, #12]
 8004e10:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e12:	6863      	ldr	r3, [r4, #4]
 8004e14:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004e16:	6963      	ldr	r3, [r4, #20]
 8004e18:	6313      	str	r3, [r2, #48]	; 0x30
 8004e1a:	e7c5      	b.n	8004da8 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 8004e1c:	2001      	movs	r0, #1
}
 8004e1e:	4770      	bx	lr
 8004e20:	40012c00 	.word	0x40012c00

08004e24 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004e24:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d11f      	bne.n	8004e6c <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8004e2c:	2202      	movs	r2, #2
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e2e:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004e30:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e34:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e36:	490f      	ldr	r1, [pc, #60]	; (8004e74 <HAL_TIM_Base_Start_IT+0x50>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e38:	f042 0201 	orr.w	r2, r2, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3c:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e3e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e40:	d009      	beq.n	8004e56 <HAL_TIM_Base_Start_IT+0x32>
 8004e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e46:	d006      	beq.n	8004e56 <HAL_TIM_Base_Start_IT+0x32>
 8004e48:	4a0b      	ldr	r2, [pc, #44]	; (8004e78 <HAL_TIM_Base_Start_IT+0x54>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d003      	beq.n	8004e56 <HAL_TIM_Base_Start_IT+0x32>
 8004e4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d104      	bne.n	8004e60 <HAL_TIM_Base_Start_IT+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e5c:	2a06      	cmp	r2, #6
 8004e5e:	d007      	beq.n	8004e70 <HAL_TIM_Base_Start_IT+0x4c>
    __HAL_TIM_ENABLE(htim);
 8004e60:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8004e62:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8004e64:	f042 0201 	orr.w	r2, r2, #1
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	4770      	bx	lr
    return HAL_ERROR;
 8004e6c:	2001      	movs	r0, #1
 8004e6e:	4770      	bx	lr
  return HAL_OK;
 8004e70:	2000      	movs	r0, #0
}
 8004e72:	4770      	bx	lr
 8004e74:	40012c00 	.word	0x40012c00
 8004e78:	40000400 	.word	0x40000400

08004e7c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004e7c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d074      	beq.n	8004f6e <HAL_TIM_ConfigClockSource+0xf2>
{
 8004e84:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8004e86:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8004e88:	2401      	movs	r4, #1
  tmpsmcr = htim->Instance->SMCR;
 8004e8a:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8004e8c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004e90:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004e94:	6894      	ldr	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004e96:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e98:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8004e9c:	f024 0477 	bic.w	r4, r4, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8004ea0:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8004ea2:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004ea4:	d065      	beq.n	8004f72 <HAL_TIM_ConfigClockSource+0xf6>
 8004ea6:	d831      	bhi.n	8004f0c <HAL_TIM_ConfigClockSource+0x90>
 8004ea8:	2b40      	cmp	r3, #64	; 0x40
 8004eaa:	d048      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0xc2>
 8004eac:	d921      	bls.n	8004ef2 <HAL_TIM_ConfigClockSource+0x76>
 8004eae:	2b50      	cmp	r3, #80	; 0x50
 8004eb0:	d116      	bne.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004eb2:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eb4:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eb6:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eb8:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ebc:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ebe:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ec0:	6993      	ldr	r3, [r2, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ec2:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ec6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004eca:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004ece:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ed0:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8004ed2:	6211      	str	r1, [r2, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ed4:	6893      	ldr	r3, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eda:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ede:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 8004ee0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004ee2:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 8004ee4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8004ee8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
}
 8004eec:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004eee:	4618      	mov	r0, r3
}
 8004ef0:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004ef2:	2b20      	cmp	r3, #32
 8004ef4:	d002      	beq.n	8004efc <HAL_TIM_ConfigClockSource+0x80>
 8004ef6:	d91e      	bls.n	8004f36 <HAL_TIM_ConfigClockSource+0xba>
 8004ef8:	2b30      	cmp	r3, #48	; 0x30
 8004efa:	d1f1      	bne.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8004efc:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004efe:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f02:	430b      	orrs	r3, r1
 8004f04:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8004f08:	6093      	str	r3, [r2, #8]
}
 8004f0a:	e7e9      	b.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8004f0c:	2b70      	cmp	r3, #112	; 0x70
 8004f0e:	d049      	beq.n	8004fa4 <HAL_TIM_ConfigClockSource+0x128>
 8004f10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f14:	d1e4      	bne.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f16:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004f1a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004f1c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f1e:	432b      	orrs	r3, r5
 8004f20:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f24:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f28:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f2a:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f2c:	6893      	ldr	r3, [r2, #8]
 8004f2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f32:	6093      	str	r3, [r2, #8]
      break;
 8004f34:	e7d4      	b.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8004f36:	f033 0110 	bics.w	r1, r3, #16
 8004f3a:	d1d1      	bne.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
 8004f3c:	e7de      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x80>
  tmpccer = TIMx->CCER;
 8004f3e:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f40:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f42:	684c      	ldr	r4, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f44:	f026 0601 	bic.w	r6, r6, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f48:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f4a:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f4c:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f4e:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f56:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004f5a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8004f5c:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 8004f5e:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004f60:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f66:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8004f6a:	6093      	str	r3, [r2, #8]
}
 8004f6c:	e7b8      	b.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 8004f6e:	2002      	movs	r0, #2
}
 8004f70:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f72:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f74:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f76:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f7a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f7c:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f7e:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8004f80:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f82:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f8a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f8e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004f92:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8004f94:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8004f96:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f9c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004fa0:	6093      	str	r3, [r2, #8]
}
 8004fa2:	e79d      	b.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fa4:	68cc      	ldr	r4, [r1, #12]
 8004fa6:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8004faa:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fac:	432b      	orrs	r3, r5
 8004fae:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fb2:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fb6:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004fb8:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004fba:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fbc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004fc0:	6093      	str	r3, [r2, #8]
      break;
 8004fc2:	e78d      	b.n	8004ee0 <HAL_TIM_ConfigClockSource+0x64>

08004fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fc4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d026      	beq.n	800501a <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fcc:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fce:	6803      	ldr	r3, [r0, #0]
{
 8004fd0:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8004fd6:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fd8:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fda:	4d11      	ldr	r5, [pc, #68]	; (8005020 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fdc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fe0:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe2:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8004fe4:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8004fe6:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe8:	d009      	beq.n	8004ffe <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8004fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fee:	d006      	beq.n	8004ffe <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8004ff0:	4a0c      	ldr	r2, [pc, #48]	; (8005024 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d003      	beq.n	8004ffe <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8004ff6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d104      	bne.n	8005008 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ffe:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005000:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005004:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005006:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005008:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800500a:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800500c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8005010:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  return HAL_OK;
}
 8005014:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8005016:	4618      	mov	r0, r3
}
 8005018:	4770      	bx	lr
  __HAL_LOCK(htim);
 800501a:	2002      	movs	r0, #2
}
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	40012c00 	.word	0x40012c00
 8005024:	40000400 	.word	0x40000400

08005028 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005028:	2800      	cmp	r0, #0
 800502a:	d061      	beq.n	80050f0 <HAL_UART_Init+0xc8>
{
 800502c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800502e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005032:	4604      	mov	r4, r0
 8005034:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005038:	2b00      	cmp	r3, #0
 800503a:	d051      	beq.n	80050e0 <HAL_UART_Init+0xb8>
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800503c:	2224      	movs	r2, #36	; 0x24

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800503e:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005040:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005044:	68da      	ldr	r2, [r3, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005046:	68e0      	ldr	r0, [r4, #12]
  __HAL_UART_DISABLE(huart);
 8005048:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800504c:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800504e:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005050:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005052:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8005056:	4301      	orrs	r1, r0
 8005058:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 800505a:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800505c:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8005060:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005064:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8005066:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800506a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800506c:	430a      	orrs	r2, r1
 800506e:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005070:	695a      	ldr	r2, [r3, #20]
 8005072:	69a0      	ldr	r0, [r4, #24]


  if(huart->Instance == USART1)
 8005074:	491f      	ldr	r1, [pc, #124]	; (80050f4 <HAL_UART_Init+0xcc>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005076:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800507a:	4302      	orrs	r2, r0
  if(huart->Instance == USART1)
 800507c:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800507e:	615a      	str	r2, [r3, #20]
  if(huart->Instance == USART1)
 8005080:	d033      	beq.n	80050ea <HAL_UART_Init+0xc2>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005082:	f7ff fdf1 	bl	8004c68 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005086:	6863      	ldr	r3, [r4, #4]
 8005088:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800508c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	fbb0 f3f3 	udiv	r3, r0, r3
 8005096:	2264      	movs	r2, #100	; 0x64
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005098:	2600      	movs	r6, #0
  huart->gState = HAL_UART_STATE_READY;
 800509a:	2520      	movs	r5, #32
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800509c:	4816      	ldr	r0, [pc, #88]	; (80050f8 <HAL_UART_Init+0xd0>)
 800509e:	fba0 c103 	umull	ip, r1, r0, r3
 80050a2:	0949      	lsrs	r1, r1, #5
 80050a4:	fb02 3311 	mls	r3, r2, r1, r3
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	3332      	adds	r3, #50	; 0x32
 80050ac:	fba0 2303 	umull	r2, r3, r0, r3
 80050b0:	0109      	lsls	r1, r1, #4
 80050b2:	6822      	ldr	r2, [r4, #0]
 80050b4:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 80050b8:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050ba:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 80050bc:	4630      	mov	r0, r6
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050be:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80050c2:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050c4:	6953      	ldr	r3, [r2, #20]
 80050c6:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80050ca:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80050cc:	68d3      	ldr	r3, [r2, #12]
 80050ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80050d2:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d4:	6426      	str	r6, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80050d6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80050da:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
}
 80050de:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80050e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 80050e4:	f7fb fc3e 	bl	8000964 <HAL_UART_MspInit>
 80050e8:	e7a8      	b.n	800503c <HAL_UART_Init+0x14>
    pclk = HAL_RCC_GetPCLK2Freq();
 80050ea:	f7ff fdcd 	bl	8004c88 <HAL_RCC_GetPCLK2Freq>
 80050ee:	e7ca      	b.n	8005086 <HAL_UART_Init+0x5e>
    return HAL_ERROR;
 80050f0:	2001      	movs	r0, #1
}
 80050f2:	4770      	bx	lr
 80050f4:	40013800 	.word	0x40013800
 80050f8:	51eb851f 	.word	0x51eb851f

080050fc <__libc_init_array>:
 80050fc:	b570      	push	{r4, r5, r6, lr}
 80050fe:	2600      	movs	r6, #0
 8005100:	4d0c      	ldr	r5, [pc, #48]	; (8005134 <__libc_init_array+0x38>)
 8005102:	4c0d      	ldr	r4, [pc, #52]	; (8005138 <__libc_init_array+0x3c>)
 8005104:	1b64      	subs	r4, r4, r5
 8005106:	10a4      	asrs	r4, r4, #2
 8005108:	42a6      	cmp	r6, r4
 800510a:	d109      	bne.n	8005120 <__libc_init_array+0x24>
 800510c:	f000 f842 	bl	8005194 <_init>
 8005110:	2600      	movs	r6, #0
 8005112:	4d0a      	ldr	r5, [pc, #40]	; (800513c <__libc_init_array+0x40>)
 8005114:	4c0a      	ldr	r4, [pc, #40]	; (8005140 <__libc_init_array+0x44>)
 8005116:	1b64      	subs	r4, r4, r5
 8005118:	10a4      	asrs	r4, r4, #2
 800511a:	42a6      	cmp	r6, r4
 800511c:	d105      	bne.n	800512a <__libc_init_array+0x2e>
 800511e:	bd70      	pop	{r4, r5, r6, pc}
 8005120:	f855 3b04 	ldr.w	r3, [r5], #4
 8005124:	4798      	blx	r3
 8005126:	3601      	adds	r6, #1
 8005128:	e7ee      	b.n	8005108 <__libc_init_array+0xc>
 800512a:	f855 3b04 	ldr.w	r3, [r5], #4
 800512e:	4798      	blx	r3
 8005130:	3601      	adds	r6, #1
 8005132:	e7f2      	b.n	800511a <__libc_init_array+0x1e>
 8005134:	08006898 	.word	0x08006898
 8005138:	08006898 	.word	0x08006898
 800513c:	08006898 	.word	0x08006898
 8005140:	0800689c 	.word	0x0800689c

08005144 <memset>:
 8005144:	4603      	mov	r3, r0
 8005146:	4402      	add	r2, r0
 8005148:	4293      	cmp	r3, r2
 800514a:	d100      	bne.n	800514e <memset+0xa>
 800514c:	4770      	bx	lr
 800514e:	f803 1b01 	strb.w	r1, [r3], #1
 8005152:	e7f9      	b.n	8005148 <memset+0x4>

08005154 <stpcpy>:
 8005154:	4603      	mov	r3, r0
 8005156:	f811 2b01 	ldrb.w	r2, [r1], #1
 800515a:	4618      	mov	r0, r3
 800515c:	f803 2b01 	strb.w	r2, [r3], #1
 8005160:	2a00      	cmp	r2, #0
 8005162:	d1f8      	bne.n	8005156 <stpcpy+0x2>
 8005164:	4770      	bx	lr

08005166 <strcat>:
 8005166:	4602      	mov	r2, r0
 8005168:	b510      	push	{r4, lr}
 800516a:	7814      	ldrb	r4, [r2, #0]
 800516c:	4613      	mov	r3, r2
 800516e:	3201      	adds	r2, #1
 8005170:	2c00      	cmp	r4, #0
 8005172:	d1fa      	bne.n	800516a <strcat+0x4>
 8005174:	3b01      	subs	r3, #1
 8005176:	f811 2b01 	ldrb.w	r2, [r1], #1
 800517a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800517e:	2a00      	cmp	r2, #0
 8005180:	d1f9      	bne.n	8005176 <strcat+0x10>
 8005182:	bd10      	pop	{r4, pc}

08005184 <strcpy>:
 8005184:	4603      	mov	r3, r0
 8005186:	f811 2b01 	ldrb.w	r2, [r1], #1
 800518a:	f803 2b01 	strb.w	r2, [r3], #1
 800518e:	2a00      	cmp	r2, #0
 8005190:	d1f9      	bne.n	8005186 <strcpy+0x2>
 8005192:	4770      	bx	lr

08005194 <_init>:
 8005194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005196:	bf00      	nop
 8005198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800519a:	bc08      	pop	{r3}
 800519c:	469e      	mov	lr, r3
 800519e:	4770      	bx	lr

080051a0 <_fini>:
 80051a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a2:	bf00      	nop
 80051a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051a6:	bc08      	pop	{r3}
 80051a8:	469e      	mov	lr, r3
 80051aa:	4770      	bx	lr
