--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 191518653 paths analyzed, 4183 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.119ns.
--------------------------------------------------------------------------------
Slack:                  0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.043ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.643 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.043ns (3.611ns logic, 15.432ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.041ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.643 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.041ns (3.611ns logic, 15.430ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_3 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.025ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.643 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_3 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_3
    SLICE_X13Y51.A1      net (fanout=2)        0.733   btn_cond20/M_ctr_q[3]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.025ns (3.611ns logic, 15.414ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_18 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.031ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.643 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_18 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_18
    SLICE_X13Y51.C1      net (fanout=2)        0.929   btn_cond20/M_ctr_q[18]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     19.031ns (3.611ns logic, 15.420ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg00_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.871ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.728 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg00_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X7Y31.CX       net (fanout=15)       1.263   M_wdsel_wdsel_out[14]
    SLICE_X7Y31.CLK      Tdick                 0.114   M_regfile_rbdata[15]
                                                       regfile/M_reg00_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.871ns (3.611ns logic, 15.260ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg13_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.872ns (Levels of Logic = 11)
  Clock Path Skew:      -0.038ns (0.646 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg13_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X3Y33.CX       net (fanout=15)       1.836   M_wdsel_wdsel_out[10]
    SLICE_X3Y33.CLK      Tdick                 0.114   regfile/M_reg13_q[11]
                                                       regfile/M_reg13_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.872ns (3.592ns logic, 15.280ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg00_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.869ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.728 - 0.769)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg00_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X7Y31.CX       net (fanout=15)       1.263   M_wdsel_wdsel_out[14]
    SLICE_X7Y31.CLK      Tdick                 0.114   M_regfile_rbdata[15]
                                                       regfile/M_reg00_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.869ns (3.611ns logic, 15.258ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg21_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.868ns (Levels of Logic = 11)
  Clock Path Skew:      -0.037ns (0.647 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg21_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X2Y32.CX       net (fanout=15)       1.832   M_wdsel_wdsel_out[10]
    SLICE_X2Y32.CLK      Tdick                 0.114   regfile/M_reg21_q[11]
                                                       regfile/M_reg21_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.868ns (3.592ns logic, 15.276ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_15 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.868ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.643 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_15 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[15]
                                                       btn_cond20/M_ctr_q_15
    SLICE_X13Y51.C3      net (fanout=2)        0.766   btn_cond20/M_ctr_q[15]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.868ns (3.611ns logic, 15.257ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_3 (FF)
  Destination:          regfile/M_reg00_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.853ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.728 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_3 to regfile/M_reg00_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_3
    SLICE_X13Y51.A1      net (fanout=2)        0.733   btn_cond20/M_ctr_q[3]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X7Y31.CX       net (fanout=15)       1.263   M_wdsel_wdsel_out[14]
    SLICE_X7Y31.CLK      Tdick                 0.114   M_regfile_rbdata[15]
                                                       regfile/M_reg00_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.853ns (3.611ns logic, 15.242ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_18 (FF)
  Destination:          regfile/M_reg00_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.859ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.728 - 0.769)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_18 to regfile/M_reg00_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_18
    SLICE_X13Y51.C1      net (fanout=2)        0.929   btn_cond20/M_ctr_q[18]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X7Y31.CX       net (fanout=15)       1.263   M_wdsel_wdsel_out[14]
    SLICE_X7Y31.CLK      Tdick                 0.114   M_regfile_rbdata[15]
                                                       regfile/M_reg00_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.859ns (3.611ns logic, 15.248ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg13_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.870ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.646 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg13_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X3Y33.CX       net (fanout=15)       1.836   M_wdsel_wdsel_out[10]
    SLICE_X3Y33.CLK      Tdick                 0.114   regfile/M_reg13_q[11]
                                                       regfile/M_reg13_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.870ns (3.592ns logic, 15.278ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg21_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.866ns (Levels of Logic = 11)
  Clock Path Skew:      -0.029ns (0.647 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg21_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X2Y32.CX       net (fanout=15)       1.832   M_wdsel_wdsel_out[10]
    SLICE_X2Y32.CLK      Tdick                 0.114   regfile/M_reg21_q[11]
                                                       regfile/M_reg21_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.866ns (3.592ns logic, 15.274ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_3 (FF)
  Destination:          regfile/M_reg13_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.854ns (Levels of Logic = 11)
  Clock Path Skew:      -0.039ns (0.646 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_3 to regfile/M_reg13_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_3
    SLICE_X13Y51.A1      net (fanout=2)        0.733   btn_cond20/M_ctr_q[3]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X3Y33.CX       net (fanout=15)       1.836   M_wdsel_wdsel_out[10]
    SLICE_X3Y33.CLK      Tdick                 0.114   regfile/M_reg13_q[11]
                                                       regfile/M_reg13_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.854ns (3.592ns logic, 15.262ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_18 (FF)
  Destination:          regfile/M_reg13_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.860ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.646 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_18 to regfile/M_reg13_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_18
    SLICE_X13Y51.C1      net (fanout=2)        0.929   btn_cond20/M_ctr_q[18]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X3Y33.CX       net (fanout=15)       1.836   M_wdsel_wdsel_out[10]
    SLICE_X3Y33.CLK      Tdick                 0.114   regfile/M_reg13_q[11]
                                                       regfile/M_reg13_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.860ns (3.592ns logic, 15.268ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg03_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.839ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.635 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg03_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y35.CX       net (fanout=15)       1.231   M_wdsel_wdsel_out[14]
    SLICE_X5Y35.CLK      Tdick                 0.114   regfile/M_reg03_q[15]
                                                       regfile/M_reg03_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.839ns (3.611ns logic, 15.228ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_3 (FF)
  Destination:          regfile/M_reg21_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.850ns (Levels of Logic = 11)
  Clock Path Skew:      -0.038ns (0.647 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_3 to regfile/M_reg21_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_3
    SLICE_X13Y51.A1      net (fanout=2)        0.733   btn_cond20/M_ctr_q[3]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X2Y32.CX       net (fanout=15)       1.832   M_wdsel_wdsel_out[10]
    SLICE_X2Y32.CLK      Tdick                 0.114   regfile/M_reg21_q[11]
                                                       regfile/M_reg21_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.850ns (3.592ns logic, 15.258ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_18 (FF)
  Destination:          regfile/M_reg21_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.856ns (Levels of Logic = 11)
  Clock Path Skew:      -0.029ns (0.647 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_18 to regfile/M_reg21_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_18
    SLICE_X13Y51.C1      net (fanout=2)        0.929   btn_cond20/M_ctr_q[18]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X6Y38.C4       net (fanout=3)        1.668   alu/Sh66
    SLICE_X6Y38.C        Tilo                  0.235   M_temp_reg2_q[10]
                                                       alu/Mmux_out52
    SLICE_X7Y37.A4       net (fanout=3)        0.493   Mmux_out51
    SLICE_X7Y37.A        Tilo                  0.259   regfile/M_reg33_q[14]
                                                       wdsel/Mmux_wdsel_out61
    SLICE_X2Y32.CX       net (fanout=15)       1.832   M_wdsel_wdsel_out[10]
    SLICE_X2Y32.CLK      Tdick                 0.114   regfile/M_reg21_q[11]
                                                       regfile/M_reg21_q_10
    -------------------------------------------------  ---------------------------
    Total                                     18.856ns (3.592ns logic, 15.264ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_12 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.845ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.643 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_12 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[15]
                                                       btn_cond20/M_ctr_q_12
    SLICE_X15Y51.B1      net (fanout=2)        0.983   btn_cond20/M_ctr_q[12]
    SLICE_X15Y51.B       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out3
    SLICE_X15Y51.A4      net (fanout=3)        0.516   out2_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.845ns (3.611ns logic, 15.234ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg03_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.837ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.635 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg03_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y35.CX       net (fanout=15)       1.231   M_wdsel_wdsel_out[14]
    SLICE_X5Y35.CLK      Tdick                 0.114   regfile/M_reg03_q[15]
                                                       regfile/M_reg03_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.837ns (3.611ns logic, 15.226ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_3 (FF)
  Destination:          regfile/M_reg03_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.821ns (Levels of Logic = 11)
  Clock Path Skew:      -0.050ns (0.635 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_3 to regfile/M_reg03_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_3
    SLICE_X13Y51.A1      net (fanout=2)        0.733   btn_cond20/M_ctr_q[3]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y35.CX       net (fanout=15)       1.231   M_wdsel_wdsel_out[14]
    SLICE_X5Y35.CLK      Tdick                 0.114   regfile/M_reg03_q[15]
                                                       regfile/M_reg03_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.821ns (3.611ns logic, 15.210ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_18 (FF)
  Destination:          regfile/M_reg03_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.827ns (Levels of Logic = 11)
  Clock Path Skew:      -0.041ns (0.635 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_18 to regfile/M_reg03_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_18
    SLICE_X13Y51.C1      net (fanout=2)        0.929   btn_cond20/M_ctr_q[18]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y35.CX       net (fanout=15)       1.231   M_wdsel_wdsel_out[14]
    SLICE_X5Y35.CLK      Tdick                 0.114   regfile/M_reg03_q[15]
                                                       regfile/M_reg03_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.827ns (3.611ns logic, 15.216ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_17 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.831ns (Levels of Logic = 11)
  Clock Path Skew:      -0.033ns (0.643 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_17 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.BQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_17
    SLICE_X13Y51.C4      net (fanout=2)        0.729   btn_cond20/M_ctr_q[17]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.831ns (3.611ns logic, 15.220ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg30_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.810ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (0.633 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg30_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y36.DX       net (fanout=15)       1.202   M_wdsel_wdsel_out[14]
    SLICE_X5Y36.CLK      Tdick                 0.114   regfile/M_reg30_q[14]
                                                       regfile/M_reg30_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.810ns (3.611ns logic, 15.199ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg30_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.633 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg30_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y36.DX       net (fanout=15)       1.202   M_wdsel_wdsel_out[14]
    SLICE_X5Y36.CLK      Tdick                 0.114   regfile/M_reg30_q[14]
                                                       regfile/M_reg30_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (3.611ns logic, 15.197ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_3 (FF)
  Destination:          regfile/M_reg30_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.792ns (Levels of Logic = 11)
  Clock Path Skew:      -0.052ns (0.633 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_3 to regfile/M_reg30_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_3
    SLICE_X13Y51.A1      net (fanout=2)        0.733   btn_cond20/M_ctr_q[3]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y36.DX       net (fanout=15)       1.202   M_wdsel_wdsel_out[14]
    SLICE_X5Y36.CLK      Tdick                 0.114   regfile/M_reg30_q[14]
                                                       regfile/M_reg30_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.792ns (3.611ns logic, 15.181ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_18 (FF)
  Destination:          regfile/M_reg30_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.798ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.633 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_18 to regfile/M_reg30_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_18
    SLICE_X13Y51.C1      net (fanout=2)        0.929   btn_cond20/M_ctr_q[18]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X5Y36.DX       net (fanout=15)       1.202   M_wdsel_wdsel_out[14]
    SLICE_X5Y36.CLK      Tdick                 0.114   regfile/M_reg30_q[14]
                                                       regfile/M_reg30_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.798ns (3.611ns logic, 15.187ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_4 (FF)
  Destination:          regfile/M_reg31_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.776ns (Levels of Logic = 11)
  Clock Path Skew:      -0.057ns (0.627 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_4 to regfile/M_reg31_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y51.AQ      Tcko                  0.525   btn_cond20/M_ctr_q[7]
                                                       btn_cond20/M_ctr_q_4
    SLICE_X13Y51.A2      net (fanout=2)        0.751   btn_cond20/M_ctr_q[4]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X7Y38.DX       net (fanout=15)       1.168   M_wdsel_wdsel_out[14]
    SLICE_X7Y38.CLK      Tdick                 0.114   regfile/M_reg31_q[14]
                                                       regfile/M_reg31_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.776ns (3.611ns logic, 15.165ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_2 (FF)
  Destination:          regfile/M_reg22_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.784ns (Levels of Logic = 11)
  Clock Path Skew:      -0.042ns (0.643 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_2 to regfile/M_reg22_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.525   btn_cond20/M_ctr_q[3]
                                                       btn_cond20/M_ctr_q_2
    SLICE_X13Y51.A4      net (fanout=2)        0.492   btn_cond20/M_ctr_q[2]
    SLICE_X13Y51.A       Tilo                  0.259   N250
                                                       btn_cond20/out1
    SLICE_X15Y51.A2      net (fanout=3)        0.946   out_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X3Y35.CX       net (fanout=15)       1.435   M_wdsel_wdsel_out[14]
    SLICE_X3Y35.CLK      Tdick                 0.114   regfile/M_reg22_q[14]
                                                       regfile/M_reg22_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.784ns (3.611ns logic, 15.173ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond20/M_ctr_q_19 (FF)
  Destination:          regfile/M_reg31_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.774ns (Levels of Logic = 11)
  Clock Path Skew:      -0.049ns (0.627 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond20/M_ctr_q_19 to regfile/M_reg31_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   btn_cond20/M_ctr_q[19]
                                                       btn_cond20/M_ctr_q_19
    SLICE_X13Y51.C2      net (fanout=2)        0.939   btn_cond20/M_ctr_q[19]
    SLICE_X13Y51.C       Tilo                  0.259   N250
                                                       btn_cond20/out2
    SLICE_X15Y51.A1      net (fanout=3)        0.756   out1_6
    SLICE_X15Y51.A       Tilo                  0.259   M_last_q_8
                                                       btn_cond20/out4
    SLICE_X14Y54.B1      net (fanout=2)        0.948   M_btn_cond20_out
    SLICE_X14Y54.B       Tilo                  0.235   M_last_q_5
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
    SLICE_X8Y51.C5       net (fanout=1)        1.048   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT2
    SLICE_X8Y51.C        Tilo                  0.255   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT21
                                                       Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT23
    SLICE_X13Y31.D1      net (fanout=6)        2.606   Mmux_M_temp_reg_q[3]_GND_1_o_mux_307_OUT22
    SLICE_X13Y31.D       Tilo                  0.259   M_state_q_M_reg_addresses_index_a[1]
                                                       M_state_q_M_reg_addresses_index_a<1>_1
    SLICE_X12Y30.B1      net (fanout=3)        0.731   M_state_q_M_reg_addresses_index_a[1]
    SLICE_X12Y30.BMUX    Topbb                 0.444   M_control_unit_bomb_signal
                                                       regfile/mux8_5
                                                       regfile/mux8_3_f7
                                                       regfile/mux8_2_f8
    SLICE_X4Y33.A4       net (fanout=61)       1.799   M_control_unit_bomb_signal
    SLICE_X4Y33.A        Tilo                  0.254   M_control_unit_ra_out[1]
                                                       Mmux_M_alu_b1512
    SLICE_X6Y34.A5       net (fanout=5)        0.572   Mmux_M_alu_b1511
    SLICE_X6Y34.A        Tilo                  0.235   regfile/M_reg21_q[15]
                                                       Mmux_M_alu_b1513
    SLICE_X15Y31.D2      net (fanout=36)       1.882   M_alu_b[1]
    SLICE_X15Y31.D       Tilo                  0.259   M_reg31_q_12
                                                       alu/Sh661
    SLICE_X8Y36.B6       net (fanout=3)        2.061   alu/Sh66
    SLICE_X8Y36.B        Tilo                  0.254   regfile/M_reg23_q[15]
                                                       alu/Mmux_out133
    SLICE_X9Y36.C1       net (fanout=2)        0.653   Mmux_out132
    SLICE_X9Y36.C        Tilo                  0.259   regfile/M_reg11_q[15]
                                                       wdsel/Mmux_wdsel_out21
    SLICE_X7Y38.DX       net (fanout=15)       1.168   M_wdsel_wdsel_out[14]
    SLICE_X7Y38.CLK      Tdick                 0.114   regfile/M_reg31_q[14]
                                                       regfile/M_reg31_q_14
    -------------------------------------------------  ---------------------------
    Total                                     18.774ns (3.611ns logic, 15.163ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond30/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond20/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond31/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond21/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond32/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond22/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond33/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond23/M_sync_out/CLK
  Logical resource: btn_cond23/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond10/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond00/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond11/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond01/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond12/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond02/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond13/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond03/M_sync_out/CLK
  Logical resource: btn_cond03/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[3]/CLK
  Logical resource: btn_cond00/M_ctr_q_0/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[3]/CLK
  Logical resource: btn_cond00/M_ctr_q_1/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[3]/CLK
  Logical resource: btn_cond00/M_ctr_q_2/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[3]/CLK
  Logical resource: btn_cond00/M_ctr_q_3/CK
  Location pin: SLICE_X20Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[7]/CLK
  Logical resource: btn_cond00/M_ctr_q_4/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[7]/CLK
  Logical resource: btn_cond00/M_ctr_q_5/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[7]/CLK
  Logical resource: btn_cond00/M_ctr_q_6/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[7]/CLK
  Logical resource: btn_cond00/M_ctr_q_7/CK
  Location pin: SLICE_X20Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[11]/CLK
  Logical resource: btn_cond00/M_ctr_q_8/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[11]/CLK
  Logical resource: btn_cond00/M_ctr_q_9/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[11]/CLK
  Logical resource: btn_cond00/M_ctr_q_10/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[11]/CLK
  Logical resource: btn_cond00/M_ctr_q_11/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond00/M_ctr_q[15]/CLK
  Logical resource: btn_cond00/M_ctr_q_12/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.119|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 191518653 paths, 0 nets, and 6254 connections

Design statistics:
   Minimum period:  19.119ns{1}   (Maximum frequency:  52.304MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 30 00:16:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



