--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml CAM.twx CAM.ncd -o CAM.twr CAM.pcf

Design file:              CAM.ncd
Physical constraint file: CAM.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |   -0.065(R)|      FAST  |    2.347(R)|      SLOW  |clk_BUFGP         |   0.000|
data<1>     |   -0.014(R)|      FAST  |    2.421(R)|      SLOW  |clk_BUFGP         |   0.000|
data<2>     |   -0.188(R)|      FAST  |    2.794(R)|      SLOW  |clk_BUFGP         |   0.000|
data<3>     |   -0.069(R)|      FAST  |    2.683(R)|      SLOW  |clk_BUFGP         |   0.000|
data<4>     |   -0.133(R)|      FAST  |    2.821(R)|      SLOW  |clk_BUFGP         |   0.000|
data<5>     |   -0.153(R)|      FAST  |    2.535(R)|      SLOW  |clk_BUFGP         |   0.000|
data<6>     |   -0.184(R)|      FAST  |    2.560(R)|      SLOW  |clk_BUFGP         |   0.000|
data<7>     |   -0.190(R)|      FAST  |    2.701(R)|      SLOW  |clk_BUFGP         |   0.000|
data<8>     |   -0.182(R)|      FAST  |    2.698(R)|      SLOW  |clk_BUFGP         |   0.000|
data<9>     |   -0.133(R)|      FAST  |    2.805(R)|      SLOW  |clk_BUFGP         |   0.000|
data<10>    |   -0.151(R)|      FAST  |    2.574(R)|      SLOW  |clk_BUFGP         |   0.000|
data<11>    |   -0.157(R)|      FAST  |    2.528(R)|      SLOW  |clk_BUFGP         |   0.000|
data<12>    |   -0.217(R)|      FAST  |    2.813(R)|      SLOW  |clk_BUFGP         |   0.000|
data<13>    |   -0.138(R)|      FAST  |    2.529(R)|      SLOW  |clk_BUFGP         |   0.000|
data<14>    |   -0.273(R)|      FAST  |    2.544(R)|      SLOW  |clk_BUFGP         |   0.000|
data<15>    |   -0.167(R)|      FAST  |    2.401(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
match       |         8.712(R)|      SLOW  |         3.356(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.586|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 11 08:41:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



