INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Add_PC/Add_PC.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Add_PC/Add_PC.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Add_PC/Add_PC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
