// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/09/2024 10:27:44"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	ss,
	mosi,
	miso,
	sck,
	hex0,
	hex1,
	led0,
	led1,
	led2,
	led3,
	led4,
	led5,
	led6,
	led7,
	led8);
input 	clk;
input 	rst;
input 	ss;
input 	mosi;
output 	miso;
input 	sck;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	led0;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
output 	led5;
output 	led6;
output 	led7;
output 	led8;

// Design Ports Information
// miso	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led0	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led5	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led6	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led7	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led8	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mosi	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sck	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \ss~input_o ;
wire \spi|ss_q~q ;
wire \sck~input_o ;
wire \spi|sck_q~q ;
wire \spi|sck_old_q~q ;
wire \rst~input_o ;
wire \spi|bit_ct_q~2_combout ;
wire \spi|bit_ct_q[0]~1_combout ;
wire \spi|bit_ct_q~3_combout ;
wire \spi|bit_ct_q~0_combout ;
wire \spi|dout_q[7]~0_combout ;
wire \spi|dout_q[7]~0_wirecell_combout ;
wire \spi|done_q~q ;
wire \spi|done_q~CLKENA0_outclk ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3_combout ;
wire \dtc|Add3~33_sumout ;
wire \dtc|Mux94~0_combout ;
wire \dtc|state[0]~9_combout ;
wire \dtc|bram_addr[9]~0_combout ;
wire \dtc|bram_addr[0]~DUPLICATE_q ;
wire \dtc|Add3~34 ;
wire \dtc|Add3~37_sumout ;
wire \dtc|Mux93~0_combout ;
wire \dtc|Add3~38 ;
wire \dtc|Add3~41_sumout ;
wire \dtc|Mux92~0_combout ;
wire \dtc|Add3~42 ;
wire \dtc|Add3~45_sumout ;
wire \dtc|Mux91~0_combout ;
wire \dtc|Add3~46 ;
wire \dtc|Add3~49_sumout ;
wire \dtc|Mux90~0_combout ;
wire \dtc|Add3~50 ;
wire \dtc|Add3~53_sumout ;
wire \dtc|Mux89~0_combout ;
wire \dtc|Add3~54 ;
wire \dtc|Add3~57_sumout ;
wire \dtc|Mux88~0_combout ;
wire \dtc|Add3~58 ;
wire \dtc|Add3~61_sumout ;
wire \dtc|Mux87~0_combout ;
wire \dtc|bram_addr[7]~DUPLICATE_q ;
wire \dtc|Add3~62 ;
wire \dtc|Add3~65_sumout ;
wire \dtc|Mux86~0_combout ;
wire \dtc|Add3~66 ;
wire \dtc|Add3~69_sumout ;
wire \dtc|Mux85~0_combout ;
wire \dtc|Add3~70 ;
wire \dtc|Add3~25_sumout ;
wire \dtc|Mux84~0_combout ;
wire \dtc|Add3~26 ;
wire \dtc|Add3~29_sumout ;
wire \dtc|Mux83~0_combout ;
wire \dtc|bram_addr[11]~DUPLICATE_q ;
wire \dtc|Add3~30 ;
wire \dtc|Add3~21_sumout ;
wire \dtc|Mux82~0_combout ;
wire \dtc|bram_addr[12]~DUPLICATE_q ;
wire \dtc|Add3~22 ;
wire \dtc|Add3~18 ;
wire \dtc|Add3~13_sumout ;
wire \dtc|Mux80~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ;
wire \mosi~input_o ;
wire \spi|mosi_q~q ;
wire \spi|dout_q[7]~1_combout ;
wire \dtc|Mux96~0_combout ;
wire \dtc|bram_channel[1]~0_combout ;
wire \bram_ctrl|Selector7~2_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ;
wire \dtc|bram_data_in[0]~0_combout ;
wire \dtc|bram_addr[0]~_wirecell_combout ;
wire \dtc|bram_addr[1]~_wirecell_combout ;
wire \dtc|bram_addr[2]~_wirecell_combout ;
wire \dtc|bram_addr[3]~_wirecell_combout ;
wire \dtc|bram_addr[4]~_wirecell_combout ;
wire \dtc|bram_addr[5]~_wirecell_combout ;
wire \dtc|bram_addr[6]~_wirecell_combout ;
wire \dtc|bram_addr[7]~_wirecell_combout ;
wire \dtc|bram_addr[8]~_wirecell_combout ;
wire \dtc|bram_addr[9]~_wirecell_combout ;
wire \dtc|bram_addr[10]~_wirecell_combout ;
wire \dtc|bram_addr[11]~_wirecell_combout ;
wire \dtc|bram_addr[12]~_wirecell_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout ;
wire \bram_ctrl|Selector7~6_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dtc|Mux97~0_combout ;
wire \dtc|bram_we~q ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \bram_ctrl|Selector7~5_combout ;
wire \bram_ctrl|Selector7~4_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector7~7_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \bram_ctrl|Selector7~8_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector7~9_combout ;
wire \bram_ctrl|Selector7~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \bram_ctrl|Selector7~3_combout ;
wire \bram_ctrl|Selector7~0_combout ;
wire \bram_ctrl|Selector7~10_combout ;
wire \dtc|spi_byte_out[6]~0_combout ;
wire \spi|data_q[0]~feeder_combout ;
wire \spi|data_q[3]~0_combout ;
wire \spi|data_q[3]~1_combout ;
wire \spi|dout_q[1]~feeder_combout ;
wire \dtc|Mux95~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \dtc|bram_data_in[3]~feeder_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \bram_ctrl|Selector5~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \bram_ctrl|Selector5~1_combout ;
wire \bram_ctrl|Selector5~2_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \bram_ctrl|Selector5~3_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ;
wire \bram_ctrl|Selector5~4_combout ;
wire \bram_ctrl|Selector5~5_combout ;
wire \spi|data_q[2]~feeder_combout ;
wire \dtc|Add3~14 ;
wire \dtc|Add3~9_sumout ;
wire \dtc|Mux79~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a73 ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \bram_ctrl|Selector6~3_combout ;
wire \bram_ctrl|Selector6~4_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a73 ;
wire \bram_ctrl|Selector6~1_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector6~2_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73 ;
wire \bram_ctrl|Selector6~0_combout ;
wire \bram_ctrl|Selector6~5_combout ;
wire \spi|data_q[1]~feeder_combout ;
wire \dtc|Add3~10 ;
wire \dtc|Add3~1_sumout ;
wire \dtc|Mux78~0_combout ;
wire \dtc|Add3~2 ;
wire \dtc|Add3~5_sumout ;
wire \dtc|state[0]~4_combout ;
wire \dtc|Add3~17_sumout ;
wire \dtc|state[0]~6_combout ;
wire \dtc|Mux5~0_combout ;
wire \dtc|size_byte_count[1]~0_combout ;
wire \dtc|Mux4~0_combout ;
wire \dtc|Mux3~0_combout ;
wire \dtc|state[0]~5_combout ;
wire \dtc|state[0]~7_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a75 ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \bram_ctrl|Selector4~1_combout ;
wire \bram_ctrl|Selector4~2_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75 ;
wire \bram_ctrl|Selector4~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a75 ;
wire \bram_ctrl|Selector4~3_combout ;
wire \bram_ctrl|Selector4~4_combout ;
wire \bram_ctrl|Selector4~5_combout ;
wire \spi|data_q[3]~feeder_combout ;
wire \spi|dout_q[4]~feeder_combout ;
wire \dtc|img_width[9]~4_combout ;
wire \dtc|img_width_count[12]~feeder_combout ;
wire \dtc|bram_data_in[4]~feeder_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \bram_ctrl|Selector3~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \bram_ctrl|Selector3~3_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ;
wire \bram_ctrl|Selector3~4_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \bram_ctrl|Selector3~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector3~2_combout ;
wire \bram_ctrl|Selector3~5_combout ;
wire \spi|data_q[4]~feeder_combout ;
wire \dtc|img_width[13]~feeder_combout ;
wire \dtc|img_width_count[13]~feeder_combout ;
wire \dtc|img_height_count[0]~1_combout ;
wire \dtc|img_width[11]~feeder_combout ;
wire \dtc|img_width_count[11]~feeder_combout ;
wire \dtc|img_width_count[10]~feeder_combout ;
wire \dtc|img_width_count[9]~feeder_combout ;
wire \dtc|img_width[8]~feeder_combout ;
wire \dtc|img_width_count[8]~feeder_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a77 ;
wire \bram_ctrl|Selector2~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a77 ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \bram_ctrl|Selector2~1_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector2~2_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a77 ;
wire \bram_ctrl|Selector2~3_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ;
wire \bram_ctrl|Selector2~4_combout ;
wire \bram_ctrl|Selector2~5_combout ;
wire \spi|data_q[5]~feeder_combout ;
wire \spi|dout_q[6]~feeder_combout ;
wire \dtc|bram_data_in[7]~feeder_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \bram_ctrl|Selector1~3_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ;
wire \bram_ctrl|Selector1~4_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \bram_ctrl|Selector1~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \bram_ctrl|Selector1~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector1~2_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ;
wire \bram_ctrl|Selector1~5_combout ;
wire \spi|data_q[6]~feeder_combout ;
wire \dtc|img_width_count[15]~feeder_combout ;
wire \dtc|img_width[14]~feeder_combout ;
wire \dtc|img_width_count[14]~feeder_combout ;
wire \dtc|Add1~18 ;
wire \dtc|Add1~21_sumout ;
wire \dtc|Add1~22 ;
wire \dtc|Add1~1_sumout ;
wire \dtc|Equal7~2_combout ;
wire \dtc|Add1~25_sumout ;
wire \dtc|img_width[6]~0_combout ;
wire \dtc|Mux69~0_combout ;
wire \dtc|Add1~26 ;
wire \dtc|Add1~29_sumout ;
wire \dtc|img_width[1]~feeder_combout ;
wire \dtc|Mux68~0_combout ;
wire \dtc|Add1~30 ;
wire \dtc|Add1~33_sumout ;
wire \dtc|Mux67~0_combout ;
wire \dtc|Add1~34 ;
wire \dtc|Add1~37_sumout ;
wire \dtc|Mux66~0_combout ;
wire \dtc|Add1~38 ;
wire \dtc|Add1~41_sumout ;
wire \dtc|img_width[4]~feeder_combout ;
wire \dtc|Mux65~0_combout ;
wire \dtc|Add1~42 ;
wire \dtc|Add1~5_sumout ;
wire \dtc|img_width[5]~feeder_combout ;
wire \dtc|Mux64~0_combout ;
wire \dtc|Add1~6 ;
wire \dtc|Add1~45_sumout ;
wire \dtc|Mux63~0_combout ;
wire \dtc|Add1~46 ;
wire \dtc|Add1~49_sumout ;
wire \dtc|img_width[7]~feeder_combout ;
wire \dtc|Mux62~0_combout ;
wire \dtc|Add1~50 ;
wire \dtc|Add1~53_sumout ;
wire \dtc|Add1~54 ;
wire \dtc|Add1~57_sumout ;
wire \dtc|Add1~58 ;
wire \dtc|Add1~61_sumout ;
wire \dtc|Add1~62 ;
wire \dtc|Add1~9_sumout ;
wire \dtc|Add1~10 ;
wire \dtc|Add1~14 ;
wire \dtc|Add1~17_sumout ;
wire \dtc|Equal7~3_combout ;
wire \dtc|Equal7~4_combout ;
wire \dtc|img_width_count[8]~0_combout ;
wire \dtc|Add1~13_sumout ;
wire \dtc|Equal7~0_combout ;
wire \dtc|Equal7~1_combout ;
wire \dtc|img_height[11]~feeder_combout ;
wire \dtc|img_height[8]~4_combout ;
wire \dtc|img_height_count[0]~0_combout ;
wire \dtc|Add2~25_sumout ;
wire \dtc|img_height[0]~feeder_combout ;
wire \dtc|img_height[0]~0_combout ;
wire \dtc|Add2~26 ;
wire \dtc|Add2~29_sumout ;
wire \dtc|img_height[1]~feeder_combout ;
wire \dtc|Add2~30 ;
wire \dtc|Add2~33_sumout ;
wire \dtc|Add2~34 ;
wire \dtc|Add2~37_sumout ;
wire \dtc|img_height[3]~feeder_combout ;
wire \dtc|Add2~38 ;
wire \dtc|Add2~41_sumout ;
wire \dtc|Add2~42 ;
wire \dtc|Add2~5_sumout ;
wire \dtc|img_height[5]~feeder_combout ;
wire \dtc|Add2~6 ;
wire \dtc|Add2~45_sumout ;
wire \dtc|img_height[6]~feeder_combout ;
wire \dtc|Add2~46 ;
wire \dtc|Add2~49_sumout ;
wire \dtc|Add2~50 ;
wire \dtc|Add2~53_sumout ;
wire \dtc|Add2~54 ;
wire \dtc|Add2~57_sumout ;
wire \dtc|img_height[9]~feeder_combout ;
wire \dtc|Add2~58 ;
wire \dtc|Add2~61_sumout ;
wire \dtc|img_height[10]~feeder_combout ;
wire \dtc|Add2~62 ;
wire \dtc|Add2~9_sumout ;
wire \dtc|state[0]~0_combout ;
wire \dtc|img_height[13]~feeder_combout ;
wire \dtc|Add2~10 ;
wire \dtc|Add2~13_sumout ;
wire \dtc|img_height[12]~feeder_combout ;
wire \dtc|Add2~14 ;
wire \dtc|Add2~17_sumout ;
wire \dtc|Add2~18 ;
wire \dtc|Add2~21_sumout ;
wire \dtc|state[0]~1_combout ;
wire \dtc|img_height[15]~feeder_combout ;
wire \dtc|Add2~22 ;
wire \dtc|Add2~1_sumout ;
wire \dtc|state[0]~2_combout ;
wire \dtc|state[0]~3_combout ;
wire \dtc|state[1]~8_combout ;
wire \dtc|Mux81~0_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a79 ;
wire \bram_ctrl|Selector0~3_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector0~4_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a79 ;
wire \bram_ctrl|Selector0~1_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \bram_ctrl|Selector0~2_combout ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79 ;
wire \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ;
wire \bram_ctrl|Selector0~0_combout ;
wire \bram_ctrl|Selector0~5_combout ;
wire \spi|data_q[7]~feeder_combout ;
wire \spi|miso_d~0_combout ;
wire \spi|miso_q~q ;
wire \segment_seven_0|WideOr6~0_combout ;
wire \segment_seven_0|WideOr5~0_combout ;
wire \segment_seven_0|WideOr4~0_combout ;
wire \segment_seven_0|WideOr3~0_combout ;
wire \segment_seven_0|WideOr2~0_combout ;
wire \segment_seven_0|WideOr1~0_combout ;
wire \segment_seven_0|WideOr0~0_combout ;
wire \segment_seven_1|WideOr6~0_combout ;
wire \segment_seven_1|WideOr5~0_combout ;
wire \segment_seven_1|WideOr4~0_combout ;
wire \segment_seven_1|WideOr3~0_combout ;
wire \segment_seven_1|WideOr2~0_combout ;
wire \segment_seven_1|WideOr1~0_combout ;
wire \segment_seven_1|WideOr0~0_combout ;
wire [3:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b ;
wire [7:0] \spi|dout_q ;
wire [7:0] \dtc|spi_byte_out ;
wire [7:0] \dtc|bram_data_in ;
wire [2:0] \dtc|state ;
wire [15:0] \dtc|img_width ;
wire [15:0] \dtc|img_height ;
wire [2:0] \dtc|size_byte_count ;
wire [7:0] \spi|data_q ;
wire [15:0] \dtc|img_width_count ;
wire [16:0] \dtc|bram_addr ;
wire [1:0] \dtc|bram_channel ;
wire [15:0] \dtc|img_height_count ;
wire [3:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \spi|bit_ct_q ;

wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a73  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a73  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a75  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a75  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a77  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a77  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a77  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a79  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a79  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \miso~output (
	.i(\spi|miso_q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(miso),
	.obar());
// synopsys translate_off
defparam \miso~output .bus_hold = "false";
defparam \miso~output .open_drain_output = "false";
defparam \miso~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \hex0[0]~output (
	.i(\segment_seven_0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[0]),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
defparam \hex0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \hex0[1]~output (
	.i(\segment_seven_0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[1]),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
defparam \hex0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \hex0[2]~output (
	.i(\segment_seven_0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[2]),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
defparam \hex0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \hex0[3]~output (
	.i(\segment_seven_0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[3]),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
defparam \hex0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \hex0[4]~output (
	.i(\segment_seven_0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[4]),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
defparam \hex0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \hex0[5]~output (
	.i(\segment_seven_0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[5]),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
defparam \hex0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \hex0[6]~output (
	.i(!\segment_seven_0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[6]),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
defparam \hex0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \hex1[0]~output (
	.i(\segment_seven_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[0]),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
defparam \hex1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \hex1[1]~output (
	.i(\segment_seven_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[1]),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
defparam \hex1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \hex1[2]~output (
	.i(\segment_seven_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[2]),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
defparam \hex1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \hex1[3]~output (
	.i(\segment_seven_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[3]),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
defparam \hex1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \hex1[4]~output (
	.i(\segment_seven_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[4]),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
defparam \hex1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \hex1[5]~output (
	.i(\segment_seven_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[5]),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
defparam \hex1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \hex1[6]~output (
	.i(!\segment_seven_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[6]),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
defparam \hex1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \led0~output (
	.i(\mosi~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led0),
	.obar());
// synopsys translate_off
defparam \led0~output .bus_hold = "false";
defparam \led0~output .open_drain_output = "false";
defparam \led0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \led1~output (
	.i(\spi|miso_q~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led1),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
defparam \led1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \led2~output (
	.i(\ss~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led2),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
defparam \led2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \led3~output (
	.i(\sck~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led3),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
defparam \led3~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \led4~output (
	.i(\rst~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led4),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
defparam \led4~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \led5~output (
	.i(\spi|dout_q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led5),
	.obar());
// synopsys translate_off
defparam \led5~output .bus_hold = "false";
defparam \led5~output .open_drain_output = "false";
defparam \led5~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \led6~output (
	.i(\spi|dout_q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led6),
	.obar());
// synopsys translate_off
defparam \led6~output .bus_hold = "false";
defparam \led6~output .open_drain_output = "false";
defparam \led6~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \led7~output (
	.i(\dtc|bram_channel [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led7),
	.obar());
// synopsys translate_off
defparam \led7~output .bus_hold = "false";
defparam \led7~output .open_drain_output = "false";
defparam \led7~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \led8~output (
	.i(\dtc|bram_channel [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led8),
	.obar());
// synopsys translate_off
defparam \led8~output .bus_hold = "false";
defparam \led8~output .open_drain_output = "false";
defparam \led8~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \ss~input (
	.i(ss),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ss~input_o ));
// synopsys translate_off
defparam \ss~input .bus_hold = "false";
defparam \ss~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N14
dffeas \spi|ss_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|ss_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|ss_q .is_wysiwyg = "true";
defparam \spi|ss_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \sck~input (
	.i(sck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sck~input_o ));
// synopsys translate_off
defparam \sck~input .bus_hold = "false";
defparam \sck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \spi|sck_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sck~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sck_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sck_q .is_wysiwyg = "true";
defparam \spi|sck_q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y28_N50
dffeas \spi|sck_old_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|sck_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|sck_old_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|sck_old_q .is_wysiwyg = "true";
defparam \spi|sck_old_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N24
cyclonev_lcell_comb \spi|bit_ct_q~2 (
// Equation(s):
// \spi|bit_ct_q~2_combout  = ( \rst~input_o  & ( (!\spi|ss_q~q  & !\spi|bit_ct_q [0]) ) )

	.dataa(gnd),
	.datab(!\spi|ss_q~q ),
	.datac(gnd),
	.datad(!\spi|bit_ct_q [0]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q~2 .extended_lut = "off";
defparam \spi|bit_ct_q~2 .lut_mask = 64'h00000000CC00CC00;
defparam \spi|bit_ct_q~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N15
cyclonev_lcell_comb \spi|bit_ct_q[0]~1 (
// Equation(s):
// \spi|bit_ct_q[0]~1_combout  = ( \spi|sck_old_q~q  & ( (!\rst~input_o ) # (\spi|ss_q~q ) ) ) # ( !\spi|sck_old_q~q  & ( ((!\rst~input_o ) # (\spi|sck_q~q )) # (\spi|ss_q~q ) ) )

	.dataa(gnd),
	.datab(!\spi|ss_q~q ),
	.datac(!\rst~input_o ),
	.datad(!\spi|sck_q~q ),
	.datae(gnd),
	.dataf(!\spi|sck_old_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q[0]~1 .extended_lut = "off";
defparam \spi|bit_ct_q[0]~1 .lut_mask = 64'hF3FFF3FFF3F3F3F3;
defparam \spi|bit_ct_q[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N26
dffeas \spi|bit_ct_q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|bit_ct_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|bit_ct_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|bit_ct_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|bit_ct_q[0] .is_wysiwyg = "true";
defparam \spi|bit_ct_q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N21
cyclonev_lcell_comb \spi|bit_ct_q~3 (
// Equation(s):
// \spi|bit_ct_q~3_combout  = ( \rst~input_o  & ( (!\spi|ss_q~q  & (!\spi|bit_ct_q [0] $ (!\spi|bit_ct_q [1]))) ) )

	.dataa(!\spi|bit_ct_q [0]),
	.datab(!\spi|ss_q~q ),
	.datac(gnd),
	.datad(!\spi|bit_ct_q [1]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q~3 .extended_lut = "off";
defparam \spi|bit_ct_q~3 .lut_mask = 64'h0000000044884488;
defparam \spi|bit_ct_q~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \spi|bit_ct_q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|bit_ct_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|bit_ct_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|bit_ct_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|bit_ct_q[1] .is_wysiwyg = "true";
defparam \spi|bit_ct_q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N18
cyclonev_lcell_comb \spi|bit_ct_q~0 (
// Equation(s):
// \spi|bit_ct_q~0_combout  = ( \rst~input_o  & ( (!\spi|ss_q~q  & (!\spi|bit_ct_q [2] $ (((!\spi|bit_ct_q [0]) # (!\spi|bit_ct_q [1]))))) ) )

	.dataa(!\spi|bit_ct_q [0]),
	.datab(!\spi|ss_q~q ),
	.datac(!\spi|bit_ct_q [1]),
	.datad(!\spi|bit_ct_q [2]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|bit_ct_q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|bit_ct_q~0 .extended_lut = "off";
defparam \spi|bit_ct_q~0 .lut_mask = 64'h0000000004C804C8;
defparam \spi|bit_ct_q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N20
dffeas \spi|bit_ct_q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|bit_ct_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi|bit_ct_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|bit_ct_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|bit_ct_q[2] .is_wysiwyg = "true";
defparam \spi|bit_ct_q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N48
cyclonev_lcell_comb \spi|dout_q[7]~0 (
// Equation(s):
// \spi|dout_q[7]~0_combout  = ( \spi|sck_q~q  & ( \spi|bit_ct_q [2] & ( (!\spi|bit_ct_q [0]) # (((!\spi|bit_ct_q [1]) # (\spi|sck_old_q~q )) # (\spi|ss_q~q )) ) ) ) # ( !\spi|sck_q~q  & ( \spi|bit_ct_q [2] ) ) # ( \spi|sck_q~q  & ( !\spi|bit_ct_q [2] ) ) # 
// ( !\spi|sck_q~q  & ( !\spi|bit_ct_q [2] ) )

	.dataa(!\spi|bit_ct_q [0]),
	.datab(!\spi|ss_q~q ),
	.datac(!\spi|bit_ct_q [1]),
	.datad(!\spi|sck_old_q~q ),
	.datae(!\spi|sck_q~q ),
	.dataf(!\spi|bit_ct_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[7]~0 .extended_lut = "off";
defparam \spi|dout_q[7]~0 .lut_mask = 64'hFFFFFFFFFFFFFBFF;
defparam \spi|dout_q[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N12
cyclonev_lcell_comb \spi|dout_q[7]~0_wirecell (
// Equation(s):
// \spi|dout_q[7]~0_wirecell_combout  = !\spi|dout_q[7]~0_combout 

	.dataa(gnd),
	.datab(!\spi|dout_q[7]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[7]~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[7]~0_wirecell .extended_lut = "off";
defparam \spi|dout_q[7]~0_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \spi|dout_q[7]~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N14
dffeas \spi|done_q (
	.clk(\clk~input_o ),
	.d(\spi|dout_q[7]~0_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|done_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|done_q .is_wysiwyg = "true";
defparam \spi|done_q .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \spi|done_q~CLKENA0 (
	.inclk(\spi|done_q~q ),
	.ena(vcc),
	.outclk(\spi|done_q~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \spi|done_q~CLKENA0 .clock_type = "global clock";
defparam \spi|done_q~CLKENA0 .disable_mode = "low";
defparam \spi|done_q~CLKENA0 .ena_register_mode = "always enabled";
defparam \spi|done_q~CLKENA0 .ena_register_power_up = "high";
defparam \spi|done_q~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2_combout  = ( !\dtc|bram_addr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N32
dffeas \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N33
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3_combout  = !\dtc|bram_addr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N35
dffeas \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
cyclonev_lcell_comb \dtc|Add3~33 (
// Equation(s):
// \dtc|Add3~33_sumout  = SUM(( !\dtc|bram_addr[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \dtc|Add3~34  = CARRY(( !\dtc|bram_addr[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~33_sumout ),
	.cout(\dtc|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~33 .extended_lut = "off";
defparam \dtc|Add3~33 .lut_mask = 64'h000000000000F0F0;
defparam \dtc|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N33
cyclonev_lcell_comb \dtc|Mux94~0 (
// Equation(s):
// \dtc|Mux94~0_combout  = ( \spi|dout_q [2] & ( (\dtc|state [1] & !\dtc|Add3~33_sumout ) ) ) # ( !\spi|dout_q [2] & ( (!\dtc|state [1] & (\spi|dout_q [3])) # (\dtc|state [1] & ((!\dtc|Add3~33_sumout ))) ) )

	.dataa(!\spi|dout_q [3]),
	.datab(!\dtc|state [1]),
	.datac(gnd),
	.datad(!\dtc|Add3~33_sumout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux94~0 .extended_lut = "off";
defparam \dtc|Mux94~0 .lut_mask = 64'h7744774433003300;
defparam \dtc|Mux94~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N54
cyclonev_lcell_comb \dtc|state[0]~9 (
// Equation(s):
// \dtc|state[0]~9_combout  = ( \spi|dout_q [3] & ( (!\dtc|state[0]~7_combout  & (((\dtc|state [0])))) # (\dtc|state[0]~7_combout  & (!\spi|dout_q [2] & (!\dtc|state [1] & !\dtc|state [0]))) ) ) # ( !\spi|dout_q [3] & ( (!\dtc|state[0]~7_combout  & 
// (((\dtc|state [0])))) # (\dtc|state[0]~7_combout  & (\spi|dout_q [2] & (!\dtc|state [1] & !\dtc|state [0]))) ) )

	.dataa(!\spi|dout_q [2]),
	.datab(!\dtc|state [1]),
	.datac(!\dtc|state[0]~7_combout ),
	.datad(!\dtc|state [0]),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~9 .extended_lut = "off";
defparam \dtc|state[0]~9 .lut_mask = 64'h04F004F008F008F0;
defparam \dtc|state[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N56
dffeas \dtc|state[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|state[0]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|state[0] .is_wysiwyg = "true";
defparam \dtc|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N57
cyclonev_lcell_comb \dtc|bram_addr[9]~0 (
// Equation(s):
// \dtc|bram_addr[9]~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [0]) # (\dtc|state [1]) ) ) # ( !\spi|dout_q [3] & ( ((!\spi|dout_q [2] & !\dtc|state [0])) # (\dtc|state [1]) ) )

	.dataa(!\spi|dout_q [2]),
	.datab(!\dtc|state [1]),
	.datac(!\dtc|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[9]~0 .extended_lut = "off";
defparam \dtc|bram_addr[9]~0 .lut_mask = 64'hB3B3B3B3F3F3F3F3;
defparam \dtc|bram_addr[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N34
dffeas \dtc|bram_addr[0]~DUPLICATE (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux94~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dtc|bram_addr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N3
cyclonev_lcell_comb \dtc|Add3~37 (
// Equation(s):
// \dtc|Add3~37_sumout  = SUM(( !\dtc|bram_addr [1] ) + ( GND ) + ( \dtc|Add3~34  ))
// \dtc|Add3~38  = CARRY(( !\dtc|bram_addr [1] ) + ( GND ) + ( \dtc|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~37_sumout ),
	.cout(\dtc|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~37 .extended_lut = "off";
defparam \dtc|Add3~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N42
cyclonev_lcell_comb \dtc|Mux93~0 (
// Equation(s):
// \dtc|Mux93~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~37_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~37_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux93~0 .extended_lut = "off";
defparam \dtc|Mux93~0 .lut_mask = 64'h50505050D8D8D8D8;
defparam \dtc|Mux93~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N43
dffeas \dtc|bram_addr[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux93~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[1] .is_wysiwyg = "true";
defparam \dtc|bram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N6
cyclonev_lcell_comb \dtc|Add3~41 (
// Equation(s):
// \dtc|Add3~41_sumout  = SUM(( !\dtc|bram_addr [2] ) + ( GND ) + ( \dtc|Add3~38  ))
// \dtc|Add3~42  = CARRY(( !\dtc|bram_addr [2] ) + ( GND ) + ( \dtc|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~41_sumout ),
	.cout(\dtc|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~41 .extended_lut = "off";
defparam \dtc|Add3~41 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N45
cyclonev_lcell_comb \dtc|Mux92~0 (
// Equation(s):
// \dtc|Mux92~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~41_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~41_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(gnd),
	.datad(!\dtc|Add3~41_sumout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux92~0 .extended_lut = "off";
defparam \dtc|Mux92~0 .lut_mask = 64'h55005500DD88DD88;
defparam \dtc|Mux92~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N46
dffeas \dtc|bram_addr[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux92~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[2] .is_wysiwyg = "true";
defparam \dtc|bram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N9
cyclonev_lcell_comb \dtc|Add3~45 (
// Equation(s):
// \dtc|Add3~45_sumout  = SUM(( !\dtc|bram_addr [3] ) + ( GND ) + ( \dtc|Add3~42  ))
// \dtc|Add3~46  = CARRY(( !\dtc|bram_addr [3] ) + ( GND ) + ( \dtc|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~45_sumout ),
	.cout(\dtc|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~45 .extended_lut = "off";
defparam \dtc|Add3~45 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N18
cyclonev_lcell_comb \dtc|Mux91~0 (
// Equation(s):
// \dtc|Mux91~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~45_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~45_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux91~0 .extended_lut = "off";
defparam \dtc|Mux91~0 .lut_mask = 64'h50505050D8D8D8D8;
defparam \dtc|Mux91~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \dtc|bram_addr[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux91~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[3] .is_wysiwyg = "true";
defparam \dtc|bram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N12
cyclonev_lcell_comb \dtc|Add3~49 (
// Equation(s):
// \dtc|Add3~49_sumout  = SUM(( !\dtc|bram_addr [4] ) + ( GND ) + ( \dtc|Add3~46  ))
// \dtc|Add3~50  = CARRY(( !\dtc|bram_addr [4] ) + ( GND ) + ( \dtc|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~49_sumout ),
	.cout(\dtc|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~49 .extended_lut = "off";
defparam \dtc|Add3~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N21
cyclonev_lcell_comb \dtc|Mux90~0 (
// Equation(s):
// \dtc|Mux90~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~49_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~49_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux90~0 .extended_lut = "off";
defparam \dtc|Mux90~0 .lut_mask = 64'h50505050D8D8D8D8;
defparam \dtc|Mux90~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N22
dffeas \dtc|bram_addr[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux90~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[4] .is_wysiwyg = "true";
defparam \dtc|bram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N15
cyclonev_lcell_comb \dtc|Add3~53 (
// Equation(s):
// \dtc|Add3~53_sumout  = SUM(( !\dtc|bram_addr [5] ) + ( GND ) + ( \dtc|Add3~50  ))
// \dtc|Add3~54  = CARRY(( !\dtc|bram_addr [5] ) + ( GND ) + ( \dtc|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~53_sumout ),
	.cout(\dtc|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~53 .extended_lut = "off";
defparam \dtc|Add3~53 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N24
cyclonev_lcell_comb \dtc|Mux89~0 (
// Equation(s):
// \dtc|Mux89~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~53_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~53_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux89~0 .extended_lut = "off";
defparam \dtc|Mux89~0 .lut_mask = 64'h50505050D8D8D8D8;
defparam \dtc|Mux89~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \dtc|bram_addr[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux89~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[5] .is_wysiwyg = "true";
defparam \dtc|bram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N18
cyclonev_lcell_comb \dtc|Add3~57 (
// Equation(s):
// \dtc|Add3~57_sumout  = SUM(( !\dtc|bram_addr [6] ) + ( GND ) + ( \dtc|Add3~54  ))
// \dtc|Add3~58  = CARRY(( !\dtc|bram_addr [6] ) + ( GND ) + ( \dtc|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~57_sumout ),
	.cout(\dtc|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~57 .extended_lut = "off";
defparam \dtc|Add3~57 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N27
cyclonev_lcell_comb \dtc|Mux88~0 (
// Equation(s):
// \dtc|Mux88~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~57_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~57_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(gnd),
	.datad(!\dtc|Add3~57_sumout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux88~0 .extended_lut = "off";
defparam \dtc|Mux88~0 .lut_mask = 64'h55005500DD88DD88;
defparam \dtc|Mux88~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N28
dffeas \dtc|bram_addr[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux88~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[6] .is_wysiwyg = "true";
defparam \dtc|bram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N21
cyclonev_lcell_comb \dtc|Add3~61 (
// Equation(s):
// \dtc|Add3~61_sumout  = SUM(( !\dtc|bram_addr[7]~DUPLICATE_q  ) + ( GND ) + ( \dtc|Add3~58  ))
// \dtc|Add3~62  = CARRY(( !\dtc|bram_addr[7]~DUPLICATE_q  ) + ( GND ) + ( \dtc|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~61_sumout ),
	.cout(\dtc|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~61 .extended_lut = "off";
defparam \dtc|Add3~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N33
cyclonev_lcell_comb \dtc|Mux87~0 (
// Equation(s):
// \dtc|Mux87~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~61_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~61_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(gnd),
	.datac(!\spi|dout_q [2]),
	.datad(!\dtc|Add3~61_sumout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux87~0 .extended_lut = "off";
defparam \dtc|Mux87~0 .lut_mask = 64'h55005500F5A0F5A0;
defparam \dtc|Mux87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N34
dffeas \dtc|bram_addr[7]~DUPLICATE (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux87~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[7]~DUPLICATE .is_wysiwyg = "true";
defparam \dtc|bram_addr[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
cyclonev_lcell_comb \dtc|Add3~65 (
// Equation(s):
// \dtc|Add3~65_sumout  = SUM(( !\dtc|bram_addr [8] ) + ( GND ) + ( \dtc|Add3~62  ))
// \dtc|Add3~66  = CARRY(( !\dtc|bram_addr [8] ) + ( GND ) + ( \dtc|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~65_sumout ),
	.cout(\dtc|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~65 .extended_lut = "off";
defparam \dtc|Add3~65 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N39
cyclonev_lcell_comb \dtc|Mux86~0 (
// Equation(s):
// \dtc|Mux86~0_combout  = ( \dtc|Add3~65_sumout  & ( \spi|dout_q [3] & ( (!\spi|dout_q [2] & !\dtc|state [1]) ) ) ) # ( !\dtc|Add3~65_sumout  & ( \spi|dout_q [3] & ( (!\spi|dout_q [2]) # (\dtc|state [1]) ) ) ) # ( !\dtc|Add3~65_sumout  & ( !\spi|dout_q [3] 
// & ( \dtc|state [1] ) ) )

	.dataa(!\spi|dout_q [2]),
	.datab(gnd),
	.datac(!\dtc|state [1]),
	.datad(gnd),
	.datae(!\dtc|Add3~65_sumout ),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux86~0 .extended_lut = "off";
defparam \dtc|Mux86~0 .lut_mask = 64'h0F0F0000AFAFA0A0;
defparam \dtc|Mux86~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y28_N40
dffeas \dtc|bram_addr[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux86~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[8] .is_wysiwyg = "true";
defparam \dtc|bram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N27
cyclonev_lcell_comb \dtc|Add3~69 (
// Equation(s):
// \dtc|Add3~69_sumout  = SUM(( !\dtc|bram_addr [9] ) + ( GND ) + ( \dtc|Add3~66  ))
// \dtc|Add3~70  = CARRY(( !\dtc|bram_addr [9] ) + ( GND ) + ( \dtc|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~69_sumout ),
	.cout(\dtc|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~69 .extended_lut = "off";
defparam \dtc|Add3~69 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N21
cyclonev_lcell_comb \dtc|Mux85~0 (
// Equation(s):
// \dtc|Mux85~0_combout  = ( \dtc|Add3~69_sumout  & ( (!\spi|dout_q [2] & (!\dtc|state [1] & \spi|dout_q [3])) ) ) # ( !\dtc|Add3~69_sumout  & ( ((!\spi|dout_q [2] & \spi|dout_q [3])) # (\dtc|state [1]) ) )

	.dataa(!\spi|dout_q [2]),
	.datab(!\dtc|state [1]),
	.datac(!\spi|dout_q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|Add3~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux85~0 .extended_lut = "off";
defparam \dtc|Mux85~0 .lut_mask = 64'h3B3B3B3B08080808;
defparam \dtc|Mux85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N22
dffeas \dtc|bram_addr[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux85~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[9] .is_wysiwyg = "true";
defparam \dtc|bram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N30
cyclonev_lcell_comb \dtc|Add3~25 (
// Equation(s):
// \dtc|Add3~25_sumout  = SUM(( !\dtc|bram_addr [10] ) + ( GND ) + ( \dtc|Add3~70  ))
// \dtc|Add3~26  = CARRY(( !\dtc|bram_addr [10] ) + ( GND ) + ( \dtc|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~25_sumout ),
	.cout(\dtc|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~25 .extended_lut = "off";
defparam \dtc|Add3~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N6
cyclonev_lcell_comb \dtc|Mux84~0 (
// Equation(s):
// \dtc|Mux84~0_combout  = ( \dtc|state [1] & ( !\dtc|Add3~25_sumout  ) ) # ( !\dtc|state [1] & ( (\spi|dout_q [3] & !\spi|dout_q [2]) ) )

	.dataa(!\spi|dout_q [3]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux84~0 .extended_lut = "off";
defparam \dtc|Mux84~0 .lut_mask = 64'h44444444F0F0F0F0;
defparam \dtc|Mux84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \dtc|bram_addr[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux84~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[10] .is_wysiwyg = "true";
defparam \dtc|bram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N33
cyclonev_lcell_comb \dtc|Add3~29 (
// Equation(s):
// \dtc|Add3~29_sumout  = SUM(( !\dtc|bram_addr[11]~DUPLICATE_q  ) + ( GND ) + ( \dtc|Add3~26  ))
// \dtc|Add3~30  = CARRY(( !\dtc|bram_addr[11]~DUPLICATE_q  ) + ( GND ) + ( \dtc|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~29_sumout ),
	.cout(\dtc|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~29 .extended_lut = "off";
defparam \dtc|Add3~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N9
cyclonev_lcell_comb \dtc|Mux83~0 (
// Equation(s):
// \dtc|Mux83~0_combout  = ( \dtc|state [1] & ( !\dtc|Add3~29_sumout  ) ) # ( !\dtc|state [1] & ( (\spi|dout_q [3] & !\spi|dout_q [2]) ) )

	.dataa(!\spi|dout_q [3]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux83~0 .extended_lut = "off";
defparam \dtc|Mux83~0 .lut_mask = 64'h44444444F0F0F0F0;
defparam \dtc|Mux83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N10
dffeas \dtc|bram_addr[11]~DUPLICATE (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \dtc|bram_addr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N36
cyclonev_lcell_comb \dtc|Add3~21 (
// Equation(s):
// \dtc|Add3~21_sumout  = SUM(( !\dtc|bram_addr[12]~DUPLICATE_q  ) + ( GND ) + ( \dtc|Add3~30  ))
// \dtc|Add3~22  = CARRY(( !\dtc|bram_addr[12]~DUPLICATE_q  ) + ( GND ) + ( \dtc|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~21_sumout ),
	.cout(\dtc|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~21 .extended_lut = "off";
defparam \dtc|Add3~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N36
cyclonev_lcell_comb \dtc|Mux82~0 (
// Equation(s):
// \dtc|Mux82~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~21_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~21_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(gnd),
	.datad(!\dtc|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux82~0 .extended_lut = "off";
defparam \dtc|Mux82~0 .lut_mask = 64'h55005500DD88DD88;
defparam \dtc|Mux82~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N37
dffeas \dtc|bram_addr[12]~DUPLICATE (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux82~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \dtc|bram_addr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N39
cyclonev_lcell_comb \dtc|Add3~17 (
// Equation(s):
// \dtc|Add3~17_sumout  = SUM(( !\dtc|bram_addr [13] ) + ( GND ) + ( \dtc|Add3~22  ))
// \dtc|Add3~18  = CARRY(( !\dtc|bram_addr [13] ) + ( GND ) + ( \dtc|Add3~22  ))

	.dataa(!\dtc|bram_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~17_sumout ),
	.cout(\dtc|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~17 .extended_lut = "off";
defparam \dtc|Add3~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dtc|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N42
cyclonev_lcell_comb \dtc|Add3~13 (
// Equation(s):
// \dtc|Add3~13_sumout  = SUM(( !\dtc|bram_addr [14] ) + ( GND ) + ( \dtc|Add3~18  ))
// \dtc|Add3~14  = CARRY(( !\dtc|bram_addr [14] ) + ( GND ) + ( \dtc|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~13_sumout ),
	.cout(\dtc|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~13 .extended_lut = "off";
defparam \dtc|Add3~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dtc|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N42
cyclonev_lcell_comb \dtc|Mux80~0 (
// Equation(s):
// \dtc|Mux80~0_combout  = ( \dtc|state [1] & ( !\dtc|Add3~13_sumout  ) ) # ( !\dtc|state [1] & ( (!\spi|dout_q [2] & \spi|dout_q [3]) ) )

	.dataa(gnd),
	.datab(!\dtc|Add3~13_sumout ),
	.datac(!\spi|dout_q [2]),
	.datad(!\spi|dout_q [3]),
	.datae(gnd),
	.dataf(!\dtc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux80~0 .extended_lut = "off";
defparam \dtc|Mux80~0 .lut_mask = 64'h00F000F0CCCCCCCC;
defparam \dtc|Mux80~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N44
dffeas \dtc|bram_addr[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux80~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[14] .is_wysiwyg = "true";
defparam \dtc|bram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout  = !\dtc|bram_addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N8
dffeas \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \mosi~input (
	.i(mosi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mosi~input_o ));
// synopsys translate_off
defparam \mosi~input .bus_hold = "false";
defparam \mosi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y30_N29
dffeas \spi|mosi_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mosi~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|mosi_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|mosi_q .is_wysiwyg = "true";
defparam \spi|mosi_q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N3
cyclonev_lcell_comb \spi|dout_q[7]~1 (
// Equation(s):
// \spi|dout_q[7]~1_combout  = ( \spi|dout_q[7]~0_combout  & ( !\rst~input_o  ) ) # ( !\spi|dout_q[7]~0_combout  )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[7]~1 .extended_lut = "off";
defparam \spi|dout_q[7]~1 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \spi|dout_q[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N50
dffeas \spi|dout_q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|mosi_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[0] .is_wysiwyg = "true";
defparam \spi|dout_q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N39
cyclonev_lcell_comb \dtc|Mux96~0 (
// Equation(s):
// \dtc|Mux96~0_combout  = ( \spi|dout_q [0] & ( !\spi|dout_q [3] $ (!\spi|dout_q [2]) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [3]),
	.datac(!\spi|dout_q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux96~0 .extended_lut = "off";
defparam \dtc|Mux96~0 .lut_mask = 64'h000000003C3C3C3C;
defparam \dtc|Mux96~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N51
cyclonev_lcell_comb \dtc|bram_channel[1]~0 (
// Equation(s):
// \dtc|bram_channel[1]~0_combout  = ( !\dtc|state [0] & ( !\dtc|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_channel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_channel[1]~0 .extended_lut = "off";
defparam \dtc|bram_channel[1]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \dtc|bram_channel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N40
dffeas \dtc|bram_channel[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux96~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_channel[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_channel[0] .is_wysiwyg = "true";
defparam \dtc|bram_channel[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N39
cyclonev_lcell_comb \bram_ctrl|Selector7~2 (
// Equation(s):
// \bram_ctrl|Selector7~2_combout  = ( !\dtc|bram_channel [0] & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3] & 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\dtc|bram_channel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~2 .extended_lut = "off";
defparam \bram_ctrl|Selector7~2 .lut_mask = 64'h0A000A0000000000;
defparam \bram_ctrl|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N39
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout  = ( !\dtc|bram_addr [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N41
dffeas \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout  = ( !\dtc|bram_addr [13] & ( (!\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .lut_mask = 64'h00CC00CC00000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N27
cyclonev_lcell_comb \dtc|bram_data_in[0]~0 (
// Equation(s):
// \dtc|bram_data_in[0]~0_combout  = ( \rst~input_o  & ( (!\dtc|state [0] & \dtc|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|state [0]),
	.datad(!\dtc|state [1]),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[0]~0 .extended_lut = "off";
defparam \dtc|bram_data_in[0]~0 .lut_mask = 64'h0000000000F000F0;
defparam \dtc|bram_data_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \dtc|bram_data_in[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[0] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y28_N35
dffeas \dtc|bram_addr[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux94~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[0] .is_wysiwyg = "true";
defparam \dtc|bram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N18
cyclonev_lcell_comb \dtc|bram_addr[0]~_wirecell (
// Equation(s):
// \dtc|bram_addr[0]~_wirecell_combout  = ( !\dtc|bram_addr [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[0]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N48
cyclonev_lcell_comb \dtc|bram_addr[1]~_wirecell (
// Equation(s):
// \dtc|bram_addr[1]~_wirecell_combout  = ( !\dtc|bram_addr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[1]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N51
cyclonev_lcell_comb \dtc|bram_addr[2]~_wirecell (
// Equation(s):
// \dtc|bram_addr[2]~_wirecell_combout  = !\dtc|bram_addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[2]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[2]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dtc|bram_addr[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N27
cyclonev_lcell_comb \dtc|bram_addr[3]~_wirecell (
// Equation(s):
// \dtc|bram_addr[3]~_wirecell_combout  = ( !\dtc|bram_addr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_addr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[3]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[3]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dtc|bram_addr[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N48
cyclonev_lcell_comb \dtc|bram_addr[4]~_wirecell (
// Equation(s):
// \dtc|bram_addr[4]~_wirecell_combout  = ( !\dtc|bram_addr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[4]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N57
cyclonev_lcell_comb \dtc|bram_addr[5]~_wirecell (
// Equation(s):
// \dtc|bram_addr[5]~_wirecell_combout  = ( !\dtc|bram_addr [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[5]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[5]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N54
cyclonev_lcell_comb \dtc|bram_addr[6]~_wirecell (
// Equation(s):
// \dtc|bram_addr[6]~_wirecell_combout  = ( !\dtc|bram_addr [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[6]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[6]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N35
dffeas \dtc|bram_addr[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux87~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[7] .is_wysiwyg = "true";
defparam \dtc|bram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N30
cyclonev_lcell_comb \dtc|bram_addr[7]~_wirecell (
// Equation(s):
// \dtc|bram_addr[7]~_wirecell_combout  = ( !\dtc|bram_addr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[7]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[7]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N42
cyclonev_lcell_comb \dtc|bram_addr[8]~_wirecell (
// Equation(s):
// \dtc|bram_addr[8]~_wirecell_combout  = !\dtc|bram_addr [8]

	.dataa(gnd),
	.datab(!\dtc|bram_addr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[8]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[8]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \dtc|bram_addr[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N18
cyclonev_lcell_comb \dtc|bram_addr[9]~_wirecell (
// Equation(s):
// \dtc|bram_addr[9]~_wirecell_combout  = ( !\dtc|bram_addr [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[9]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[9]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N57
cyclonev_lcell_comb \dtc|bram_addr[10]~_wirecell (
// Equation(s):
// \dtc|bram_addr[10]~_wirecell_combout  = !\dtc|bram_addr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[10]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[10]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dtc|bram_addr[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \dtc|bram_addr[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[11] .is_wysiwyg = "true";
defparam \dtc|bram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N3
cyclonev_lcell_comb \dtc|bram_addr[11]~_wirecell (
// Equation(s):
// \dtc|bram_addr[11]~_wirecell_combout  = ( !\dtc|bram_addr [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[11]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[11]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtc|bram_addr[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N38
dffeas \dtc|bram_addr[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux82~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[12] .is_wysiwyg = "true";
defparam \dtc|bram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N12
cyclonev_lcell_comb \dtc|bram_addr[12]~_wirecell (
// Equation(s):
// \dtc|bram_addr[12]~_wirecell_combout  = ( !\dtc|bram_addr [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_addr [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_addr[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_addr[12]~_wirecell .extended_lut = "off";
defparam \dtc|bram_addr[12]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dtc|bram_addr[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N33
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout  = !\dtc|bram_addr [13]

	.dataa(!\dtc|bram_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N35
dffeas \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N33
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout  = ( !\dtc|bram_channel [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  & \dtc|bram_addr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.datad(!\dtc|bram_addr [13]),
	.datae(gnd),
	.dataf(!\dtc|bram_channel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1 .lut_mask = 64'h000F000F00000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h030305F5F3F305F5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N15
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout  = ( !\dtc|bram_addr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N51
cyclonev_lcell_comb \bram_ctrl|Selector7~6 (
// Equation(s):
// \bram_ctrl|Selector7~6_combout  = (\dtc|bram_channel [0] & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(!\dtc|bram_channel [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~6 .extended_lut = "off";
defparam \bram_ctrl|Selector7~6 .lut_mask = 64'h3030303030303030;
defparam \bram_ctrl|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout  = ( !\dtc|bram_addr [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N14
dffeas \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( !\dtc|bram_addr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N32
dffeas \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N0
cyclonev_lcell_comb \dtc|Mux97~0 (
// Equation(s):
// \dtc|Mux97~0_combout  = ( \spi|dout_q [3] & ( ((!\spi|dout_q [2] & \dtc|bram_we~q )) # (\dtc|state [1]) ) ) # ( !\spi|dout_q [3] & ( ((\spi|dout_q [2] & \dtc|bram_we~q )) # (\dtc|state [1]) ) )

	.dataa(gnd),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|state [1]),
	.datad(!\dtc|bram_we~q ),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux97~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux97~0 .extended_lut = "off";
defparam \dtc|Mux97~0 .lut_mask = 64'h0F3F0F3F0FCF0FCF;
defparam \dtc|Mux97~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \dtc|bram_we (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux97~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dtc|state [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_we .is_wysiwyg = "true";
defparam \dtc|bram_we .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  = ( \dtc|bram_we~q  & ( (\dtc|bram_channel [1] & (!\dtc|bram_addr [16] & (\dtc|bram_addr [14] & \dtc|bram_addr [15]))) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_addr [16]),
	.datac(!\dtc|bram_addr [14]),
	.datad(!\dtc|bram_addr [15]),
	.datae(gnd),
	.dataf(!\dtc|bram_we~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .lut_mask = 64'h0000000000040004;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N45
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  & ( (!\dtc|bram_addr [13] & \dtc|bram_channel [0]) ) )

	.dataa(!\dtc|bram_addr [13]),
	.datab(gnd),
	.datac(!\dtc|bram_channel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N47
dffeas \dtc|bram_data_in[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[1] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1],\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N48
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  & ( (\dtc|bram_addr [13] & \dtc|bram_channel [0]) ) )

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N15
cyclonev_lcell_comb \bram_ctrl|Selector7~5 (
// Equation(s):
// \bram_ctrl|Selector7~5_combout  = ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72~portbdataout )))) ) 
// )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~5 .extended_lut = "off";
defparam \bram_ctrl|Selector7~5 .lut_mask = 64'h0145014500000000;
defparam \bram_ctrl|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N48
cyclonev_lcell_comb \bram_ctrl|Selector7~4 (
// Equation(s):
// \bram_ctrl|Selector7~4_combout  = ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2] & ( (!\dtc|bram_channel [0] & !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3]) ) )

	.dataa(gnd),
	.datab(!\dtc|bram_channel [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~4 .extended_lut = "off";
defparam \bram_ctrl|Selector7~4 .lut_mask = 64'hC0C0C0C000000000;
defparam \bram_ctrl|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N9
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout  = ( \dtc|bram_we~q  & ( (\dtc|bram_channel [1] & (\dtc|bram_addr [16] & (\dtc|bram_addr [14] & \dtc|bram_addr [15]))) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_addr [16]),
	.datac(!\dtc|bram_addr [14]),
	.datad(!\dtc|bram_addr [15]),
	.datae(gnd),
	.dataf(!\dtc|bram_we~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .lut_mask = 64'h0000000000010001;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N57
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout  = ( \dtc|bram_addr [13] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout  & \dtc|bram_channel [0]) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout  = (!\dtc|bram_addr [13] & (\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ))

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_channel [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  = ( \dtc|bram_we~q  & ( (\dtc|bram_addr [15] & (\dtc|bram_addr [16] & (\dtc|bram_channel [1] & !\dtc|bram_addr [14]))) ) )

	.dataa(!\dtc|bram_addr [15]),
	.datab(!\dtc|bram_addr [16]),
	.datac(!\dtc|bram_channel [1]),
	.datad(!\dtc|bram_addr [14]),
	.datae(gnd),
	.dataf(!\dtc|bram_we~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .lut_mask = 64'h0000000001000100;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N9
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  = ( \dtc|bram_addr [13] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  & \dtc|bram_channel [0]) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout  = ( !\dtc|bram_addr [13] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  & \dtc|bram_channel [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.datad(!\dtc|bram_channel [0]),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .lut_mask = 64'h000F000F00000000;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h440C770C443F773F;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout  = ( !\dtc|bram_addr [13] & ( (!\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\dtc|bram_channel [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .lut_mask = 64'h0C0C0C0C00000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N51
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout  = (\dtc|bram_addr [13] & (!\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ))

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1 .lut_mask = 64'h0044004400440044;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N3
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout  = (\dtc|bram_addr [13] & (!\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ))

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1 .lut_mask = 64'h0044004400440044;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout  = ( !\dtc|bram_addr [13] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout  & !\dtc|bram_channel [0]) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N18
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N0
cyclonev_lcell_comb \bram_ctrl|Selector7~7 (
// Equation(s):
// \bram_ctrl|Selector7~7_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// ((\bram_ctrl|Selector7~6_combout  & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]) # (\bram_ctrl|Selector7~5_combout )))) # (\bram_ctrl|Selector7~4_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( ((\bram_ctrl|Selector7~6_combout  & 
// \bram_ctrl|Selector7~5_combout )) # (\bram_ctrl|Selector7~4_combout ) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\bram_ctrl|Selector7~6_combout  & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]) # (\bram_ctrl|Selector7~5_combout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\bram_ctrl|Selector7~6_combout  & 
// \bram_ctrl|Selector7~5_combout ) ) ) )

	.dataa(!\bram_ctrl|Selector7~6_combout ),
	.datab(!\bram_ctrl|Selector7~5_combout ),
	.datac(!\bram_ctrl|Selector7~4_combout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~7 .extended_lut = "off";
defparam \bram_ctrl|Selector7~7 .lut_mask = 64'h111155111F1F5F1F;
defparam \bram_ctrl|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N39
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout  = !\dtc|bram_addr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N41
dffeas \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout  = !\dtc|bram_addr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|bram_addr [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N8
dffeas \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout  = ( \dtc|bram_addr [16] & ( !\dtc|bram_addr [13] & ( (!\dtc|bram_addr [15] & (\dtc|bram_we~q  & (!\dtc|bram_channel [1] & !\dtc|bram_addr [14]))) ) ) )

	.dataa(!\dtc|bram_addr [15]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_channel [1]),
	.datad(!\dtc|bram_addr [14]),
	.datae(!\dtc|bram_addr [16]),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout  = !\dtc|bram_addr [13]

	.dataa(gnd),
	.datab(!\dtc|bram_addr [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N56
dffeas \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N12
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  = ( !\dtc|bram_addr [15] & ( \dtc|bram_addr [16] & ( (\dtc|bram_addr [13] & (\dtc|bram_we~q  & (!\dtc|bram_channel [1] & \dtc|bram_addr [14]))) ) ) )

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_channel [1]),
	.datad(!\dtc|bram_addr [14]),
	.datae(!\dtc|bram_addr [15]),
	.dataf(!\dtc|bram_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout  = !\dtc|bram_addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N56
dffeas \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N48
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout  = ( \dtc|bram_addr [14] & ( !\dtc|bram_addr [13] & ( (!\dtc|bram_channel [1] & (\dtc|bram_we~q  & (\dtc|bram_addr [16] & !\dtc|bram_addr [15]))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [16]),
	.datad(!\dtc|bram_addr [15]),
	.datae(!\dtc|bram_addr [14]),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N51
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout  = ( \dtc|bram_addr [13] & ( !\dtc|bram_addr [14] & ( (!\dtc|bram_channel [1] & (\dtc|bram_we~q  & (!\dtc|bram_addr [15] & \dtc|bram_addr [16]))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [15]),
	.datad(!\dtc|bram_addr [16]),
	.datae(!\dtc|bram_addr [13]),
	.dataf(!\dtc|bram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout 
//  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout )))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout )))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  & 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout  & 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N15
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout  = ( !\dtc|bram_addr [16] & ( \dtc|bram_addr [15] & ( (\dtc|bram_addr [13] & (\dtc|bram_we~q  & (\dtc|bram_addr [14] & !\dtc|bram_channel [1]))) ) ) )

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [14]),
	.datad(!\dtc|bram_channel [1]),
	.datae(!\dtc|bram_addr [16]),
	.dataf(!\dtc|bram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N27
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  = ( !\dtc|bram_addr [16] & ( \dtc|bram_addr [14] & ( (!\dtc|bram_channel [1] & (\dtc|bram_we~q  & (\dtc|bram_addr [15] & !\dtc|bram_addr [13]))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [15]),
	.datad(!\dtc|bram_addr [13]),
	.datae(!\dtc|bram_addr [16]),
	.dataf(!\dtc|bram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1],\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N21
cyclonev_lcell_comb \bram_ctrl|Selector7~8 (
// Equation(s):
// \bram_ctrl|Selector7~8_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b 
// [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ))))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~8 .extended_lut = "off";
defparam \bram_ctrl|Selector7~8 .lut_mask = 64'h00000000084C084C;
defparam \bram_ctrl|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout  = ( \dtc|bram_addr [16] & ( !\dtc|bram_channel [1] & ( (\dtc|bram_addr [15] & (\dtc|bram_we~q  & (\dtc|bram_addr [13] & \dtc|bram_addr [14]))) ) ) )

	.dataa(!\dtc|bram_addr [15]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [13]),
	.datad(!\dtc|bram_addr [14]),
	.datae(!\dtc|bram_addr [16]),
	.dataf(!\dtc|bram_channel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  = ( !\dtc|bram_addr [14] & ( \dtc|bram_addr [13] & ( (!\dtc|bram_channel [1] & (\dtc|bram_addr [16] & (\dtc|bram_addr [15] & \dtc|bram_we~q ))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_addr [16]),
	.datac(!\dtc|bram_addr [15]),
	.datad(!\dtc|bram_we~q ),
	.datae(!\dtc|bram_addr [14]),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N45
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout  = ( !\dtc|bram_addr [13] & ( \dtc|bram_addr [14] & ( (!\dtc|bram_channel [1] & (\dtc|bram_addr [16] & (\dtc|bram_we~q  & \dtc|bram_addr [15]))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_addr [16]),
	.datac(!\dtc|bram_we~q ),
	.datad(!\dtc|bram_addr [15]),
	.datae(!\dtc|bram_addr [13]),
	.dataf(!\dtc|bram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N24
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout  = ( !\dtc|bram_addr [14] & ( \dtc|bram_addr [16] & ( (!\dtc|bram_channel [1] & (\dtc|bram_we~q  & (!\dtc|bram_addr [13] & \dtc|bram_addr [15]))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [13]),
	.datad(!\dtc|bram_addr [15]),
	.datae(!\dtc|bram_addr [14]),
	.dataf(!\dtc|bram_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h474700CC474733FF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N57
cyclonev_lcell_comb \bram_ctrl|Selector7~9 (
// Equation(s):
// \bram_ctrl|Selector7~9_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]) # ((\bram_ctrl|Selector7~8_combout )))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ))) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (((\bram_ctrl|Selector7~8_combout )))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|Selector7~8_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~9 .extended_lut = "off";
defparam \bram_ctrl|Selector7~9 .lut_mask = 64'h04AE04AE8CAE8CAE;
defparam \bram_ctrl|Selector7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N12
cyclonev_lcell_comb \bram_ctrl|Selector7~1 (
// Equation(s):
// \bram_ctrl|Selector7~1_combout  = ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [2] & \dtc|bram_channel [0]) ) )

	.dataa(gnd),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(!\dtc|bram_channel [0]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~1 .extended_lut = "off";
defparam \bram_ctrl|Selector7~1 .lut_mask = 64'h0033003300000000;
defparam \bram_ctrl|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N15
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout  = ( !\dtc|bram_channel [0] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  & ( \dtc|bram_addr [13] ) ) )

	.dataa(!\dtc|bram_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtc|bram_channel [0]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .lut_mask = 64'h0000000055550000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N3
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout  = ( \dtc|bram_addr [13] & ( (\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\dtc|bram_channel [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .lut_mask = 64'h0000000003030303;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  & ( (\dtc|bram_addr [13] & \dtc|bram_channel [0]) ) )

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .lut_mask = 64'h0000000011111111;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  & ( (!\dtc|bram_addr [13] & \dtc|bram_channel [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|bram_addr [13]),
	.datad(!\dtc|bram_channel [0]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N57
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout  = ( !\dtc|bram_channel [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  & !\dtc|bram_addr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.datad(!\dtc|bram_addr [13]),
	.datae(gnd),
	.dataf(!\dtc|bram_channel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1 .lut_mask = 64'h0F000F0000000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1],\dtc|bram_data_in [0]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N12
cyclonev_lcell_comb \bram_ctrl|Selector7~3 (
// Equation(s):
// \bram_ctrl|Selector7~3_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( ((\bram_ctrl|Selector7~1_combout  & 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout )) # (\bram_ctrl|Selector7~2_combout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\bram_ctrl|Selector7~1_combout  & (\bram_ctrl|Selector7~2_combout  & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # 
// (\bram_ctrl|Selector7~1_combout  & (((\bram_ctrl|Selector7~2_combout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ))) ) ) 
// ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (\bram_ctrl|Selector7~1_combout  & 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\bram_ctrl|Selector7~1_combout  & (\bram_ctrl|Selector7~2_combout  & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # 
// (\bram_ctrl|Selector7~1_combout  & (((\bram_ctrl|Selector7~2_combout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ))) ) ) 
// )

	.dataa(!\bram_ctrl|Selector7~1_combout ),
	.datab(!\bram_ctrl|Selector7~2_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~3 .extended_lut = "off";
defparam \bram_ctrl|Selector7~3 .lut_mask = 64'h0357005503573377;
defparam \bram_ctrl|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N9
cyclonev_lcell_comb \bram_ctrl|Selector7~0 (
// Equation(s):
// \bram_ctrl|Selector7~0_combout  = (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3] & (!\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2]))

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\dtc|bram_channel [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~0 .extended_lut = "off";
defparam \bram_ctrl|Selector7~0 .lut_mask = 64'h0808080808080808;
defparam \bram_ctrl|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N0
cyclonev_lcell_comb \bram_ctrl|Selector7~10 (
// Equation(s):
// \bram_ctrl|Selector7~10_combout  = ( \bram_ctrl|Selector7~3_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (\bram_ctrl|Selector7~9_combout ) # (\dtc|bram_channel [1]) ) ) ) # ( !\bram_ctrl|Selector7~3_combout  & ( \bram_ctrl|Selector7~0_combout  & ( 
// (!\dtc|bram_channel [1] & (((\bram_ctrl|Selector7~9_combout )))) # (\dtc|bram_channel [1] & (((\bram_ctrl|Selector7~7_combout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ))) ) ) ) # ( 
// \bram_ctrl|Selector7~3_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( (\bram_ctrl|Selector7~9_combout ) # (\dtc|bram_channel [1]) ) ) ) # ( !\bram_ctrl|Selector7~3_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( (!\dtc|bram_channel [1] & 
// ((\bram_ctrl|Selector7~9_combout ))) # (\dtc|bram_channel [1] & (\bram_ctrl|Selector7~7_combout )) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|Selector7~7_combout ),
	.datad(!\bram_ctrl|Selector7~9_combout ),
	.datae(!\bram_ctrl|Selector7~3_combout ),
	.dataf(!\bram_ctrl|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector7~10 .extended_lut = "off";
defparam \bram_ctrl|Selector7~10 .lut_mask = 64'h05AF55FF15BF55FF;
defparam \bram_ctrl|Selector7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N42
cyclonev_lcell_comb \dtc|spi_byte_out[6]~0 (
// Equation(s):
// \dtc|spi_byte_out[6]~0_combout  = (!\dtc|state [1] & (!\dtc|state [0] & (!\spi|dout_q [3] $ (\spi|dout_q [2])))) # (\dtc|state [1] & (\dtc|state [0]))

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|state [0]),
	.datac(!\spi|dout_q [3]),
	.datad(!\spi|dout_q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|spi_byte_out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|spi_byte_out[6]~0 .extended_lut = "off";
defparam \dtc|spi_byte_out[6]~0 .lut_mask = 64'h9119911991199119;
defparam \dtc|spi_byte_out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \dtc|spi_byte_out[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector7~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[0] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N45
cyclonev_lcell_comb \spi|data_q[0]~feeder (
// Equation(s):
// \spi|data_q[0]~feeder_combout  = ( \dtc|spi_byte_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[0]~feeder .extended_lut = "off";
defparam \spi|data_q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N12
cyclonev_lcell_comb \spi|data_q[3]~0 (
// Equation(s):
// \spi|data_q[3]~0_combout  = ( \spi|bit_ct_q [2] & ( (!\spi|ss_q~q  & ((!\spi|bit_ct_q [0]) # (!\spi|bit_ct_q [1]))) ) ) # ( !\spi|bit_ct_q [2] & ( !\spi|ss_q~q  ) )

	.dataa(!\spi|bit_ct_q [0]),
	.datab(gnd),
	.datac(!\spi|bit_ct_q [1]),
	.datad(!\spi|ss_q~q ),
	.datae(gnd),
	.dataf(!\spi|bit_ct_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[3]~0 .extended_lut = "off";
defparam \spi|data_q[3]~0 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \spi|data_q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N27
cyclonev_lcell_comb \spi|data_q[3]~1 (
// Equation(s):
// \spi|data_q[3]~1_combout  = ( \spi|sck_old_q~q  & ( \spi|ss_q~q  ) ) # ( !\spi|sck_old_q~q  & ( (\spi|sck_q~q ) # (\spi|ss_q~q ) ) )

	.dataa(gnd),
	.datab(!\spi|ss_q~q ),
	.datac(!\spi|sck_q~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|sck_old_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[3]~1 .extended_lut = "off";
defparam \spi|data_q[3]~1 .lut_mask = 64'h3F3F3F3F33333333;
defparam \spi|data_q[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N47
dffeas \spi|data_q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[0]~feeder_combout ),
	.asdata(\spi|mosi_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[0] .is_wysiwyg = "true";
defparam \spi|data_q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N9
cyclonev_lcell_comb \spi|dout_q[1]~feeder (
// Equation(s):
// \spi|dout_q[1]~feeder_combout  = ( \spi|data_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|data_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[1]~feeder .extended_lut = "off";
defparam \spi|dout_q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|dout_q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N11
dffeas \spi|dout_q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|dout_q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[1] .is_wysiwyg = "true";
defparam \spi|dout_q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N36
cyclonev_lcell_comb \dtc|Mux95~0 (
// Equation(s):
// \dtc|Mux95~0_combout  = (\spi|dout_q [1] & (!\spi|dout_q [3] $ (!\spi|dout_q [2])))

	.dataa(gnd),
	.datab(!\spi|dout_q [3]),
	.datac(!\spi|dout_q [1]),
	.datad(!\spi|dout_q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux95~0 .extended_lut = "off";
defparam \dtc|Mux95~0 .lut_mask = 64'h030C030C030C030C;
defparam \dtc|Mux95~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N37
dffeas \dtc|bram_channel[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux95~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_channel[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_channel[1] .is_wysiwyg = "true";
defparam \dtc|bram_channel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N57
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout  = ( !\dtc|bram_addr [15] & ( (\dtc|bram_channel [1] & (\dtc|bram_we~q  & (\dtc|bram_addr [16] & !\dtc|bram_addr [14]))) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\dtc|bram_we~q ),
	.datac(!\dtc|bram_addr [16]),
	.datad(!\dtc|bram_addr [14]),
	.datae(gnd),
	.dataf(!\dtc|bram_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .lut_mask = 64'h0100010000000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N36
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout  = (!\dtc|bram_addr [13] & (\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ))

	.dataa(!\dtc|bram_addr [13]),
	.datab(!\dtc|bram_channel [0]),
	.datac(gnd),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .lut_mask = 64'h0022002200220022;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \dtc|bram_data_in[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[2] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) # ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout )))) ) ) ) # 
// ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout )))) ) ) ) # 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N0
cyclonev_lcell_comb \dtc|bram_data_in[3]~feeder (
// Equation(s):
// \dtc|bram_data_in[3]~feeder_combout  = ( \spi|dout_q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[3]~feeder .extended_lut = "off";
defparam \dtc|bram_data_in[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|bram_data_in[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y31_N2
dffeas \dtc|bram_data_in[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|bram_data_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[3] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3],\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N36
cyclonev_lcell_comb \bram_ctrl|Selector5~0 (
// Equation(s):
// \bram_ctrl|Selector5~0_combout  = ( \bram_ctrl|Selector7~1_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout 
// ) ) ) ) # ( !\bram_ctrl|Selector7~1_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (\bram_ctrl|Selector7~2_combout  & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ) 
// # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \bram_ctrl|Selector7~1_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ) 
// ) ) ) # ( !\bram_ctrl|Selector7~1_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (\bram_ctrl|Selector7~2_combout  & (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|Selector7~2_combout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\bram_ctrl|Selector7~1_combout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector5~0 .extended_lut = "off";
defparam \bram_ctrl|Selector5~0 .lut_mask = 64'h0050337305553777;
defparam \bram_ctrl|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26~portbdataout )) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  
// & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) # ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout )))) ) ) ) # 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # 
// ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3],\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N51
cyclonev_lcell_comb \bram_ctrl|Selector5~1 (
// Equation(s):
// \bram_ctrl|Selector5~1_combout  = ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ))))) ) 
// )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector5~1 .extended_lut = "off";
defparam \bram_ctrl|Selector5~1 .lut_mask = 64'h0415041500000000;
defparam \bram_ctrl|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N0
cyclonev_lcell_comb \bram_ctrl|Selector5~2 (
// Equation(s):
// \bram_ctrl|Selector5~2_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector5~1_combout  & ( ((\bram_ctrl|Selector7~4_combout  & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector7~6_combout ) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( 
// \bram_ctrl|Selector5~1_combout  & ( ((\bram_ctrl|Selector7~4_combout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector7~6_combout ) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( !\bram_ctrl|Selector5~1_combout  & ( (!\bram_ctrl|Selector7~4_combout  & (((\bram_ctrl|Selector7~6_combout  & 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3])))) # (\bram_ctrl|Selector7~4_combout  & (((\bram_ctrl|Selector7~6_combout  & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3])) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( !\bram_ctrl|Selector5~1_combout  & ( 
// (\bram_ctrl|Selector7~4_combout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\bram_ctrl|Selector7~4_combout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|Selector7~6_combout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector5~2 .extended_lut = "off";
defparam \bram_ctrl|Selector5~2 .lut_mask = 64'h11111F111F1F1F1F;
defparam \bram_ctrl|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3],\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N45
cyclonev_lcell_comb \bram_ctrl|Selector5~3 (
// Equation(s):
// \bram_ctrl|Selector5~3_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b 
// [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ))))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector5~3 .extended_lut = "off";
defparam \bram_ctrl|Selector5~3 .lut_mask = 64'h00000000084C084C;
defparam \bram_ctrl|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  
// & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout )))) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout  & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout  & 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0350035FF350F35F;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [2]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N36
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout 
//  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout  & 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout  & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h0522AF220577AF77;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N57
cyclonev_lcell_comb \bram_ctrl|Selector5~4 (
// Equation(s):
// \bram_ctrl|Selector5~4_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & ( ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector5~3_combout ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|Selector5~3_combout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector5~4 .extended_lut = "off";
defparam \bram_ctrl|Selector5~4 .lut_mask = 64'h3B3B3B3B00AA00AA;
defparam \bram_ctrl|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \bram_ctrl|Selector5~5 (
// Equation(s):
// \bram_ctrl|Selector5~5_combout  = ( \bram_ctrl|Selector5~4_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (((!\dtc|bram_channel [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector5~2_combout )) # (\bram_ctrl|Selector5~0_combout ) ) ) ) # ( !\bram_ctrl|Selector5~4_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (\dtc|bram_channel [1] & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ) # (\bram_ctrl|Selector5~2_combout )) # (\bram_ctrl|Selector5~0_combout ))) ) ) ) # ( \bram_ctrl|Selector5~4_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( 
// ((!\dtc|bram_channel [1]) # (\bram_ctrl|Selector5~2_combout )) # (\bram_ctrl|Selector5~0_combout ) ) ) ) # ( !\bram_ctrl|Selector5~4_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( (\dtc|bram_channel [1] & ((\bram_ctrl|Selector5~2_combout ) # 
// (\bram_ctrl|Selector5~0_combout ))) ) ) )

	.dataa(!\bram_ctrl|Selector5~0_combout ),
	.datab(!\bram_ctrl|Selector5~2_combout ),
	.datac(!\dtc|bram_channel [1]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0_combout ),
	.datae(!\bram_ctrl|Selector5~4_combout ),
	.dataf(!\bram_ctrl|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector5~5 .extended_lut = "off";
defparam \bram_ctrl|Selector5~5 .lut_mask = 64'h0707F7F7070FF7FF;
defparam \bram_ctrl|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \dtc|spi_byte_out[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector5~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[2] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N48
cyclonev_lcell_comb \spi|data_q[2]~feeder (
// Equation(s):
// \spi|data_q[2]~feeder_combout  = \dtc|spi_byte_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|spi_byte_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[2]~feeder .extended_lut = "off";
defparam \spi|data_q[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spi|data_q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N50
dffeas \spi|data_q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[2]~feeder_combout ),
	.asdata(\spi|data_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[2] .is_wysiwyg = "true";
defparam \spi|data_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N47
dffeas \spi|dout_q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[3] .is_wysiwyg = "true";
defparam \spi|dout_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N45
cyclonev_lcell_comb \dtc|Add3~9 (
// Equation(s):
// \dtc|Add3~9_sumout  = SUM(( !\dtc|bram_addr [15] ) + ( GND ) + ( \dtc|Add3~14  ))
// \dtc|Add3~10  = CARRY(( !\dtc|bram_addr [15] ) + ( GND ) + ( \dtc|Add3~14  ))

	.dataa(!\dtc|bram_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~9_sumout ),
	.cout(\dtc|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~9 .extended_lut = "off";
defparam \dtc|Add3~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dtc|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N3
cyclonev_lcell_comb \dtc|Mux79~0 (
// Equation(s):
// \dtc|Mux79~0_combout  = ( \dtc|Add3~9_sumout  & ( (\spi|dout_q [3] & (!\dtc|state [1] & !\spi|dout_q [2])) ) ) # ( !\dtc|Add3~9_sumout  & ( ((\spi|dout_q [3] & !\spi|dout_q [2])) # (\dtc|state [1]) ) )

	.dataa(!\spi|dout_q [3]),
	.datab(!\dtc|state [1]),
	.datac(gnd),
	.datad(!\spi|dout_q [2]),
	.datae(gnd),
	.dataf(!\dtc|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux79~0 .extended_lut = "off";
defparam \dtc|Mux79~0 .lut_mask = 64'h7733773344004400;
defparam \dtc|Mux79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N4
dffeas \dtc|bram_addr[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux79~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[15] .is_wysiwyg = "true";
defparam \dtc|bram_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  = ( \dtc|bram_we~q  & ( (!\dtc|bram_addr [15] & (\dtc|bram_addr [16] & (\dtc|bram_channel [1] & \dtc|bram_addr [14]))) ) )

	.dataa(!\dtc|bram_addr [15]),
	.datab(!\dtc|bram_addr [16]),
	.datac(!\dtc|bram_channel [1]),
	.datad(!\dtc|bram_addr [14]),
	.datae(gnd),
	.dataf(!\dtc|bram_we~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .lut_mask = 64'h0000000000020002;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N3
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout  = ( !\dtc|bram_channel [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  & !\dtc|bram_addr [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.datad(!\dtc|bram_addr [13]),
	.datae(gnd),
	.dataf(!\dtc|bram_channel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .lut_mask = 64'h0F000F0000000000;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N24
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  
// & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41~portbdataout  & !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) ) 
// # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h335533550F000FFF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N42
cyclonev_lcell_comb \bram_ctrl|Selector6~3 (
// Equation(s):
// \bram_ctrl|Selector6~3_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a73 )))) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a73  & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a73 ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector6~3 .extended_lut = "off";
defparam \bram_ctrl|Selector6~3 .lut_mask = 64'h00040004008C008C;
defparam \bram_ctrl|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \bram_ctrl|Selector6~4 (
// Equation(s):
// \bram_ctrl|Selector6~4_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & ( 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3])) # (\bram_ctrl|Selector6~3_combout ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|Selector6~3_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector6~4 .extended_lut = "off";
defparam \bram_ctrl|Selector6~4 .lut_mask = 64'h44FF44FF0C0C0C0C;
defparam \bram_ctrl|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N48
cyclonev_lcell_comb \bram_ctrl|Selector6~1 (
// Equation(s):
// \bram_ctrl|Selector6~1_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a73  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] 
// & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a73  & ( 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  & 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]))) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector6~1 .extended_lut = "off";
defparam \bram_ctrl|Selector6~1 .lut_mask = 64'h0400040015001500;
defparam \bram_ctrl|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ))))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ))))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ))))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h440C443F770C773F;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N6
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \bram_ctrl|Selector6~2 (
// Equation(s):
// \bram_ctrl|Selector6~2_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( \bram_ctrl|Selector7~4_combout  & ( ((\bram_ctrl|Selector6~1_combout  & \bram_ctrl|Selector7~6_combout )) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( \bram_ctrl|Selector7~4_combout  & ( ((\bram_ctrl|Selector7~6_combout  & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) # (\bram_ctrl|Selector6~1_combout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector6~1_combout  & \bram_ctrl|Selector7~6_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) # 
// (\bram_ctrl|Selector6~1_combout ))) ) ) )

	.dataa(!\bram_ctrl|Selector6~1_combout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|Selector7~6_combout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\bram_ctrl|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector6~2 .extended_lut = "off";
defparam \bram_ctrl|Selector6~2 .lut_mask = 64'h0707050507FF05FF;
defparam \bram_ctrl|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [1]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N36
cyclonev_lcell_comb \bram_ctrl|Selector6~0 (
// Equation(s):
// \bram_ctrl|Selector6~0_combout  = ( \bram_ctrl|Selector7~2_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73  & ( (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & 
// \bram_ctrl|Selector7~1_combout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ) ) ) ) # ( !\bram_ctrl|Selector7~2_combout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout ) ) ) ) # ( \bram_ctrl|Selector7~2_combout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & 
// ((\bram_ctrl|Selector7~1_combout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65~portbdataout  & ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout )))) ) ) ) # ( !\bram_ctrl|Selector7~2_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73  & ( 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout ) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|Selector7~1_combout ),
	.datae(!\bram_ctrl|Selector7~2_combout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector6~0 .extended_lut = "off";
defparam \bram_ctrl|Selector6~0 .lut_mask = 64'h0033507300335F7F;
defparam \bram_ctrl|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N6
cyclonev_lcell_comb \bram_ctrl|Selector6~5 (
// Equation(s):
// \bram_ctrl|Selector6~5_combout  = ( \bram_ctrl|Selector6~2_combout  & ( \bram_ctrl|Selector6~0_combout  & ( (\dtc|bram_channel [1]) # (\bram_ctrl|Selector6~4_combout ) ) ) ) # ( !\bram_ctrl|Selector6~2_combout  & ( \bram_ctrl|Selector6~0_combout  & ( 
// (\dtc|bram_channel [1]) # (\bram_ctrl|Selector6~4_combout ) ) ) ) # ( \bram_ctrl|Selector6~2_combout  & ( !\bram_ctrl|Selector6~0_combout  & ( (\dtc|bram_channel [1]) # (\bram_ctrl|Selector6~4_combout ) ) ) ) # ( !\bram_ctrl|Selector6~2_combout  & ( 
// !\bram_ctrl|Selector6~0_combout  & ( (!\dtc|bram_channel [1] & (((\bram_ctrl|Selector6~4_combout )))) # (\dtc|bram_channel [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout  & ((\bram_ctrl|Selector7~0_combout 
// )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0_combout ),
	.datab(!\bram_ctrl|Selector6~4_combout ),
	.datac(!\dtc|bram_channel [1]),
	.datad(!\bram_ctrl|Selector7~0_combout ),
	.datae(!\bram_ctrl|Selector6~2_combout ),
	.dataf(!\bram_ctrl|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector6~5 .extended_lut = "off";
defparam \bram_ctrl|Selector6~5 .lut_mask = 64'h30353F3F3F3F3F3F;
defparam \bram_ctrl|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N8
dffeas \dtc|spi_byte_out[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector6~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[1] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N42
cyclonev_lcell_comb \spi|data_q[1]~feeder (
// Equation(s):
// \spi|data_q[1]~feeder_combout  = ( \dtc|spi_byte_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[1]~feeder .extended_lut = "off";
defparam \spi|data_q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N44
dffeas \spi|data_q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[1]~feeder_combout ),
	.asdata(\spi|data_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[1] .is_wysiwyg = "true";
defparam \spi|data_q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N44
dffeas \spi|dout_q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[2] .is_wysiwyg = "true";
defparam \spi|dout_q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N48
cyclonev_lcell_comb \dtc|Add3~1 (
// Equation(s):
// \dtc|Add3~1_sumout  = SUM(( !\dtc|bram_addr [16] ) + ( GND ) + ( \dtc|Add3~10  ))
// \dtc|Add3~2  = CARRY(( !\dtc|bram_addr [16] ) + ( GND ) + ( \dtc|Add3~10  ))

	.dataa(gnd),
	.datab(!\dtc|bram_addr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~1_sumout ),
	.cout(\dtc|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~1 .extended_lut = "off";
defparam \dtc|Add3~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dtc|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N0
cyclonev_lcell_comb \dtc|Mux78~0 (
// Equation(s):
// \dtc|Mux78~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~1_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dtc|state [1]),
	.datac(!\spi|dout_q [2]),
	.datad(!\dtc|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux78~0 .extended_lut = "off";
defparam \dtc|Mux78~0 .lut_mask = 64'h33003300F3C0F3C0;
defparam \dtc|Mux78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N1
dffeas \dtc|bram_addr[16] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux78~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[16] .is_wysiwyg = "true";
defparam \dtc|bram_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N51
cyclonev_lcell_comb \dtc|Add3~5 (
// Equation(s):
// \dtc|Add3~5_sumout  = SUM(( GND ) + ( GND ) + ( \dtc|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Add3~5 .extended_lut = "off";
defparam \dtc|Add3~5 .lut_mask = 64'h0000FFFF00000000;
defparam \dtc|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N15
cyclonev_lcell_comb \dtc|state[0]~4 (
// Equation(s):
// \dtc|state[0]~4_combout  = ( \dtc|state [0] & ( \dtc|state [1] ) )

	.dataa(!\dtc|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~4 .extended_lut = "off";
defparam \dtc|state[0]~4 .lut_mask = 64'h0000000055555555;
defparam \dtc|state[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N54
cyclonev_lcell_comb \dtc|state[0]~6 (
// Equation(s):
// \dtc|state[0]~6_combout  = ( \dtc|Add3~25_sumout  & ( (!\dtc|Add3~13_sumout  & ((!\dtc|Add3~17_sumout ) # ((!\dtc|Add3~29_sumout  & !\dtc|Add3~21_sumout )))) ) ) # ( !\dtc|Add3~25_sumout  & ( (!\dtc|Add3~13_sumout  & ((!\dtc|Add3~17_sumout ) # 
// (!\dtc|Add3~21_sumout ))) ) )

	.dataa(!\dtc|Add3~17_sumout ),
	.datab(!\dtc|Add3~13_sumout ),
	.datac(!\dtc|Add3~29_sumout ),
	.datad(!\dtc|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~6 .extended_lut = "off";
defparam \dtc|state[0]~6 .lut_mask = 64'hCC88CC88C888C888;
defparam \dtc|state[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N21
cyclonev_lcell_comb \dtc|Mux5~0 (
// Equation(s):
// \dtc|Mux5~0_combout  = (\dtc|state [0] & !\dtc|size_byte_count [0])

	.dataa(gnd),
	.datab(!\dtc|state [0]),
	.datac(gnd),
	.datad(!\dtc|size_byte_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux5~0 .extended_lut = "off";
defparam \dtc|Mux5~0 .lut_mask = 64'h3300330033003300;
defparam \dtc|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N45
cyclonev_lcell_comb \dtc|size_byte_count[1]~0 (
// Equation(s):
// \dtc|size_byte_count[1]~0_combout  = (!\dtc|state [1] & (((!\spi|dout_q [3]) # (\spi|dout_q [2])) # (\dtc|state [0])))

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|state [0]),
	.datac(!\spi|dout_q [2]),
	.datad(!\spi|dout_q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|size_byte_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|size_byte_count[1]~0 .extended_lut = "off";
defparam \dtc|size_byte_count[1]~0 .lut_mask = 64'hAA2AAA2AAA2AAA2A;
defparam \dtc|size_byte_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N22
dffeas \dtc|size_byte_count[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|size_byte_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|size_byte_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|size_byte_count[0] .is_wysiwyg = "true";
defparam \dtc|size_byte_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N18
cyclonev_lcell_comb \dtc|Mux4~0 (
// Equation(s):
// \dtc|Mux4~0_combout  = (\dtc|state [0] & (!\dtc|size_byte_count [0] $ (\dtc|size_byte_count [1])))

	.dataa(gnd),
	.datab(!\dtc|state [0]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux4~0 .extended_lut = "off";
defparam \dtc|Mux4~0 .lut_mask = 64'h3003300330033003;
defparam \dtc|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N19
dffeas \dtc|size_byte_count[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|size_byte_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|size_byte_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|size_byte_count[1] .is_wysiwyg = "true";
defparam \dtc|size_byte_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N24
cyclonev_lcell_comb \dtc|Mux3~0 (
// Equation(s):
// \dtc|Mux3~0_combout  = ( \dtc|size_byte_count [2] & ( \spi|dout_q [3] & ( (\dtc|state [0] & ((\dtc|size_byte_count [1]) # (\dtc|size_byte_count [0]))) ) ) ) # ( !\dtc|size_byte_count [2] & ( \spi|dout_q [3] & ( (\dtc|state [0] & (!\dtc|size_byte_count [0] 
// & !\dtc|size_byte_count [1])) ) ) ) # ( \dtc|size_byte_count [2] & ( !\spi|dout_q [3] & ( (!\dtc|state [0] & (\spi|dout_q [2])) # (\dtc|state [0] & (((\dtc|size_byte_count [1]) # (\dtc|size_byte_count [0])))) ) ) ) # ( !\dtc|size_byte_count [2] & ( 
// !\spi|dout_q [3] & ( (!\dtc|state [0] & (\spi|dout_q [2])) # (\dtc|state [0] & (((!\dtc|size_byte_count [0] & !\dtc|size_byte_count [1])))) ) ) )

	.dataa(!\dtc|state [0]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [1]),
	.datae(!\dtc|size_byte_count [2]),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux3~0 .extended_lut = "off";
defparam \dtc|Mux3~0 .lut_mask = 64'h7222277750000555;
defparam \dtc|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N25
dffeas \dtc|size_byte_count[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|size_byte_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|size_byte_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|size_byte_count[2] .is_wysiwyg = "true";
defparam \dtc|size_byte_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N57
cyclonev_lcell_comb \dtc|state[0]~5 (
// Equation(s):
// \dtc|state[0]~5_combout  = ( !\dtc|state [1] & ( \dtc|size_byte_count [2] & ( \dtc|state [0] ) ) ) # ( !\dtc|state [1] & ( !\dtc|size_byte_count [2] & ( (\dtc|state [0] & ((!\dtc|size_byte_count [0]) # (\dtc|size_byte_count [1]))) ) ) )

	.dataa(!\dtc|size_byte_count [0]),
	.datab(!\dtc|size_byte_count [1]),
	.datac(!\dtc|state [0]),
	.datad(gnd),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|size_byte_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~5 .extended_lut = "off";
defparam \dtc|state[0]~5 .lut_mask = 64'h0B0B00000F0F0000;
defparam \dtc|state[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N36
cyclonev_lcell_comb \dtc|state[0]~7 (
// Equation(s):
// \dtc|state[0]~7_combout  = ( !\dtc|state[0]~5_combout  & ( \dtc|Add3~9_sumout  & ( ((!\dtc|state[0]~4_combout ) # (\dtc|Add3~1_sumout )) # (\dtc|Add3~5_sumout ) ) ) ) # ( !\dtc|state[0]~5_combout  & ( !\dtc|Add3~9_sumout  & ( ((!\dtc|state[0]~4_combout ) 
// # ((!\dtc|state[0]~6_combout  & \dtc|Add3~1_sumout ))) # (\dtc|Add3~5_sumout ) ) ) )

	.dataa(!\dtc|Add3~5_sumout ),
	.datab(!\dtc|state[0]~4_combout ),
	.datac(!\dtc|state[0]~6_combout ),
	.datad(!\dtc|Add3~1_sumout ),
	.datae(!\dtc|state[0]~5_combout ),
	.dataf(!\dtc|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~7 .extended_lut = "off";
defparam \dtc|state[0]~7 .lut_mask = 64'hDDFD0000DDFF0000;
defparam \dtc|state[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N48
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout )) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout )) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N18
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout  & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout  
// & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  & ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h220522AF770577AF;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N36
cyclonev_lcell_comb \bram_ctrl|Selector4~1 (
// Equation(s):
// \bram_ctrl|Selector4~1_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a75 )))) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a75 ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector4~1 .extended_lut = "off";
defparam \bram_ctrl|Selector4~1 .lut_mask = 64'h00000000028A028A;
defparam \bram_ctrl|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N24
cyclonev_lcell_comb \bram_ctrl|Selector4~2 (
// Equation(s):
// \bram_ctrl|Selector4~2_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector4~1_combout  & ( (\bram_ctrl|Selector7~4_combout ) # (\bram_ctrl|Selector7~6_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector4~1_combout  & ( \bram_ctrl|Selector7~6_combout  ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( !\bram_ctrl|Selector4~1_combout  & ( ((\bram_ctrl|Selector7~6_combout  & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]))) # (\bram_ctrl|Selector7~4_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( !\bram_ctrl|Selector4~1_combout  & ( (\bram_ctrl|Selector7~6_combout  & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3])) ) ) )

	.dataa(!\bram_ctrl|Selector7~6_combout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|Selector7~4_combout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector4~2 .extended_lut = "off";
defparam \bram_ctrl|Selector4~2 .lut_mask = 64'h11001F0F55555F5F;
defparam \bram_ctrl|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  
// & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout  & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout  & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N18
cyclonev_lcell_comb \bram_ctrl|Selector4~0 (
// Equation(s):
// \bram_ctrl|Selector4~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75  & ( 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout )) # (\bram_ctrl|Selector7~2_combout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout 
//  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75  & ( (!\bram_ctrl|Selector7~2_combout  & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & ((\bram_ctrl|Selector7~1_combout )))) # 
// (\bram_ctrl|Selector7~2_combout  & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75  & ( (!\bram_ctrl|Selector7~2_combout  & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & ((\bram_ctrl|Selector7~1_combout )))) # (\bram_ctrl|Selector7~2_combout  & ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout )))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~1_combout ) ) ) )

	.dataa(!\bram_ctrl|Selector7~2_combout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|Selector7~1_combout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector4~0 .extended_lut = "off";
defparam \bram_ctrl|Selector4~0 .lut_mask = 64'h0033507305375577;
defparam \bram_ctrl|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N24
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19~portbdataout  & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h030305F5F3F305F5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [3]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N9
cyclonev_lcell_comb \bram_ctrl|Selector4~3 (
// Equation(s):
// \bram_ctrl|Selector4~3_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a75  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67~portbdataout )))) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a75  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67~portbdataout  & 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector4~3 .extended_lut = "off";
defparam \bram_ctrl|Selector4~3 .lut_mask = 64'h0200020002220222;
defparam \bram_ctrl|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N18
cyclonev_lcell_comb \bram_ctrl|Selector4~4 (
// Equation(s):
// \bram_ctrl|Selector4~4_combout  = ( \bram_ctrl|Selector4~3_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]) # ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout )) ) ) # ( !\bram_ctrl|Selector4~3_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ))))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector4~4 .extended_lut = "off";
defparam \bram_ctrl|Selector4~4 .lut_mask = 64'h084C084CAAEEAAEE;
defparam \bram_ctrl|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N18
cyclonev_lcell_comb \bram_ctrl|Selector4~5 (
// Equation(s):
// \bram_ctrl|Selector4~5_combout  = ( \bram_ctrl|Selector4~4_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (!\dtc|bram_channel [1]) # (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ) # 
// (\bram_ctrl|Selector4~0_combout )) # (\bram_ctrl|Selector4~2_combout )) ) ) ) # ( !\bram_ctrl|Selector4~4_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (\dtc|bram_channel [1] & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ) # (\bram_ctrl|Selector4~0_combout )) # (\bram_ctrl|Selector4~2_combout ))) ) ) ) # ( \bram_ctrl|Selector4~4_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( 
// (!\dtc|bram_channel [1]) # ((\bram_ctrl|Selector4~0_combout ) # (\bram_ctrl|Selector4~2_combout )) ) ) ) # ( !\bram_ctrl|Selector4~4_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( (\dtc|bram_channel [1] & ((\bram_ctrl|Selector4~0_combout ) # 
// (\bram_ctrl|Selector4~2_combout ))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\bram_ctrl|Selector4~2_combout ),
	.datac(!\bram_ctrl|Selector4~0_combout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0_combout ),
	.datae(!\bram_ctrl|Selector4~4_combout ),
	.dataf(!\bram_ctrl|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector4~5 .extended_lut = "off";
defparam \bram_ctrl|Selector4~5 .lut_mask = 64'h1515BFBF1555BFFF;
defparam \bram_ctrl|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N19
dffeas \dtc|spi_byte_out[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector4~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[3] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N51
cyclonev_lcell_comb \spi|data_q[3]~feeder (
// Equation(s):
// \spi|data_q[3]~feeder_combout  = \dtc|spi_byte_out [3]

	.dataa(!\dtc|spi_byte_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[3]~feeder .extended_lut = "off";
defparam \spi|data_q[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi|data_q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N53
dffeas \spi|data_q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[3]~feeder_combout ),
	.asdata(\spi|data_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[3] .is_wysiwyg = "true";
defparam \spi|data_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N51
cyclonev_lcell_comb \spi|dout_q[4]~feeder (
// Equation(s):
// \spi|dout_q[4]~feeder_combout  = ( \spi|data_q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|data_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[4]~feeder .extended_lut = "off";
defparam \spi|dout_q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|dout_q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N53
dffeas \spi|dout_q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|dout_q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[4] .is_wysiwyg = "true";
defparam \spi|dout_q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N18
cyclonev_lcell_comb \dtc|img_width[9]~4 (
// Equation(s):
// \dtc|img_width[9]~4_combout  = ( !\dtc|state [0] & ( ((!\spi|dout_q [2] $ (((!\spi|dout_q [3]))))) # (\dtc|state [1]) ) ) # ( \dtc|state [0] & ( ((!\dtc|size_byte_count [1]) # (((\dtc|size_byte_count [2])) # (\dtc|size_byte_count [0]))) # (\dtc|state [1]) 
// ) )

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|size_byte_count [1]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [2]),
	.datae(!\dtc|state [0]),
	.dataf(!\spi|dout_q [3]),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[9]~4 .extended_lut = "on";
defparam \dtc|img_width[9]~4 .lut_mask = 64'h5F5FDFFFF5F5DFFF;
defparam \dtc|img_width[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N37
dffeas \dtc|img_width[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[12] .is_wysiwyg = "true";
defparam \dtc|img_width[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N6
cyclonev_lcell_comb \dtc|img_width_count[12]~feeder (
// Equation(s):
// \dtc|img_width_count[12]~feeder_combout  = \dtc|img_width [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[12]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtc|img_width_count[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N48
cyclonev_lcell_comb \dtc|bram_data_in[4]~feeder (
// Equation(s):
// \dtc|bram_data_in[4]~feeder_combout  = ( \spi|dout_q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[4]~feeder .extended_lut = "off";
defparam \dtc|bram_data_in[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|bram_data_in[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N50
dffeas \dtc|bram_data_in[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|bram_data_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[4] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h3535000F3535F0FF;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \dtc|bram_data_in[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[5] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5],\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N24
cyclonev_lcell_comb \bram_ctrl|Selector3~0 (
// Equation(s):
// \bram_ctrl|Selector3~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout )))) # (\bram_ctrl|Selector7~1_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (\bram_ctrl|Selector7~2_combout  & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ))) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout  & !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]))) # (\bram_ctrl|Selector7~1_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (\bram_ctrl|Selector7~2_combout  & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout  & !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\bram_ctrl|Selector7~2_combout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|Selector7~1_combout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector3~0 .extended_lut = "off";
defparam \bram_ctrl|Selector3~0 .lut_mask = 64'h101010FF151515FF;
defparam \bram_ctrl|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & 
// ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout 
//  & ( ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout )))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout )))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout )) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ))))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5],\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \bram_ctrl|Selector3~3 (
// Equation(s):
// \bram_ctrl|Selector3~3_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68~portbdataout )))) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector3~3 .extended_lut = "off";
defparam \bram_ctrl|Selector3~3 .lut_mask = 64'h0200020002220222;
defparam \bram_ctrl|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N24
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout 
//  & ( ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout )))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout )))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N21
cyclonev_lcell_comb \bram_ctrl|Selector3~4 (
// Equation(s):
// \bram_ctrl|Selector3~4_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector3~3_combout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3])) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector3~3_combout ))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|Selector3~3_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector3~4 .extended_lut = "off";
defparam \bram_ctrl|Selector3~4 .lut_mask = 64'h08AA08AA4CEE4CEE;
defparam \bram_ctrl|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5],\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N33
cyclonev_lcell_comb \bram_ctrl|Selector3~1 (
// Equation(s):
// \bram_ctrl|Selector3~1_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76~portbdataout )))) ) 
// )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector3~1 .extended_lut = "off";
defparam \bram_ctrl|Selector3~1 .lut_mask = 64'h0000000010D010D0;
defparam \bram_ctrl|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] 
// & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] 
// & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout 
//  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [4]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12~portbdataout  ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20~portbdataout  ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4~portbdataout  ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h555500FF33330F0F;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \bram_ctrl|Selector3~2 (
// Equation(s):
// \bram_ctrl|Selector3~2_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( \bram_ctrl|Selector7~4_combout  & ( ((\bram_ctrl|Selector3~1_combout  & \bram_ctrl|Selector7~6_combout )) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( \bram_ctrl|Selector7~4_combout  & ( ((\bram_ctrl|Selector7~6_combout  & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ) # (\bram_ctrl|Selector3~1_combout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector3~1_combout  & \bram_ctrl|Selector7~6_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ) # 
// (\bram_ctrl|Selector3~1_combout ))) ) ) )

	.dataa(!\bram_ctrl|Selector3~1_combout ),
	.datab(!\bram_ctrl|Selector7~6_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\bram_ctrl|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector3~2 .extended_lut = "off";
defparam \bram_ctrl|Selector3~2 .lut_mask = 64'h113311111F3F1F1F;
defparam \bram_ctrl|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \bram_ctrl|Selector3~5 (
// Equation(s):
// \bram_ctrl|Selector3~5_combout  = ( \dtc|bram_channel [1] & ( \bram_ctrl|Selector7~0_combout  & ( ((\bram_ctrl|Selector3~2_combout ) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector3~0_combout ) ) ) ) # ( !\dtc|bram_channel [1] & ( \bram_ctrl|Selector7~0_combout  & ( \bram_ctrl|Selector3~4_combout  ) ) ) # ( \dtc|bram_channel [1] & ( !\bram_ctrl|Selector7~0_combout  & ( (\bram_ctrl|Selector3~2_combout ) # 
// (\bram_ctrl|Selector3~0_combout ) ) ) ) # ( !\dtc|bram_channel [1] & ( !\bram_ctrl|Selector7~0_combout  & ( \bram_ctrl|Selector3~4_combout  ) ) )

	.dataa(!\bram_ctrl|Selector3~0_combout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|Selector3~4_combout ),
	.datad(!\bram_ctrl|Selector3~2_combout ),
	.datae(!\dtc|bram_channel [1]),
	.dataf(!\bram_ctrl|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector3~5 .extended_lut = "off";
defparam \bram_ctrl|Selector3~5 .lut_mask = 64'h0F0F55FF0F0F77FF;
defparam \bram_ctrl|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \dtc|spi_byte_out[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector3~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[4] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N36
cyclonev_lcell_comb \spi|data_q[4]~feeder (
// Equation(s):
// \spi|data_q[4]~feeder_combout  = ( \dtc|spi_byte_out [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[4]~feeder .extended_lut = "off";
defparam \spi|data_q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N38
dffeas \spi|data_q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[4]~feeder_combout ),
	.asdata(\spi|data_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[4] .is_wysiwyg = "true";
defparam \spi|data_q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N2
dffeas \spi|dout_q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[5] .is_wysiwyg = "true";
defparam \spi|dout_q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N39
cyclonev_lcell_comb \dtc|img_width[13]~feeder (
// Equation(s):
// \dtc|img_width[13]~feeder_combout  = ( \spi|dout_q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[13]~feeder .extended_lut = "off";
defparam \dtc|img_width[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N40
dffeas \dtc|img_width[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[13] .is_wysiwyg = "true";
defparam \dtc|img_width[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N9
cyclonev_lcell_comb \dtc|img_width_count[13]~feeder (
// Equation(s):
// \dtc|img_width_count[13]~feeder_combout  = ( \dtc|img_width [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|img_width [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[13]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width_count[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N48
cyclonev_lcell_comb \dtc|img_height_count[0]~1 (
// Equation(s):
// \dtc|img_height_count[0]~1_combout  = ( !\dtc|state [0] & ( ((!\spi|dout_q [2] $ (((\spi|dout_q [3]))))) # (\dtc|state [1]) ) ) # ( \dtc|state [0] & ( (!\dtc|state [1] & (!\dtc|size_byte_count [1] & (\dtc|size_byte_count [0] & (!\dtc|size_byte_count 
// [2])))) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|size_byte_count [1]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [2]),
	.datae(!\dtc|state [0]),
	.dataf(!\spi|dout_q [3]),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height_count[0]~1 .extended_lut = "on";
defparam \dtc|img_height_count[0]~1 .lut_mask = 64'hF5F508005F5F0800;
defparam \dtc|img_height_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N10
dffeas \dtc|img_width_count[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[13]~feeder_combout ),
	.asdata(\dtc|Add1~17_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[13] .is_wysiwyg = "true";
defparam \dtc|img_width_count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N3
cyclonev_lcell_comb \dtc|img_width[11]~feeder (
// Equation(s):
// \dtc|img_width[11]~feeder_combout  = ( \spi|dout_q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[11]~feeder .extended_lut = "off";
defparam \dtc|img_width[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N4
dffeas \dtc|img_width[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[11] .is_wysiwyg = "true";
defparam \dtc|img_width[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N30
cyclonev_lcell_comb \dtc|img_width_count[11]~feeder (
// Equation(s):
// \dtc|img_width_count[11]~feeder_combout  = \dtc|img_width [11]

	.dataa(gnd),
	.datab(!\dtc|img_width [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[11]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtc|img_width_count[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N41
dffeas \dtc|img_width[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[10] .is_wysiwyg = "true";
defparam \dtc|img_width[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N51
cyclonev_lcell_comb \dtc|img_width_count[10]~feeder (
// Equation(s):
// \dtc|img_width_count[10]~feeder_combout  = ( \dtc|img_width [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|img_width [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[10]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width_count[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N5
dffeas \dtc|img_width[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[9] .is_wysiwyg = "true";
defparam \dtc|img_width[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N48
cyclonev_lcell_comb \dtc|img_width_count[9]~feeder (
// Equation(s):
// \dtc|img_width_count[9]~feeder_combout  = \dtc|img_width [9]

	.dataa(gnd),
	.datab(!\dtc|img_width [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[9]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtc|img_width_count[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N0
cyclonev_lcell_comb \dtc|img_width[8]~feeder (
// Equation(s):
// \dtc|img_width[8]~feeder_combout  = \spi|dout_q [0]

	.dataa(gnd),
	.datab(!\spi|dout_q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[8]~feeder .extended_lut = "off";
defparam \dtc|img_width[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtc|img_width[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N2
dffeas \dtc|img_width[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[8] .is_wysiwyg = "true";
defparam \dtc|img_width[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N45
cyclonev_lcell_comb \dtc|img_width_count[8]~feeder (
// Equation(s):
// \dtc|img_width_count[8]~feeder_combout  = \dtc|img_width [8]

	.dataa(!\dtc|img_width [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[8]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtc|img_width_count[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ))) ) ) ) 
// # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  
// & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout )))) ) ) 
// )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h00350F35F035FF35;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) # ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) ) # 
// ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) ) # 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N6
cyclonev_lcell_comb \bram_ctrl|Selector2~0 (
// Equation(s):
// \bram_ctrl|Selector2~0_combout  = ( \bram_ctrl|Selector7~2_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( ((\bram_ctrl|Selector7~1_combout  & 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a77 ) ) ) ) # ( !\bram_ctrl|Selector7~2_combout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|Selector7~1_combout  & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ) ) ) ) # ( \bram_ctrl|Selector7~2_combout  & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( ((\bram_ctrl|Selector7~1_combout  & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout )) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ) ) ) ) # ( !\bram_ctrl|Selector7~2_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|Selector7~1_combout  & 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datab(!\bram_ctrl|Selector7~1_combout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a77 ),
	.datae(!\bram_ctrl|Selector7~2_combout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector2~0 .extended_lut = "off";
defparam \bram_ctrl|Selector2~0 .lut_mask = 64'h03035757030303FF;
defparam \bram_ctrl|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N51
cyclonev_lcell_comb \bram_ctrl|Selector2~1 (
// Equation(s):
// \bram_ctrl|Selector2~1_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [1] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a77 )) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69~portbdataout )) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a77 ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector2~1 .extended_lut = "off";
defparam \bram_ctrl|Selector2~1 .lut_mask = 64'h0044004404040404;
defparam \bram_ctrl|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h000F3535F0FF3535;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout 
//  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  & 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout 
//  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \bram_ctrl|Selector2~2 (
// Equation(s):
// \bram_ctrl|Selector2~2_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector7~4_combout  ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector2~1_combout ))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( 
// !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector2~1_combout ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & 
// (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector2~1_combout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|Selector7~6_combout ),
	.datac(!\bram_ctrl|Selector2~1_combout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector2~2 .extended_lut = "off";
defparam \bram_ctrl|Selector2~2 .lut_mask = 64'h032303230323FFFF;
defparam \bram_ctrl|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N3
cyclonev_lcell_comb \bram_ctrl|Selector2~3 (
// Equation(s):
// \bram_ctrl|Selector2~3_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a77  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a77  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector2~3 .extended_lut = "off";
defparam \bram_ctrl|Selector2~3 .lut_mask = 64'h0020002002220222;
defparam \bram_ctrl|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N36
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5~portbdataout )) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0C3F44440C3F7777;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [5]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N36
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout 
//  & ( ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout  & 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout )))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout  & 
// ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout  & 
// ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \bram_ctrl|Selector2~4 (
// Equation(s):
// \bram_ctrl|Selector2~4_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector2~3_combout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3])) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector2~3_combout ))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|Selector2~3_combout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector2~4 .extended_lut = "off";
defparam \bram_ctrl|Selector2~4 .lut_mask = 64'h0A8A0A8A4ECE4ECE;
defparam \bram_ctrl|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \bram_ctrl|Selector2~5 (
// Equation(s):
// \bram_ctrl|Selector2~5_combout  = ( \bram_ctrl|Selector2~2_combout  & ( \bram_ctrl|Selector2~4_combout  ) ) # ( !\bram_ctrl|Selector2~2_combout  & ( \bram_ctrl|Selector2~4_combout  & ( (!\dtc|bram_channel [1]) # 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & \bram_ctrl|Selector7~0_combout )) # (\bram_ctrl|Selector2~0_combout )) ) ) ) # ( \bram_ctrl|Selector2~2_combout  & ( !\bram_ctrl|Selector2~4_combout  & ( 
// \dtc|bram_channel [1] ) ) ) # ( !\bram_ctrl|Selector2~2_combout  & ( !\bram_ctrl|Selector2~4_combout  & ( (\dtc|bram_channel [1] & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout  & 
// \bram_ctrl|Selector7~0_combout )) # (\bram_ctrl|Selector2~0_combout ))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|Selector2~0_combout ),
	.datad(!\bram_ctrl|Selector7~0_combout ),
	.datae(!\bram_ctrl|Selector2~2_combout ),
	.dataf(!\bram_ctrl|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector2~5 .extended_lut = "off";
defparam \bram_ctrl|Selector2~5 .lut_mask = 64'h05155555AFBFFFFF;
defparam \bram_ctrl|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N44
dffeas \dtc|spi_byte_out[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[5] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N39
cyclonev_lcell_comb \spi|data_q[5]~feeder (
// Equation(s):
// \spi|data_q[5]~feeder_combout  = \dtc|spi_byte_out [5]

	.dataa(!\dtc|spi_byte_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[5]~feeder .extended_lut = "off";
defparam \spi|data_q[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi|data_q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N41
dffeas \spi|data_q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[5]~feeder_combout ),
	.asdata(\spi|data_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[5] .is_wysiwyg = "true";
defparam \spi|data_q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N6
cyclonev_lcell_comb \spi|dout_q[6]~feeder (
// Equation(s):
// \spi|dout_q[6]~feeder_combout  = ( \spi|data_q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|data_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|dout_q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|dout_q[6]~feeder .extended_lut = "off";
defparam \spi|dout_q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|dout_q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N8
dffeas \spi|dout_q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|dout_q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[6] .is_wysiwyg = "true";
defparam \spi|dout_q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N8
dffeas \dtc|bram_data_in[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[6] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N51
cyclonev_lcell_comb \dtc|bram_data_in[7]~feeder (
// Equation(s):
// \dtc|bram_data_in[7]~feeder_combout  = ( \spi|dout_q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|bram_data_in[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|bram_data_in[7]~feeder .extended_lut = "off";
defparam \dtc|bram_data_in[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|bram_data_in[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N53
dffeas \dtc|bram_data_in[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|bram_data_in[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_data_in[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_data_in[7] .is_wysiwyg = "true";
defparam \dtc|bram_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7],\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \bram_ctrl|Selector1~3 (
// Equation(s):
// \bram_ctrl|Selector1~3_combout  = ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78~portbdataout )))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector1~3 .extended_lut = "off";
defparam \bram_ctrl|Selector1~3 .lut_mask = 64'h0311031100000000;
defparam \bram_ctrl|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout 
//  & ( ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout )))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout )) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N48
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ) ) ) ) # ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N15
cyclonev_lcell_comb \bram_ctrl|Selector1~4 (
// Equation(s):
// \bram_ctrl|Selector1~4_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector1~3_combout ))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3])) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector1~3_combout ))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|Selector1~3_combout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector1~4 .extended_lut = "off";
defparam \bram_ctrl|Selector1~4 .lut_mask = 64'h0A8A0A8A4ECE4ECE;
defparam \bram_ctrl|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N12
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54~portbdataout  & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h03CF444403CF7777;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7],\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N48
cyclonev_lcell_comb \bram_ctrl|Selector1~0 (
// Equation(s):
// \bram_ctrl|Selector1~0_combout  = ( \bram_ctrl|Selector7~1_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout 
// ) ) ) ) # ( !\bram_ctrl|Selector7~1_combout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (\bram_ctrl|Selector7~2_combout  & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ) 
// # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \bram_ctrl|Selector7~1_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ) 
// ) ) ) # ( !\bram_ctrl|Selector7~1_combout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( (\bram_ctrl|Selector7~2_combout  & (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|Selector7~2_combout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\bram_ctrl|Selector7~1_combout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector1~0 .extended_lut = "off";
defparam \bram_ctrl|Selector1~0 .lut_mask = 64'h0050337305553777;
defparam \bram_ctrl|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & 
// ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  & 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & 
// ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout )))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7],\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,\dtc|bram_addr[5]~_wirecell_combout ,
\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N6
cyclonev_lcell_comb \bram_ctrl|Selector1~1 (
// Equation(s):
// \bram_ctrl|Selector1~1_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [0] & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78~portbdataout )))) ) 
// )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector1~1 .extended_lut = "off";
defparam \bram_ctrl|Selector1~1 .lut_mask = 64'h0000048C0000048C;
defparam \bram_ctrl|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N57
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14~portbdataout )) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30~portbdataout  & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h03F3050503F3F5F5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N42
cyclonev_lcell_comb \bram_ctrl|Selector1~2 (
// Equation(s):
// \bram_ctrl|Selector1~2_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector7~4_combout  ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( \bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector1~1_combout ))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( 
// !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout )) # 
// (\bram_ctrl|Selector1~1_combout ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( !\bram_ctrl|Selector7~4_combout  & ( (\bram_ctrl|Selector7~6_combout  & 
// (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout )) # (\bram_ctrl|Selector1~1_combout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|Selector7~6_combout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|Selector1~1_combout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector1~2 .extended_lut = "off";
defparam \bram_ctrl|Selector1~2 .lut_mask = 64'h023302330233FFFF;
defparam \bram_ctrl|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [6]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  
// & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54~portbdataout )) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h0C0C44773F3F4477;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N18
cyclonev_lcell_comb \bram_ctrl|Selector1~5 (
// Equation(s):
// \bram_ctrl|Selector1~5_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (\bram_ctrl|Selector1~4_combout ) # (\dtc|bram_channel [1]) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & ( \bram_ctrl|Selector7~0_combout  & ( (!\dtc|bram_channel [1] & (\bram_ctrl|Selector1~4_combout )) # (\dtc|bram_channel [1] & (((\bram_ctrl|Selector1~2_combout ) 
// # (\bram_ctrl|Selector1~0_combout )))) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( (!\dtc|bram_channel [1] & (\bram_ctrl|Selector1~4_combout )) # 
// (\dtc|bram_channel [1] & (((\bram_ctrl|Selector1~2_combout ) # (\bram_ctrl|Selector1~0_combout )))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout  & ( !\bram_ctrl|Selector7~0_combout  & ( 
// (!\dtc|bram_channel [1] & (\bram_ctrl|Selector1~4_combout )) # (\dtc|bram_channel [1] & (((\bram_ctrl|Selector1~2_combout ) # (\bram_ctrl|Selector1~0_combout )))) ) ) )

	.dataa(!\dtc|bram_channel [1]),
	.datab(!\bram_ctrl|Selector1~4_combout ),
	.datac(!\bram_ctrl|Selector1~0_combout ),
	.datad(!\bram_ctrl|Selector1~2_combout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0_combout ),
	.dataf(!\bram_ctrl|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector1~5 .extended_lut = "off";
defparam \bram_ctrl|Selector1~5 .lut_mask = 64'h2777277727777777;
defparam \bram_ctrl|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N19
dffeas \dtc|spi_byte_out[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[6] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N0
cyclonev_lcell_comb \spi|data_q[6]~feeder (
// Equation(s):
// \spi|data_q[6]~feeder_combout  = ( \dtc|spi_byte_out [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtc|spi_byte_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[6]~feeder .extended_lut = "off";
defparam \spi|data_q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spi|data_q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N2
dffeas \spi|data_q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[6]~feeder_combout ),
	.asdata(\spi|data_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[6] .is_wysiwyg = "true";
defparam \spi|data_q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N56
dffeas \spi|dout_q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|data_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\spi|dout_q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|dout_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|dout_q[7] .is_wysiwyg = "true";
defparam \spi|dout_q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \dtc|img_width[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[15] .is_wysiwyg = "true";
defparam \dtc|img_width[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N33
cyclonev_lcell_comb \dtc|img_width_count[15]~feeder (
// Equation(s):
// \dtc|img_width_count[15]~feeder_combout  = \dtc|img_width [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[15]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtc|img_width_count[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N34
dffeas \dtc|img_width_count[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[15]~feeder_combout ),
	.asdata(\dtc|Add1~1_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[15] .is_wysiwyg = "true";
defparam \dtc|img_width_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N36
cyclonev_lcell_comb \dtc|img_width[14]~feeder (
// Equation(s):
// \dtc|img_width[14]~feeder_combout  = ( \spi|dout_q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[14]~feeder .extended_lut = "off";
defparam \dtc|img_width[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N38
dffeas \dtc|img_width[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[9]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[14] .is_wysiwyg = "true";
defparam \dtc|img_width[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N42
cyclonev_lcell_comb \dtc|img_width_count[14]~feeder (
// Equation(s):
// \dtc|img_width_count[14]~feeder_combout  = \dtc|img_width [14]

	.dataa(gnd),
	.datab(!\dtc|img_width [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[14]~feeder .extended_lut = "off";
defparam \dtc|img_width_count[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtc|img_width_count[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N39
cyclonev_lcell_comb \dtc|Add1~17 (
// Equation(s):
// \dtc|Add1~17_sumout  = SUM(( \dtc|img_width_count [13] ) + ( VCC ) + ( \dtc|Add1~14  ))
// \dtc|Add1~18  = CARRY(( \dtc|img_width_count [13] ) + ( VCC ) + ( \dtc|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~17_sumout ),
	.cout(\dtc|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~17 .extended_lut = "off";
defparam \dtc|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N42
cyclonev_lcell_comb \dtc|Add1~21 (
// Equation(s):
// \dtc|Add1~21_sumout  = SUM(( \dtc|img_width_count [14] ) + ( VCC ) + ( \dtc|Add1~18  ))
// \dtc|Add1~22  = CARRY(( \dtc|img_width_count [14] ) + ( VCC ) + ( \dtc|Add1~18  ))

	.dataa(gnd),
	.datab(!\dtc|img_width_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~21_sumout ),
	.cout(\dtc|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~21 .extended_lut = "off";
defparam \dtc|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \dtc|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N43
dffeas \dtc|img_width_count[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[14]~feeder_combout ),
	.asdata(\dtc|Add1~21_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[14] .is_wysiwyg = "true";
defparam \dtc|img_width_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N45
cyclonev_lcell_comb \dtc|Add1~1 (
// Equation(s):
// \dtc|Add1~1_sumout  = SUM(( \dtc|img_width_count [15] ) + ( VCC ) + ( \dtc|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~1 .extended_lut = "off";
defparam \dtc|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
cyclonev_lcell_comb \dtc|Equal7~2 (
// Equation(s):
// \dtc|Equal7~2_combout  = ( !\dtc|Add1~49_sumout  & ( (!\dtc|Add1~45_sumout  & (!\dtc|Add1~53_sumout  & (!\dtc|Add1~61_sumout  & !\dtc|Add1~57_sumout ))) ) )

	.dataa(!\dtc|Add1~45_sumout ),
	.datab(!\dtc|Add1~53_sumout ),
	.datac(!\dtc|Add1~61_sumout ),
	.datad(!\dtc|Add1~57_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal7~2 .extended_lut = "off";
defparam \dtc|Equal7~2 .lut_mask = 64'h8000800000000000;
defparam \dtc|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N0
cyclonev_lcell_comb \dtc|Add1~25 (
// Equation(s):
// \dtc|Add1~25_sumout  = SUM(( \dtc|img_width_count [0] ) + ( VCC ) + ( !VCC ))
// \dtc|Add1~26  = CARRY(( \dtc|img_width_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\dtc|img_width_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~25_sumout ),
	.cout(\dtc|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~25 .extended_lut = "off";
defparam \dtc|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \dtc|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N36
cyclonev_lcell_comb \dtc|img_width[6]~0 (
// Equation(s):
// \dtc|img_width[6]~0_combout  = ( !\dtc|state [0] & ( ((!\spi|dout_q [2] $ (((!\spi|dout_q [3]))))) # (\dtc|state [1]) ) ) # ( \dtc|state [0] & ( (((!\dtc|size_byte_count [0]) # ((\dtc|size_byte_count [2]))) # (\dtc|size_byte_count [1])) # (\dtc|state [1]) 
// ) )

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|size_byte_count [1]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [2]),
	.datae(!\dtc|state [0]),
	.dataf(!\spi|dout_q [3]),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[6]~0 .extended_lut = "on";
defparam \dtc|img_width[6]~0 .lut_mask = 64'h5F5FF7FFF5F5F7FF;
defparam \dtc|img_width[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N43
dffeas \dtc|img_width[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[0] .is_wysiwyg = "true";
defparam \dtc|img_width[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \dtc|Mux69~0 (
// Equation(s):
// \dtc|Mux69~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [0]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [0] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~25_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~25_sumout ),
	.datad(!\dtc|img_width [0]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux69~0 .extended_lut = "on";
defparam \dtc|Mux69~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N38
dffeas \dtc|img_width_count[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[0] .is_wysiwyg = "true";
defparam \dtc|img_width_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N3
cyclonev_lcell_comb \dtc|Add1~29 (
// Equation(s):
// \dtc|Add1~29_sumout  = SUM(( \dtc|img_width_count [1] ) + ( VCC ) + ( \dtc|Add1~26  ))
// \dtc|Add1~30  = CARRY(( \dtc|img_width_count [1] ) + ( VCC ) + ( \dtc|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~29_sumout ),
	.cout(\dtc|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~29 .extended_lut = "off";
defparam \dtc|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N45
cyclonev_lcell_comb \dtc|img_width[1]~feeder (
// Equation(s):
// \dtc|img_width[1]~feeder_combout  = ( \spi|dout_q [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[1]~feeder .extended_lut = "off";
defparam \dtc|img_width[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N46
dffeas \dtc|img_width[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[1] .is_wysiwyg = "true";
defparam \dtc|img_width[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N42
cyclonev_lcell_comb \dtc|Mux68~0 (
// Equation(s):
// \dtc|Mux68~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [1]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [1] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~29_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~29_sumout ),
	.datad(!\dtc|img_width [1]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux68~0 .extended_lut = "on";
defparam \dtc|Mux68~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N44
dffeas \dtc|img_width_count[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[1] .is_wysiwyg = "true";
defparam \dtc|img_width_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N6
cyclonev_lcell_comb \dtc|Add1~33 (
// Equation(s):
// \dtc|Add1~33_sumout  = SUM(( \dtc|img_width_count [2] ) + ( VCC ) + ( \dtc|Add1~30  ))
// \dtc|Add1~34  = CARRY(( \dtc|img_width_count [2] ) + ( VCC ) + ( \dtc|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~33_sumout ),
	.cout(\dtc|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~33 .extended_lut = "off";
defparam \dtc|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N34
dffeas \dtc|img_width[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[2] .is_wysiwyg = "true";
defparam \dtc|img_width[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N18
cyclonev_lcell_comb \dtc|Mux67~0 (
// Equation(s):
// \dtc|Mux67~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [2]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [2] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~33_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~33_sumout ),
	.datad(!\dtc|img_width [2]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux67~0 .extended_lut = "on";
defparam \dtc|Mux67~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N19
dffeas \dtc|img_width_count[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[2] .is_wysiwyg = "true";
defparam \dtc|img_width_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N9
cyclonev_lcell_comb \dtc|Add1~37 (
// Equation(s):
// \dtc|Add1~37_sumout  = SUM(( \dtc|img_width_count [3] ) + ( VCC ) + ( \dtc|Add1~34  ))
// \dtc|Add1~38  = CARRY(( \dtc|img_width_count [3] ) + ( VCC ) + ( \dtc|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~37_sumout ),
	.cout(\dtc|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~37 .extended_lut = "off";
defparam \dtc|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N10
dffeas \dtc|img_width[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[3] .is_wysiwyg = "true";
defparam \dtc|img_width[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N54
cyclonev_lcell_comb \dtc|Mux66~0 (
// Equation(s):
// \dtc|Mux66~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [3]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [3] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~37_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~37_sumout ),
	.datad(!\dtc|img_width [3]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux66~0 .extended_lut = "on";
defparam \dtc|Mux66~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N55
dffeas \dtc|img_width_count[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[3] .is_wysiwyg = "true";
defparam \dtc|img_width_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N12
cyclonev_lcell_comb \dtc|Add1~41 (
// Equation(s):
// \dtc|Add1~41_sumout  = SUM(( \dtc|img_width_count [4] ) + ( VCC ) + ( \dtc|Add1~38  ))
// \dtc|Add1~42  = CARRY(( \dtc|img_width_count [4] ) + ( VCC ) + ( \dtc|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~41_sumout ),
	.cout(\dtc|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~41 .extended_lut = "off";
defparam \dtc|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N48
cyclonev_lcell_comb \dtc|img_width[4]~feeder (
// Equation(s):
// \dtc|img_width[4]~feeder_combout  = ( \spi|dout_q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[4]~feeder .extended_lut = "off";
defparam \dtc|img_width[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N50
dffeas \dtc|img_width[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[4] .is_wysiwyg = "true";
defparam \dtc|img_width[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N0
cyclonev_lcell_comb \dtc|Mux65~0 (
// Equation(s):
// \dtc|Mux65~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [4]))) ) ) # ( \dtc|state [1] & ( ((\dtc|Equal7~2_combout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [4] & !\dtc|Add1~1_sumout )))) # (\dtc|Add1~41_sumout ) ) )

	.dataa(!\dtc|Equal7~2_combout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~41_sumout ),
	.datad(!\dtc|img_width [4]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Add1~1_sumout ),
	.datag(!\spi|dout_q [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux65~0 .extended_lut = "on";
defparam \dtc|Mux65~0 .lut_mask = 64'h0F0F0F1F0F0F0F0F;
defparam \dtc|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N2
dffeas \dtc|img_width_count[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[4] .is_wysiwyg = "true";
defparam \dtc|img_width_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N15
cyclonev_lcell_comb \dtc|Add1~5 (
// Equation(s):
// \dtc|Add1~5_sumout  = SUM(( \dtc|img_width_count [5] ) + ( VCC ) + ( \dtc|Add1~42  ))
// \dtc|Add1~6  = CARRY(( \dtc|img_width_count [5] ) + ( VCC ) + ( \dtc|Add1~42  ))

	.dataa(!\dtc|img_width_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~5_sumout ),
	.cout(\dtc|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~5 .extended_lut = "off";
defparam \dtc|Add1~5 .lut_mask = 64'h0000000000005555;
defparam \dtc|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
cyclonev_lcell_comb \dtc|img_width[5]~feeder (
// Equation(s):
// \dtc|img_width[5]~feeder_combout  = ( \spi|dout_q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[5]~feeder .extended_lut = "off";
defparam \dtc|img_width[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \dtc|img_width[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[5] .is_wysiwyg = "true";
defparam \dtc|img_width[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N30
cyclonev_lcell_comb \dtc|Mux64~0 (
// Equation(s):
// \dtc|Mux64~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [5]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [5] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~5_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~5_sumout ),
	.datad(!\dtc|img_width [5]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux64~0 .extended_lut = "on";
defparam \dtc|Mux64~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N32
dffeas \dtc|img_width_count[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux64~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[5] .is_wysiwyg = "true";
defparam \dtc|img_width_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N18
cyclonev_lcell_comb \dtc|Add1~45 (
// Equation(s):
// \dtc|Add1~45_sumout  = SUM(( \dtc|img_width_count [6] ) + ( VCC ) + ( \dtc|Add1~6  ))
// \dtc|Add1~46  = CARRY(( \dtc|img_width_count [6] ) + ( VCC ) + ( \dtc|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~45_sumout ),
	.cout(\dtc|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~45 .extended_lut = "off";
defparam \dtc|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N10
dffeas \dtc|img_width[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[6] .is_wysiwyg = "true";
defparam \dtc|img_width[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
cyclonev_lcell_comb \dtc|Mux63~0 (
// Equation(s):
// \dtc|Mux63~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [6]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [6] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~45_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~45_sumout ),
	.datad(!\dtc|img_width [6]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux63~0 .extended_lut = "on";
defparam \dtc|Mux63~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N7
dffeas \dtc|img_width_count[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[6] .is_wysiwyg = "true";
defparam \dtc|img_width_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N21
cyclonev_lcell_comb \dtc|Add1~49 (
// Equation(s):
// \dtc|Add1~49_sumout  = SUM(( \dtc|img_width_count [7] ) + ( VCC ) + ( \dtc|Add1~46  ))
// \dtc|Add1~50  = CARRY(( \dtc|img_width_count [7] ) + ( VCC ) + ( \dtc|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~49_sumout ),
	.cout(\dtc|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~49 .extended_lut = "off";
defparam \dtc|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N51
cyclonev_lcell_comb \dtc|img_width[7]~feeder (
// Equation(s):
// \dtc|img_width[7]~feeder_combout  = ( \spi|dout_q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width[7]~feeder .extended_lut = "off";
defparam \dtc|img_width[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_width[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N52
dffeas \dtc|img_width[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_width[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width[7] .is_wysiwyg = "true";
defparam \dtc|img_width[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N12
cyclonev_lcell_comb \dtc|Mux62~0 (
// Equation(s):
// \dtc|Mux62~0_combout  = ( !\dtc|state [1] & ( (((\spi|dout_q [7]))) ) ) # ( \dtc|state [1] & ( ((!\dtc|Add1~1_sumout  & (\dtc|Equal7~1_combout  & (\dtc|img_width [7] & \dtc|Equal7~2_combout )))) # (\dtc|Add1~49_sumout ) ) )

	.dataa(!\dtc|Add1~1_sumout ),
	.datab(!\dtc|Equal7~1_combout ),
	.datac(!\dtc|Add1~49_sumout ),
	.datad(!\dtc|img_width [7]),
	.datae(!\dtc|state [1]),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(!\spi|dout_q [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux62~0 .extended_lut = "on";
defparam \dtc|Mux62~0 .lut_mask = 64'h0F0F0F0F0F0F0F2F;
defparam \dtc|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N14
dffeas \dtc|img_width_count[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(gnd),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[7] .is_wysiwyg = "true";
defparam \dtc|img_width_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N24
cyclonev_lcell_comb \dtc|Add1~53 (
// Equation(s):
// \dtc|Add1~53_sumout  = SUM(( \dtc|img_width_count [8] ) + ( VCC ) + ( \dtc|Add1~50  ))
// \dtc|Add1~54  = CARRY(( \dtc|img_width_count [8] ) + ( VCC ) + ( \dtc|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~53_sumout ),
	.cout(\dtc|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~53 .extended_lut = "off";
defparam \dtc|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N46
dffeas \dtc|img_width_count[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[8]~feeder_combout ),
	.asdata(\dtc|Add1~53_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[8] .is_wysiwyg = "true";
defparam \dtc|img_width_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N27
cyclonev_lcell_comb \dtc|Add1~57 (
// Equation(s):
// \dtc|Add1~57_sumout  = SUM(( \dtc|img_width_count [9] ) + ( VCC ) + ( \dtc|Add1~54  ))
// \dtc|Add1~58  = CARRY(( \dtc|img_width_count [9] ) + ( VCC ) + ( \dtc|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~57_sumout ),
	.cout(\dtc|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~57 .extended_lut = "off";
defparam \dtc|Add1~57 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N49
dffeas \dtc|img_width_count[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[9]~feeder_combout ),
	.asdata(\dtc|Add1~57_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[9] .is_wysiwyg = "true";
defparam \dtc|img_width_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N30
cyclonev_lcell_comb \dtc|Add1~61 (
// Equation(s):
// \dtc|Add1~61_sumout  = SUM(( \dtc|img_width_count [10] ) + ( VCC ) + ( \dtc|Add1~58  ))
// \dtc|Add1~62  = CARRY(( \dtc|img_width_count [10] ) + ( VCC ) + ( \dtc|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~61_sumout ),
	.cout(\dtc|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~61 .extended_lut = "off";
defparam \dtc|Add1~61 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N52
dffeas \dtc|img_width_count[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[10]~feeder_combout ),
	.asdata(\dtc|Add1~61_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[10] .is_wysiwyg = "true";
defparam \dtc|img_width_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N33
cyclonev_lcell_comb \dtc|Add1~9 (
// Equation(s):
// \dtc|Add1~9_sumout  = SUM(( \dtc|img_width_count [11] ) + ( VCC ) + ( \dtc|Add1~62  ))
// \dtc|Add1~10  = CARRY(( \dtc|img_width_count [11] ) + ( VCC ) + ( \dtc|Add1~62  ))

	.dataa(!\dtc|img_width_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~9_sumout ),
	.cout(\dtc|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~9 .extended_lut = "off";
defparam \dtc|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \dtc|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \dtc|img_width_count[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[11]~feeder_combout ),
	.asdata(\dtc|Add1~9_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[11] .is_wysiwyg = "true";
defparam \dtc|img_width_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N36
cyclonev_lcell_comb \dtc|Add1~13 (
// Equation(s):
// \dtc|Add1~13_sumout  = SUM(( \dtc|img_width_count [12] ) + ( VCC ) + ( \dtc|Add1~10  ))
// \dtc|Add1~14  = CARRY(( \dtc|img_width_count [12] ) + ( VCC ) + ( \dtc|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtc|img_width_count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add1~13_sumout ),
	.cout(\dtc|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add1~13 .extended_lut = "off";
defparam \dtc|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \dtc|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N51
cyclonev_lcell_comb \dtc|Equal7~3 (
// Equation(s):
// \dtc|Equal7~3_combout  = ( !\dtc|Add1~33_sumout  & ( (!\dtc|Add1~29_sumout  & (!\dtc|Add1~37_sumout  & !\dtc|Add1~25_sumout )) ) )

	.dataa(!\dtc|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\dtc|Add1~37_sumout ),
	.datad(!\dtc|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal7~3 .extended_lut = "off";
defparam \dtc|Equal7~3 .lut_mask = 64'hA000A00000000000;
defparam \dtc|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N54
cyclonev_lcell_comb \dtc|Equal7~4 (
// Equation(s):
// \dtc|Equal7~4_combout  = ( !\dtc|Add1~41_sumout  & ( \dtc|Equal7~3_combout  & ( (!\dtc|Add1~13_sumout  & (!\dtc|Add1~17_sumout  & (!\dtc|Add1~9_sumout  & !\dtc|Add1~5_sumout ))) ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|Add1~17_sumout ),
	.datac(!\dtc|Add1~9_sumout ),
	.datad(!\dtc|Add1~5_sumout ),
	.datae(!\dtc|Add1~41_sumout ),
	.dataf(!\dtc|Equal7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal7~4 .extended_lut = "off";
defparam \dtc|Equal7~4 .lut_mask = 64'h0000000080000000;
defparam \dtc|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N42
cyclonev_lcell_comb \dtc|img_width_count[8]~0 (
// Equation(s):
// \dtc|img_width_count[8]~0_combout  = ( \dtc|Add1~21_sumout  & ( \dtc|Equal7~2_combout  & ( (!\dtc|state [0]) # (\dtc|state [1]) ) ) ) # ( !\dtc|Add1~21_sumout  & ( \dtc|Equal7~2_combout  & ( (!\dtc|state [1] & (((!\dtc|state [0])))) # (\dtc|state [1] & 
// ((!\dtc|Equal7~4_combout ) # ((\dtc|Add1~1_sumout )))) ) ) ) # ( \dtc|Add1~21_sumout  & ( !\dtc|Equal7~2_combout  & ( (!\dtc|state [0]) # (\dtc|state [1]) ) ) ) # ( !\dtc|Add1~21_sumout  & ( !\dtc|Equal7~2_combout  & ( (!\dtc|state [0]) # (\dtc|state [1]) 
// ) ) )

	.dataa(!\dtc|Equal7~4_combout ),
	.datab(!\dtc|state [0]),
	.datac(!\dtc|state [1]),
	.datad(!\dtc|Add1~1_sumout ),
	.datae(!\dtc|Add1~21_sumout ),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_width_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_width_count[8]~0 .extended_lut = "off";
defparam \dtc|img_width_count[8]~0 .lut_mask = 64'hCFCFCFCFCACFCFCF;
defparam \dtc|img_width_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N7
dffeas \dtc|img_width_count[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_width_count[12]~feeder_combout ),
	.asdata(\dtc|Add1~13_sumout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(\dtc|img_width_count[8]~0_combout ),
	.ena(\dtc|img_height_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_width_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_width_count[12] .is_wysiwyg = "true";
defparam \dtc|img_width_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N48
cyclonev_lcell_comb \dtc|Equal7~0 (
// Equation(s):
// \dtc|Equal7~0_combout  = ( !\dtc|Add1~41_sumout  & ( (!\dtc|Add1~29_sumout  & (!\dtc|Add1~37_sumout  & (!\dtc|Add1~25_sumout  & !\dtc|Add1~33_sumout ))) ) )

	.dataa(!\dtc|Add1~29_sumout ),
	.datab(!\dtc|Add1~37_sumout ),
	.datac(!\dtc|Add1~25_sumout ),
	.datad(!\dtc|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal7~0 .extended_lut = "off";
defparam \dtc|Equal7~0 .lut_mask = 64'h8000800000000000;
defparam \dtc|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N57
cyclonev_lcell_comb \dtc|Equal7~1 (
// Equation(s):
// \dtc|Equal7~1_combout  = ( !\dtc|Add1~21_sumout  & ( \dtc|Equal7~0_combout  & ( (!\dtc|Add1~13_sumout  & (!\dtc|Add1~17_sumout  & (!\dtc|Add1~5_sumout  & !\dtc|Add1~9_sumout ))) ) ) )

	.dataa(!\dtc|Add1~13_sumout ),
	.datab(!\dtc|Add1~17_sumout ),
	.datac(!\dtc|Add1~5_sumout ),
	.datad(!\dtc|Add1~9_sumout ),
	.datae(!\dtc|Add1~21_sumout ),
	.dataf(!\dtc|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Equal7~1 .extended_lut = "off";
defparam \dtc|Equal7~1 .lut_mask = 64'h0000000080000000;
defparam \dtc|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N0
cyclonev_lcell_comb \dtc|img_height[11]~feeder (
// Equation(s):
// \dtc|img_height[11]~feeder_combout  = ( \spi|dout_q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[11]~feeder .extended_lut = "off";
defparam \dtc|img_height[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N12
cyclonev_lcell_comb \dtc|img_height[8]~4 (
// Equation(s):
// \dtc|img_height[8]~4_combout  = ( !\dtc|state [0] & ( ((!\spi|dout_q [2] $ (((!\spi|dout_q [3]))))) # (\dtc|state [1]) ) ) # ( \dtc|state [0] & ( ((((!\dtc|size_byte_count [2])) # (\dtc|size_byte_count [0])) # (\dtc|size_byte_count [1])) # (\dtc|state 
// [1]) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|size_byte_count [1]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [2]),
	.datae(!\dtc|state [0]),
	.dataf(!\spi|dout_q [3]),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[8]~4 .extended_lut = "on";
defparam \dtc|img_height[8]~4 .lut_mask = 64'h5F5FFF7FF5F5FF7F;
defparam \dtc|img_height[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \dtc|img_height[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[11] .is_wysiwyg = "true";
defparam \dtc|img_height[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N30
cyclonev_lcell_comb \dtc|img_height_count[0]~0 (
// Equation(s):
// \dtc|img_height_count[0]~0_combout  = ( \dtc|Equal7~4_combout  & ( \dtc|Equal7~2_combout  & ( (\dtc|img_height_count[0]~1_combout  & ((!\dtc|state [1]) # ((!\dtc|Add1~1_sumout  & !\dtc|Add1~21_sumout )))) ) ) ) # ( !\dtc|Equal7~4_combout  & ( 
// \dtc|Equal7~2_combout  & ( (\dtc|img_height_count[0]~1_combout  & !\dtc|state [1]) ) ) ) # ( \dtc|Equal7~4_combout  & ( !\dtc|Equal7~2_combout  & ( (\dtc|img_height_count[0]~1_combout  & !\dtc|state [1]) ) ) ) # ( !\dtc|Equal7~4_combout  & ( 
// !\dtc|Equal7~2_combout  & ( (\dtc|img_height_count[0]~1_combout  & !\dtc|state [1]) ) ) )

	.dataa(!\dtc|img_height_count[0]~1_combout ),
	.datab(!\dtc|Add1~1_sumout ),
	.datac(!\dtc|state [1]),
	.datad(!\dtc|Add1~21_sumout ),
	.datae(!\dtc|Equal7~4_combout ),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height_count[0]~0 .extended_lut = "off";
defparam \dtc|img_height_count[0]~0 .lut_mask = 64'h5050505050505450;
defparam \dtc|img_height_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N35
dffeas \dtc|img_height_count[11] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~9_sumout ),
	.asdata(\dtc|img_height [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[11] .is_wysiwyg = "true";
defparam \dtc|img_height_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N0
cyclonev_lcell_comb \dtc|Add2~25 (
// Equation(s):
// \dtc|Add2~25_sumout  = SUM(( \dtc|img_height_count [0] ) + ( VCC ) + ( !VCC ))
// \dtc|Add2~26  = CARRY(( \dtc|img_height_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~25_sumout ),
	.cout(\dtc|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~25 .extended_lut = "off";
defparam \dtc|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N15
cyclonev_lcell_comb \dtc|img_height[0]~feeder (
// Equation(s):
// \dtc|img_height[0]~feeder_combout  = ( \spi|dout_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[0]~feeder .extended_lut = "off";
defparam \dtc|img_height[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y30_N30
cyclonev_lcell_comb \dtc|img_height[0]~0 (
// Equation(s):
// \dtc|img_height[0]~0_combout  = ( !\dtc|state [0] & ( ((!\spi|dout_q [2] $ (((!\spi|dout_q [3]))))) # (\dtc|state [1]) ) ) # ( \dtc|state [0] & ( ((!\dtc|size_byte_count [1]) # ((!\dtc|size_byte_count [0]) # ((\dtc|size_byte_count [2])))) # (\dtc|state 
// [1]) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\dtc|size_byte_count [1]),
	.datac(!\dtc|size_byte_count [0]),
	.datad(!\dtc|size_byte_count [2]),
	.datae(!\dtc|state [0]),
	.dataf(!\spi|dout_q [3]),
	.datag(!\spi|dout_q [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[0]~0 .extended_lut = "on";
defparam \dtc|img_height[0]~0 .lut_mask = 64'h5F5FFDFFF5F5FDFF;
defparam \dtc|img_height[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N17
dffeas \dtc|img_height[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[0] .is_wysiwyg = "true";
defparam \dtc|img_height[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N2
dffeas \dtc|img_height_count[0] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~25_sumout ),
	.asdata(\dtc|img_height [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[0] .is_wysiwyg = "true";
defparam \dtc|img_height_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N3
cyclonev_lcell_comb \dtc|Add2~29 (
// Equation(s):
// \dtc|Add2~29_sumout  = SUM(( \dtc|img_height_count [1] ) + ( VCC ) + ( \dtc|Add2~26  ))
// \dtc|Add2~30  = CARRY(( \dtc|img_height_count [1] ) + ( VCC ) + ( \dtc|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~29_sumout ),
	.cout(\dtc|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~29 .extended_lut = "off";
defparam \dtc|Add2~29 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N18
cyclonev_lcell_comb \dtc|img_height[1]~feeder (
// Equation(s):
// \dtc|img_height[1]~feeder_combout  = ( \spi|dout_q [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[1]~feeder .extended_lut = "off";
defparam \dtc|img_height[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N20
dffeas \dtc|img_height[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[1] .is_wysiwyg = "true";
defparam \dtc|img_height[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N5
dffeas \dtc|img_height_count[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~29_sumout ),
	.asdata(\dtc|img_height [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[1] .is_wysiwyg = "true";
defparam \dtc|img_height_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N6
cyclonev_lcell_comb \dtc|Add2~33 (
// Equation(s):
// \dtc|Add2~33_sumout  = SUM(( \dtc|img_height_count [2] ) + ( VCC ) + ( \dtc|Add2~30  ))
// \dtc|Add2~34  = CARRY(( \dtc|img_height_count [2] ) + ( VCC ) + ( \dtc|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~33_sumout ),
	.cout(\dtc|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~33 .extended_lut = "off";
defparam \dtc|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N22
dffeas \dtc|img_height[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[2] .is_wysiwyg = "true";
defparam \dtc|img_height[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N8
dffeas \dtc|img_height_count[2] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~33_sumout ),
	.asdata(\dtc|img_height [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[2] .is_wysiwyg = "true";
defparam \dtc|img_height_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N9
cyclonev_lcell_comb \dtc|Add2~37 (
// Equation(s):
// \dtc|Add2~37_sumout  = SUM(( \dtc|img_height_count [3] ) + ( VCC ) + ( \dtc|Add2~34  ))
// \dtc|Add2~38  = CARRY(( \dtc|img_height_count [3] ) + ( VCC ) + ( \dtc|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~37_sumout ),
	.cout(\dtc|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~37 .extended_lut = "off";
defparam \dtc|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N24
cyclonev_lcell_comb \dtc|img_height[3]~feeder (
// Equation(s):
// \dtc|img_height[3]~feeder_combout  = ( \spi|dout_q [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[3]~feeder .extended_lut = "off";
defparam \dtc|img_height[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N26
dffeas \dtc|img_height[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[3] .is_wysiwyg = "true";
defparam \dtc|img_height[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N11
dffeas \dtc|img_height_count[3] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~37_sumout ),
	.asdata(\dtc|img_height [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[3] .is_wysiwyg = "true";
defparam \dtc|img_height_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N12
cyclonev_lcell_comb \dtc|Add2~41 (
// Equation(s):
// \dtc|Add2~41_sumout  = SUM(( \dtc|img_height_count [4] ) + ( VCC ) + ( \dtc|Add2~38  ))
// \dtc|Add2~42  = CARRY(( \dtc|img_height_count [4] ) + ( VCC ) + ( \dtc|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~41_sumout ),
	.cout(\dtc|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~41 .extended_lut = "off";
defparam \dtc|Add2~41 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N29
dffeas \dtc|img_height[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[4] .is_wysiwyg = "true";
defparam \dtc|img_height[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N14
dffeas \dtc|img_height_count[4] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~41_sumout ),
	.asdata(\dtc|img_height [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[4] .is_wysiwyg = "true";
defparam \dtc|img_height_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N15
cyclonev_lcell_comb \dtc|Add2~5 (
// Equation(s):
// \dtc|Add2~5_sumout  = SUM(( \dtc|img_height_count [5] ) + ( VCC ) + ( \dtc|Add2~42  ))
// \dtc|Add2~6  = CARRY(( \dtc|img_height_count [5] ) + ( VCC ) + ( \dtc|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~5_sumout ),
	.cout(\dtc|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~5 .extended_lut = "off";
defparam \dtc|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N12
cyclonev_lcell_comb \dtc|img_height[5]~feeder (
// Equation(s):
// \dtc|img_height[5]~feeder_combout  = ( \spi|dout_q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[5]~feeder .extended_lut = "off";
defparam \dtc|img_height[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N14
dffeas \dtc|img_height[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[5] .is_wysiwyg = "true";
defparam \dtc|img_height[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N17
dffeas \dtc|img_height_count[5] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~5_sumout ),
	.asdata(\dtc|img_height [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[5] .is_wysiwyg = "true";
defparam \dtc|img_height_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N18
cyclonev_lcell_comb \dtc|Add2~45 (
// Equation(s):
// \dtc|Add2~45_sumout  = SUM(( \dtc|img_height_count [6] ) + ( VCC ) + ( \dtc|Add2~6  ))
// \dtc|Add2~46  = CARRY(( \dtc|img_height_count [6] ) + ( VCC ) + ( \dtc|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~45_sumout ),
	.cout(\dtc|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~45 .extended_lut = "off";
defparam \dtc|Add2~45 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N33
cyclonev_lcell_comb \dtc|img_height[6]~feeder (
// Equation(s):
// \dtc|img_height[6]~feeder_combout  = ( \spi|dout_q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[6]~feeder .extended_lut = "off";
defparam \dtc|img_height[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N34
dffeas \dtc|img_height[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[6] .is_wysiwyg = "true";
defparam \dtc|img_height[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N20
dffeas \dtc|img_height_count[6] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~45_sumout ),
	.asdata(\dtc|img_height [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[6] .is_wysiwyg = "true";
defparam \dtc|img_height_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N21
cyclonev_lcell_comb \dtc|Add2~49 (
// Equation(s):
// \dtc|Add2~49_sumout  = SUM(( \dtc|img_height_count [7] ) + ( VCC ) + ( \dtc|Add2~46  ))
// \dtc|Add2~50  = CARRY(( \dtc|img_height_count [7] ) + ( VCC ) + ( \dtc|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~49_sumout ),
	.cout(\dtc|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~49 .extended_lut = "off";
defparam \dtc|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N8
dffeas \dtc|img_height[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_height[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[7] .is_wysiwyg = "true";
defparam \dtc|img_height[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N23
dffeas \dtc|img_height_count[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~49_sumout ),
	.asdata(\dtc|img_height [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[7] .is_wysiwyg = "true";
defparam \dtc|img_height_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N24
cyclonev_lcell_comb \dtc|Add2~53 (
// Equation(s):
// \dtc|Add2~53_sumout  = SUM(( \dtc|img_height_count [8] ) + ( VCC ) + ( \dtc|Add2~50  ))
// \dtc|Add2~54  = CARRY(( \dtc|img_height_count [8] ) + ( VCC ) + ( \dtc|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~53_sumout ),
	.cout(\dtc|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~53 .extended_lut = "off";
defparam \dtc|Add2~53 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N34
dffeas \dtc|img_height[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[8] .is_wysiwyg = "true";
defparam \dtc|img_height[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N26
dffeas \dtc|img_height_count[8] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~53_sumout ),
	.asdata(\dtc|img_height [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[8] .is_wysiwyg = "true";
defparam \dtc|img_height_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N27
cyclonev_lcell_comb \dtc|Add2~57 (
// Equation(s):
// \dtc|Add2~57_sumout  = SUM(( \dtc|img_height_count [9] ) + ( VCC ) + ( \dtc|Add2~54  ))
// \dtc|Add2~58  = CARRY(( \dtc|img_height_count [9] ) + ( VCC ) + ( \dtc|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~57_sumout ),
	.cout(\dtc|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~57 .extended_lut = "off";
defparam \dtc|Add2~57 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N36
cyclonev_lcell_comb \dtc|img_height[9]~feeder (
// Equation(s):
// \dtc|img_height[9]~feeder_combout  = ( \spi|dout_q [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[9]~feeder .extended_lut = "off";
defparam \dtc|img_height[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N37
dffeas \dtc|img_height[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[9] .is_wysiwyg = "true";
defparam \dtc|img_height[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N29
dffeas \dtc|img_height_count[9] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~57_sumout ),
	.asdata(\dtc|img_height [9]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[9] .is_wysiwyg = "true";
defparam \dtc|img_height_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N30
cyclonev_lcell_comb \dtc|Add2~61 (
// Equation(s):
// \dtc|Add2~61_sumout  = SUM(( \dtc|img_height_count [10] ) + ( VCC ) + ( \dtc|Add2~58  ))
// \dtc|Add2~62  = CARRY(( \dtc|img_height_count [10] ) + ( VCC ) + ( \dtc|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~61_sumout ),
	.cout(\dtc|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~61 .extended_lut = "off";
defparam \dtc|Add2~61 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N39
cyclonev_lcell_comb \dtc|img_height[10]~feeder (
// Equation(s):
// \dtc|img_height[10]~feeder_combout  = ( \spi|dout_q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[10]~feeder .extended_lut = "off";
defparam \dtc|img_height[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N41
dffeas \dtc|img_height[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[10] .is_wysiwyg = "true";
defparam \dtc|img_height[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N32
dffeas \dtc|img_height_count[10] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~61_sumout ),
	.asdata(\dtc|img_height [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[10] .is_wysiwyg = "true";
defparam \dtc|img_height_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N33
cyclonev_lcell_comb \dtc|Add2~9 (
// Equation(s):
// \dtc|Add2~9_sumout  = SUM(( \dtc|img_height_count [11] ) + ( VCC ) + ( \dtc|Add2~62  ))
// \dtc|Add2~10  = CARRY(( \dtc|img_height_count [11] ) + ( VCC ) + ( \dtc|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~9_sumout ),
	.cout(\dtc|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~9 .extended_lut = "off";
defparam \dtc|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N48
cyclonev_lcell_comb \dtc|state[0]~0 (
// Equation(s):
// \dtc|state[0]~0_combout  = ( !\dtc|Add2~37_sumout  & ( (!\dtc|Add2~25_sumout  & (!\dtc|Add2~41_sumout  & (!\dtc|Add2~29_sumout  & !\dtc|Add2~33_sumout ))) ) )

	.dataa(!\dtc|Add2~25_sumout ),
	.datab(!\dtc|Add2~41_sumout ),
	.datac(!\dtc|Add2~29_sumout ),
	.datad(!\dtc|Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\dtc|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~0 .extended_lut = "off";
defparam \dtc|state[0]~0 .lut_mask = 64'h8000800000000000;
defparam \dtc|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N57
cyclonev_lcell_comb \dtc|img_height[13]~feeder (
// Equation(s):
// \dtc|img_height[13]~feeder_combout  = ( \spi|dout_q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[13]~feeder .extended_lut = "off";
defparam \dtc|img_height[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N59
dffeas \dtc|img_height[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[13] .is_wysiwyg = "true";
defparam \dtc|img_height[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N41
dffeas \dtc|img_height_count[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~17_sumout ),
	.asdata(\dtc|img_height [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[13] .is_wysiwyg = "true";
defparam \dtc|img_height_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N36
cyclonev_lcell_comb \dtc|Add2~13 (
// Equation(s):
// \dtc|Add2~13_sumout  = SUM(( \dtc|img_height_count [12] ) + ( VCC ) + ( \dtc|Add2~10  ))
// \dtc|Add2~14  = CARRY(( \dtc|img_height_count [12] ) + ( VCC ) + ( \dtc|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~13_sumout ),
	.cout(\dtc|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~13 .extended_lut = "off";
defparam \dtc|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N54
cyclonev_lcell_comb \dtc|img_height[12]~feeder (
// Equation(s):
// \dtc|img_height[12]~feeder_combout  = ( \spi|dout_q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[12]~feeder .extended_lut = "off";
defparam \dtc|img_height[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N55
dffeas \dtc|img_height[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[12] .is_wysiwyg = "true";
defparam \dtc|img_height[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N38
dffeas \dtc|img_height_count[12] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~13_sumout ),
	.asdata(\dtc|img_height [12]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[12] .is_wysiwyg = "true";
defparam \dtc|img_height_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N39
cyclonev_lcell_comb \dtc|Add2~17 (
// Equation(s):
// \dtc|Add2~17_sumout  = SUM(( \dtc|img_height_count [13] ) + ( VCC ) + ( \dtc|Add2~14  ))
// \dtc|Add2~18  = CARRY(( \dtc|img_height_count [13] ) + ( VCC ) + ( \dtc|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~17_sumout ),
	.cout(\dtc|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~17 .extended_lut = "off";
defparam \dtc|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \dtc|img_height[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\spi|dout_q [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(vcc),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[14] .is_wysiwyg = "true";
defparam \dtc|img_height[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N44
dffeas \dtc|img_height_count[14] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~21_sumout ),
	.asdata(\dtc|img_height [14]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[14] .is_wysiwyg = "true";
defparam \dtc|img_height_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N42
cyclonev_lcell_comb \dtc|Add2~21 (
// Equation(s):
// \dtc|Add2~21_sumout  = SUM(( \dtc|img_height_count [14] ) + ( VCC ) + ( \dtc|Add2~18  ))
// \dtc|Add2~22  = CARRY(( \dtc|img_height_count [14] ) + ( VCC ) + ( \dtc|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~21_sumout ),
	.cout(\dtc|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~21 .extended_lut = "off";
defparam \dtc|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N54
cyclonev_lcell_comb \dtc|state[0]~1 (
// Equation(s):
// \dtc|state[0]~1_combout  = ( !\dtc|Add2~13_sumout  & ( !\dtc|Add2~21_sumout  & ( (!\dtc|Add2~9_sumout  & (!\dtc|Add2~5_sumout  & (\dtc|state[0]~0_combout  & !\dtc|Add2~17_sumout ))) ) ) )

	.dataa(!\dtc|Add2~9_sumout ),
	.datab(!\dtc|Add2~5_sumout ),
	.datac(!\dtc|state[0]~0_combout ),
	.datad(!\dtc|Add2~17_sumout ),
	.datae(!\dtc|Add2~13_sumout ),
	.dataf(!\dtc|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~1 .extended_lut = "off";
defparam \dtc|state[0]~1 .lut_mask = 64'h0800000000000000;
defparam \dtc|state[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N3
cyclonev_lcell_comb \dtc|img_height[15]~feeder (
// Equation(s):
// \dtc|img_height[15]~feeder_combout  = ( \spi|dout_q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|img_height[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|img_height[15]~feeder .extended_lut = "off";
defparam \dtc|img_height[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtc|img_height[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N4
dffeas \dtc|img_height[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|img_height[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [0]),
	.sload(gnd),
	.ena(!\dtc|img_height[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height[15] .is_wysiwyg = "true";
defparam \dtc|img_height[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N47
dffeas \dtc|img_height_count[15] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Add2~1_sumout ),
	.asdata(\dtc|img_height [15]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\dtc|bram_channel[1]~0_combout ),
	.sload(!\dtc|state [1]),
	.ena(\dtc|img_height_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|img_height_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|img_height_count[15] .is_wysiwyg = "true";
defparam \dtc|img_height_count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N45
cyclonev_lcell_comb \dtc|Add2~1 (
// Equation(s):
// \dtc|Add2~1_sumout  = SUM(( \dtc|img_height_count [15] ) + ( VCC ) + ( \dtc|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtc|img_height_count [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtc|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtc|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Add2~1 .extended_lut = "off";
defparam \dtc|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \dtc|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y31_N42
cyclonev_lcell_comb \dtc|state[0]~2 (
// Equation(s):
// \dtc|state[0]~2_combout  = ( !\dtc|Add2~45_sumout  & ( !\dtc|Add2~53_sumout  & ( (!\dtc|Add2~49_sumout  & (!\dtc|Add2~57_sumout  & !\dtc|Add2~61_sumout )) ) ) )

	.dataa(!\dtc|Add2~49_sumout ),
	.datab(!\dtc|Add2~57_sumout ),
	.datac(!\dtc|Add2~61_sumout ),
	.datad(gnd),
	.datae(!\dtc|Add2~45_sumout ),
	.dataf(!\dtc|Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~2 .extended_lut = "off";
defparam \dtc|state[0]~2 .lut_mask = 64'h8080000000000000;
defparam \dtc|state[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N6
cyclonev_lcell_comb \dtc|state[0]~3 (
// Equation(s):
// \dtc|state[0]~3_combout  = ( \dtc|state[0]~2_combout  & ( \dtc|Equal7~2_combout  & ( (\dtc|Equal7~1_combout  & (\dtc|state[0]~1_combout  & (!\dtc|Add2~1_sumout  & !\dtc|Add1~1_sumout ))) ) ) )

	.dataa(!\dtc|Equal7~1_combout ),
	.datab(!\dtc|state[0]~1_combout ),
	.datac(!\dtc|Add2~1_sumout ),
	.datad(!\dtc|Add1~1_sumout ),
	.datae(!\dtc|state[0]~2_combout ),
	.dataf(!\dtc|Equal7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[0]~3 .extended_lut = "off";
defparam \dtc|state[0]~3 .lut_mask = 64'h0000000000001000;
defparam \dtc|state[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N24
cyclonev_lcell_comb \dtc|state[1]~8 (
// Equation(s):
// \dtc|state[1]~8_combout  = ( \dtc|state [1] & ( \spi|dout_q [3] & ( (!\dtc|state[0]~7_combout ) # ((!\dtc|state[0]~3_combout  & !\dtc|state [0])) ) ) ) # ( !\dtc|state [1] & ( \spi|dout_q [3] & ( (\dtc|state[0]~7_combout  & ((!\spi|dout_q [2]) # 
// (\dtc|state [0]))) ) ) ) # ( \dtc|state [1] & ( !\spi|dout_q [3] & ( (!\dtc|state[0]~7_combout ) # ((!\dtc|state[0]~3_combout  & !\dtc|state [0])) ) ) ) # ( !\dtc|state [1] & ( !\spi|dout_q [3] & ( (\dtc|state[0]~7_combout  & \dtc|state [0]) ) ) )

	.dataa(!\dtc|state[0]~7_combout ),
	.datab(!\dtc|state[0]~3_combout ),
	.datac(!\spi|dout_q [2]),
	.datad(!\dtc|state [0]),
	.datae(!\dtc|state [1]),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|state[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|state[1]~8 .extended_lut = "off";
defparam \dtc|state[1]~8 .lut_mask = 64'h0055EEAA5055EEAA;
defparam \dtc|state[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N26
dffeas \dtc|state[1] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|state[1]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|state[1] .is_wysiwyg = "true";
defparam \dtc|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N39
cyclonev_lcell_comb \dtc|Mux81~0 (
// Equation(s):
// \dtc|Mux81~0_combout  = ( \spi|dout_q [3] & ( (!\dtc|state [1] & (!\spi|dout_q [2])) # (\dtc|state [1] & ((!\dtc|Add3~17_sumout ))) ) ) # ( !\spi|dout_q [3] & ( (\dtc|state [1] & !\dtc|Add3~17_sumout ) ) )

	.dataa(!\dtc|state [1]),
	.datab(!\spi|dout_q [2]),
	.datac(!\dtc|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spi|dout_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtc|Mux81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtc|Mux81~0 .extended_lut = "off";
defparam \dtc|Mux81~0 .lut_mask = 64'h50505050D8D8D8D8;
defparam \dtc|Mux81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N40
dffeas \dtc|bram_addr[13] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\dtc|Mux81~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtc|bram_addr[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|bram_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|bram_addr[13] .is_wysiwyg = "true";
defparam \dtc|bram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N45
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout  = (\dtc|bram_addr [13] & (!\dtc|bram_channel [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ))

	.dataa(!\dtc|bram_addr [13]),
	.datab(gnd),
	.datac(!\dtc|bram_channel [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1 .lut_mask = 64'h0050005000500050;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) 
// # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1])) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout  
// & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout )) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ))))) ) ) 
// )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \bram_ctrl|Selector0~3 (
// Equation(s):
// \bram_ctrl|Selector0~3_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a79  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a79  & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  & 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector0~3 .extended_lut = "off";
defparam \bram_ctrl|Selector0~3 .lut_mask = 64'h00080008004C004C;
defparam \bram_ctrl|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ) ) ) ) # ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_red|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ))) ) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h550F550F330033FF;
defparam \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N54
cyclonev_lcell_comb \bram_ctrl|Selector0~4 (
// Equation(s):
// \bram_ctrl|Selector0~4_combout  = ( \bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]) # ((\bram_ctrl|Selector0~3_combout )))) # (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & 
// (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout )))) ) ) # ( 
// !\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (((\bram_ctrl|Selector0~3_combout )))) # 
// (\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2] & (!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3] & ((\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout )))) ) )

	.dataa(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\bram_ctrl|Selector0~3_combout ),
	.datad(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_red|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector0~4 .extended_lut = "off";
defparam \bram_ctrl|Selector0~4 .lut_mask = 64'h0A4E0A4E8ACE8ACE;
defparam \bram_ctrl|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N48
cyclonev_lcell_comb \bram_ctrl|Selector0~1 (
// Equation(s):
// \bram_ctrl|Selector0~1_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b 
// [1] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a79 )) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71~portbdataout )) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a79 ),
	.datae(gnd),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector0~1 .extended_lut = "off";
defparam \bram_ctrl|Selector0~1 .lut_mask = 64'h0404040400440044;
defparam \bram_ctrl|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ( (!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1] & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & 
// ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & ( (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & 
// ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (((!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout  & !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout  & ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N24
cyclonev_lcell_comb \bram_ctrl|Selector0~2 (
// Equation(s):
// \bram_ctrl|Selector0~2_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|Selector0~1_combout  & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & \bram_ctrl|Selector7~4_combout )))) # (\bram_ctrl|Selector0~1_combout  & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & \bram_ctrl|Selector7~4_combout )) # (\bram_ctrl|Selector7~6_combout ))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & ( ((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & \bram_ctrl|Selector7~4_combout )) # 
// (\bram_ctrl|Selector7~6_combout ) ) ) ) # ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|Selector0~1_combout  & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & \bram_ctrl|Selector7~4_combout )))) # (\bram_ctrl|Selector0~1_combout  & 
// (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & \bram_ctrl|Selector7~4_combout )) # (\bram_ctrl|Selector7~6_combout ))) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & ( (!\bram_ctrl|Selector0~1_combout  & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & 
// \bram_ctrl|Selector7~4_combout )))) # (\bram_ctrl|Selector0~1_combout  & (((\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & \bram_ctrl|Selector7~4_combout )) # (\bram_ctrl|Selector7~6_combout ))) ) ) )

	.dataa(!\bram_ctrl|Selector0~1_combout ),
	.datab(!\bram_ctrl|Selector7~6_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\bram_ctrl|Selector7~4_combout ),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector0~2 .extended_lut = "off";
defparam \bram_ctrl|Selector0~2 .lut_mask = 64'h111F111F333F111F;
defparam \bram_ctrl|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_green|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dtc|bram_data_in [7]}),
	.portaaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dtc|bram_addr[12]~_wirecell_combout ,\dtc|bram_addr[11]~_wirecell_combout ,\dtc|bram_addr[10]~_wirecell_combout ,\dtc|bram_addr[9]~_wirecell_combout ,\dtc|bram_addr[8]~_wirecell_combout ,\dtc|bram_addr[7]~_wirecell_combout ,\dtc|bram_addr[6]~_wirecell_combout ,
\dtc|bram_addr[5]~_wirecell_combout ,\dtc|bram_addr[4]~_wirecell_combout ,\dtc|bram_addr[3]~_wirecell_combout ,\dtc|bram_addr[2]~_wirecell_combout ,\dtc|bram_addr[1]~_wirecell_combout ,\dtc|bram_addr[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "bram_controller:bram_ctrl|bram_image_storage:bram_image_blue|altsyncram:bram_rtl_0|altsyncram_adn1:auto_generated|ALTSYNCRAM";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N30
cyclonev_lcell_comb \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  = ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ) ) ) ) # ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63~portbdataout  & \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1] & ( (!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ))) # (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0] & (\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) )

	.dataa(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h0F550F550033FF33;
defparam \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N54
cyclonev_lcell_comb \bram_ctrl|Selector0~0 (
// Equation(s):
// \bram_ctrl|Selector0~0_combout  = ( \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79 )))) # (\bram_ctrl|Selector7~1_combout ) ) ) ) # ( 
// !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( \bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( ((\bram_ctrl|Selector7~2_combout  & 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79 ))) # (\bram_ctrl|Selector7~1_combout ) ) ) ) # ( 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( (\bram_ctrl|Selector7~2_combout  & 
// ((!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]) # (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79 ))) ) ) ) # ( !\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout  & ( 
// !\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout  & ( (\bram_ctrl|Selector7~2_combout  & (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0] & 
// \bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79 )) ) ) )

	.dataa(!\bram_ctrl|Selector7~2_combout ),
	.datab(!\bram_ctrl|Selector7~1_combout ),
	.datac(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a79 ),
	.datae(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.dataf(!\bram_ctrl|bram_image_blue|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector0~0 .extended_lut = "off";
defparam \bram_ctrl|Selector0~0 .lut_mask = 64'h0005505533377377;
defparam \bram_ctrl|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \bram_ctrl|Selector0~5 (
// Equation(s):
// \bram_ctrl|Selector0~5_combout  = ( \dtc|bram_channel [1] & ( \bram_ctrl|Selector7~0_combout  & ( ((\bram_ctrl|Selector0~0_combout ) # (\bram_ctrl|Selector0~2_combout )) # 
// (\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ) ) ) ) # ( !\dtc|bram_channel [1] & ( \bram_ctrl|Selector7~0_combout  & ( \bram_ctrl|Selector0~4_combout  ) ) ) # ( \dtc|bram_channel [1] & ( 
// !\bram_ctrl|Selector7~0_combout  & ( (\bram_ctrl|Selector0~0_combout ) # (\bram_ctrl|Selector0~2_combout ) ) ) ) # ( !\dtc|bram_channel [1] & ( !\bram_ctrl|Selector7~0_combout  & ( \bram_ctrl|Selector0~4_combout  ) ) )

	.dataa(!\bram_ctrl|bram_image_green|bram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0_combout ),
	.datab(!\bram_ctrl|Selector0~4_combout ),
	.datac(!\bram_ctrl|Selector0~2_combout ),
	.datad(!\bram_ctrl|Selector0~0_combout ),
	.datae(!\dtc|bram_channel [1]),
	.dataf(!\bram_ctrl|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bram_ctrl|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bram_ctrl|Selector0~5 .extended_lut = "off";
defparam \bram_ctrl|Selector0~5 .lut_mask = 64'h33330FFF33335FFF;
defparam \bram_ctrl|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N31
dffeas \dtc|spi_byte_out[7] (
	.clk(\spi|done_q~CLKENA0_outclk ),
	.d(\bram_ctrl|Selector0~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\dtc|state [1]),
	.sload(gnd),
	.ena(\dtc|spi_byte_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtc|spi_byte_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtc|spi_byte_out[7] .is_wysiwyg = "true";
defparam \dtc|spi_byte_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N3
cyclonev_lcell_comb \spi|data_q[7]~feeder (
// Equation(s):
// \spi|data_q[7]~feeder_combout  = \dtc|spi_byte_out [7]

	.dataa(!\dtc|spi_byte_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|data_q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|data_q[7]~feeder .extended_lut = "off";
defparam \spi|data_q[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \spi|data_q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N4
dffeas \spi|data_q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|data_q[7]~feeder_combout ),
	.asdata(\spi|data_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\spi|data_q[3]~0_combout ),
	.ena(\spi|data_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|data_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spi|data_q[7] .is_wysiwyg = "true";
defparam \spi|data_q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N30
cyclonev_lcell_comb \spi|miso_d~0 (
// Equation(s):
// \spi|miso_d~0_combout  = ( \spi|data_q [7] & ( (((!\spi|sck_q~q  & \spi|sck_old_q~q )) # (\spi|miso_q~q )) # (\spi|ss_q~q ) ) ) # ( !\spi|data_q [7] & ( (!\spi|ss_q~q  & (\spi|miso_q~q  & ((!\spi|sck_old_q~q ) # (\spi|sck_q~q )))) ) )

	.dataa(!\spi|ss_q~q ),
	.datab(!\spi|sck_q~q ),
	.datac(!\spi|sck_old_q~q ),
	.datad(!\spi|miso_q~q ),
	.datae(gnd),
	.dataf(!\spi|data_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi|miso_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi|miso_d~0 .extended_lut = "off";
defparam \spi|miso_d~0 .lut_mask = 64'h00A200A25DFF5DFF;
defparam \spi|miso_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y28_N32
dffeas \spi|miso_q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\spi|miso_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi|miso_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi|miso_q .is_wysiwyg = "true";
defparam \spi|miso_q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N48
cyclonev_lcell_comb \segment_seven_0|WideOr6~0 (
// Equation(s):
// \segment_seven_0|WideOr6~0_combout  = ( \bram_ctrl|Selector5~5_combout  & ( (!\bram_ctrl|Selector6~5_combout  & (!\bram_ctrl|Selector7~10_combout  $ (\bram_ctrl|Selector4~5_combout ))) ) ) # ( !\bram_ctrl|Selector5~5_combout  & ( 
// (\bram_ctrl|Selector7~10_combout  & (!\bram_ctrl|Selector4~5_combout  $ (\bram_ctrl|Selector6~5_combout ))) ) )

	.dataa(!\bram_ctrl|Selector7~10_combout ),
	.datab(!\bram_ctrl|Selector4~5_combout ),
	.datac(!\bram_ctrl|Selector6~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr6~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr6~0 .lut_mask = 64'h4141414190909090;
defparam \segment_seven_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N51
cyclonev_lcell_comb \segment_seven_0|WideOr5~0 (
// Equation(s):
// \segment_seven_0|WideOr5~0_combout  = ( \bram_ctrl|Selector5~5_combout  & ( (!\bram_ctrl|Selector7~10_combout  & ((\bram_ctrl|Selector6~5_combout ) # (\bram_ctrl|Selector4~5_combout ))) # (\bram_ctrl|Selector7~10_combout  & 
// (!\bram_ctrl|Selector4~5_combout  $ (\bram_ctrl|Selector6~5_combout ))) ) ) # ( !\bram_ctrl|Selector5~5_combout  & ( (\bram_ctrl|Selector7~10_combout  & (\bram_ctrl|Selector4~5_combout  & \bram_ctrl|Selector6~5_combout )) ) )

	.dataa(!\bram_ctrl|Selector7~10_combout ),
	.datab(gnd),
	.datac(!\bram_ctrl|Selector4~5_combout ),
	.datad(!\bram_ctrl|Selector6~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr5~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr5~0 .lut_mask = 64'h000500055AAF5AAF;
defparam \segment_seven_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N54
cyclonev_lcell_comb \segment_seven_0|WideOr4~0 (
// Equation(s):
// \segment_seven_0|WideOr4~0_combout  = ( \bram_ctrl|Selector5~5_combout  & ( (\bram_ctrl|Selector4~5_combout  & ((!\bram_ctrl|Selector7~10_combout ) # (\bram_ctrl|Selector6~5_combout ))) ) ) # ( !\bram_ctrl|Selector5~5_combout  & ( 
// (!\bram_ctrl|Selector7~10_combout  & (!\bram_ctrl|Selector4~5_combout  & \bram_ctrl|Selector6~5_combout )) ) )

	.dataa(!\bram_ctrl|Selector7~10_combout ),
	.datab(!\bram_ctrl|Selector4~5_combout ),
	.datac(!\bram_ctrl|Selector6~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr4~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \segment_seven_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N57
cyclonev_lcell_comb \segment_seven_0|WideOr3~0 (
// Equation(s):
// \segment_seven_0|WideOr3~0_combout  = ( \bram_ctrl|Selector5~5_combout  & ( (!\bram_ctrl|Selector7~10_combout  & (!\bram_ctrl|Selector4~5_combout  & !\bram_ctrl|Selector6~5_combout )) # (\bram_ctrl|Selector7~10_combout  & ((\bram_ctrl|Selector6~5_combout 
// ))) ) ) # ( !\bram_ctrl|Selector5~5_combout  & ( (!\bram_ctrl|Selector7~10_combout  & (\bram_ctrl|Selector4~5_combout  & \bram_ctrl|Selector6~5_combout )) # (\bram_ctrl|Selector7~10_combout  & (!\bram_ctrl|Selector4~5_combout  & 
// !\bram_ctrl|Selector6~5_combout )) ) )

	.dataa(!\bram_ctrl|Selector7~10_combout ),
	.datab(gnd),
	.datac(!\bram_ctrl|Selector4~5_combout ),
	.datad(!\bram_ctrl|Selector6~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr3~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr3~0 .lut_mask = 64'h500A500AA055A055;
defparam \segment_seven_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N30
cyclonev_lcell_comb \segment_seven_0|WideOr2~0 (
// Equation(s):
// \segment_seven_0|WideOr2~0_combout  = ( \bram_ctrl|Selector5~5_combout  & ( (!\bram_ctrl|Selector4~5_combout  & ((!\bram_ctrl|Selector6~5_combout ) # (\bram_ctrl|Selector7~10_combout ))) ) ) # ( !\bram_ctrl|Selector5~5_combout  & ( 
// (\bram_ctrl|Selector7~10_combout  & ((!\bram_ctrl|Selector4~5_combout ) # (!\bram_ctrl|Selector6~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\bram_ctrl|Selector4~5_combout ),
	.datac(!\bram_ctrl|Selector7~10_combout ),
	.datad(!\bram_ctrl|Selector6~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr2~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr2~0 .lut_mask = 64'h0F0C0F0CCC0CCC0C;
defparam \segment_seven_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N33
cyclonev_lcell_comb \segment_seven_0|WideOr1~0 (
// Equation(s):
// \segment_seven_0|WideOr1~0_combout  = ( \bram_ctrl|Selector5~5_combout  & ( (\bram_ctrl|Selector7~10_combout  & (!\bram_ctrl|Selector4~5_combout  $ (!\bram_ctrl|Selector6~5_combout ))) ) ) # ( !\bram_ctrl|Selector5~5_combout  & ( 
// (!\bram_ctrl|Selector4~5_combout  & ((\bram_ctrl|Selector6~5_combout ) # (\bram_ctrl|Selector7~10_combout ))) ) )

	.dataa(!\bram_ctrl|Selector7~10_combout ),
	.datab(!\bram_ctrl|Selector4~5_combout ),
	.datac(gnd),
	.datad(!\bram_ctrl|Selector6~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr1~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr1~0 .lut_mask = 64'h44CC44CC11441144;
defparam \segment_seven_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N36
cyclonev_lcell_comb \segment_seven_0|WideOr0~0 (
// Equation(s):
// \segment_seven_0|WideOr0~0_combout  = ( \bram_ctrl|Selector4~5_combout  & ( (!\bram_ctrl|Selector5~5_combout ) # ((\bram_ctrl|Selector7~10_combout ) # (\bram_ctrl|Selector6~5_combout )) ) ) # ( !\bram_ctrl|Selector4~5_combout  & ( 
// (!\bram_ctrl|Selector5~5_combout  & (\bram_ctrl|Selector6~5_combout )) # (\bram_ctrl|Selector5~5_combout  & ((!\bram_ctrl|Selector6~5_combout ) # (!\bram_ctrl|Selector7~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\bram_ctrl|Selector5~5_combout ),
	.datac(!\bram_ctrl|Selector6~5_combout ),
	.datad(!\bram_ctrl|Selector7~10_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_0|WideOr0~0 .extended_lut = "off";
defparam \segment_seven_0|WideOr0~0 .lut_mask = 64'h3F3C3F3CCFFFCFFF;
defparam \segment_seven_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N3
cyclonev_lcell_comb \segment_seven_1|WideOr6~0 (
// Equation(s):
// \segment_seven_1|WideOr6~0_combout  = ( \bram_ctrl|Selector3~5_combout  & ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector1~5_combout  & \bram_ctrl|Selector0~5_combout ) ) ) ) # ( \bram_ctrl|Selector3~5_combout  & ( 
// !\bram_ctrl|Selector2~5_combout  & ( !\bram_ctrl|Selector1~5_combout  $ (\bram_ctrl|Selector0~5_combout ) ) ) ) # ( !\bram_ctrl|Selector3~5_combout  & ( !\bram_ctrl|Selector2~5_combout  & ( (\bram_ctrl|Selector1~5_combout  & 
// !\bram_ctrl|Selector0~5_combout ) ) ) )

	.dataa(!\bram_ctrl|Selector1~5_combout ),
	.datab(!\bram_ctrl|Selector0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bram_ctrl|Selector3~5_combout ),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr6~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr6~0 .lut_mask = 64'h4444999900002222;
defparam \segment_seven_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N57
cyclonev_lcell_comb \segment_seven_1|WideOr5~0 (
// Equation(s):
// \segment_seven_1|WideOr5~0_combout  = ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector3~5_combout  & (\bram_ctrl|Selector1~5_combout )) # (\bram_ctrl|Selector3~5_combout  & ((\bram_ctrl|Selector0~5_combout ))) ) ) # ( 
// !\bram_ctrl|Selector2~5_combout  & ( (\bram_ctrl|Selector1~5_combout  & (!\bram_ctrl|Selector0~5_combout  $ (!\bram_ctrl|Selector3~5_combout ))) ) )

	.dataa(!\bram_ctrl|Selector1~5_combout ),
	.datab(gnd),
	.datac(!\bram_ctrl|Selector0~5_combout ),
	.datad(!\bram_ctrl|Selector3~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr5~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr5~0 .lut_mask = 64'h05500550550F550F;
defparam \segment_seven_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \segment_seven_1|WideOr4~0 (
// Equation(s):
// \segment_seven_1|WideOr4~0_combout  = ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector1~5_combout  & (!\bram_ctrl|Selector0~5_combout  & !\bram_ctrl|Selector3~5_combout )) # (\bram_ctrl|Selector1~5_combout  & (\bram_ctrl|Selector0~5_combout )) 
// ) ) # ( !\bram_ctrl|Selector2~5_combout  & ( (\bram_ctrl|Selector1~5_combout  & (\bram_ctrl|Selector0~5_combout  & !\bram_ctrl|Selector3~5_combout )) ) )

	.dataa(!\bram_ctrl|Selector1~5_combout ),
	.datab(!\bram_ctrl|Selector0~5_combout ),
	.datac(!\bram_ctrl|Selector3~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr4~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr4~0 .lut_mask = 64'h1010101091919191;
defparam \segment_seven_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N39
cyclonev_lcell_comb \segment_seven_1|WideOr3~0 (
// Equation(s):
// \segment_seven_1|WideOr3~0_combout  = ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector1~5_combout  & (\bram_ctrl|Selector0~5_combout  & !\bram_ctrl|Selector3~5_combout )) # (\bram_ctrl|Selector1~5_combout  & ((\bram_ctrl|Selector3~5_combout ))) 
// ) ) # ( !\bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector0~5_combout  & (!\bram_ctrl|Selector1~5_combout  $ (!\bram_ctrl|Selector3~5_combout ))) ) )

	.dataa(!\bram_ctrl|Selector1~5_combout ),
	.datab(!\bram_ctrl|Selector0~5_combout ),
	.datac(gnd),
	.datad(!\bram_ctrl|Selector3~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr3~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr3~0 .lut_mask = 64'h4488448822552255;
defparam \segment_seven_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \segment_seven_1|WideOr2~0 (
// Equation(s):
// \segment_seven_1|WideOr2~0_combout  = ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector0~5_combout  & \bram_ctrl|Selector3~5_combout ) ) ) # ( !\bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector1~5_combout  & 
// ((\bram_ctrl|Selector3~5_combout ))) # (\bram_ctrl|Selector1~5_combout  & (!\bram_ctrl|Selector0~5_combout )) ) )

	.dataa(!\bram_ctrl|Selector1~5_combout ),
	.datab(!\bram_ctrl|Selector0~5_combout ),
	.datac(!\bram_ctrl|Selector3~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr2~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr2~0 .lut_mask = 64'h4E4E4E4E0C0C0C0C;
defparam \segment_seven_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N15
cyclonev_lcell_comb \segment_seven_1|WideOr1~0 (
// Equation(s):
// \segment_seven_1|WideOr1~0_combout  = ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector0~5_combout  & ((!\bram_ctrl|Selector1~5_combout ) # (\bram_ctrl|Selector3~5_combout ))) ) ) # ( !\bram_ctrl|Selector2~5_combout  & ( 
// (\bram_ctrl|Selector3~5_combout  & (!\bram_ctrl|Selector1~5_combout  $ (\bram_ctrl|Selector0~5_combout ))) ) )

	.dataa(!\bram_ctrl|Selector1~5_combout ),
	.datab(!\bram_ctrl|Selector0~5_combout ),
	.datac(gnd),
	.datad(!\bram_ctrl|Selector3~5_combout ),
	.datae(gnd),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr1~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr1~0 .lut_mask = 64'h0099009988CC88CC;
defparam \segment_seven_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \segment_seven_1|WideOr0~0 (
// Equation(s):
// \segment_seven_1|WideOr0~0_combout  = ( \bram_ctrl|Selector3~5_combout  & ( \bram_ctrl|Selector2~5_combout  & ( (!\bram_ctrl|Selector1~5_combout ) # (\bram_ctrl|Selector0~5_combout ) ) ) ) # ( !\bram_ctrl|Selector3~5_combout  & ( 
// \bram_ctrl|Selector2~5_combout  ) ) # ( \bram_ctrl|Selector3~5_combout  & ( !\bram_ctrl|Selector2~5_combout  & ( (\bram_ctrl|Selector0~5_combout ) # (\bram_ctrl|Selector1~5_combout ) ) ) ) # ( !\bram_ctrl|Selector3~5_combout  & ( 
// !\bram_ctrl|Selector2~5_combout  & ( !\bram_ctrl|Selector1~5_combout  $ (!\bram_ctrl|Selector0~5_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bram_ctrl|Selector1~5_combout ),
	.datad(!\bram_ctrl|Selector0~5_combout ),
	.datae(!\bram_ctrl|Selector3~5_combout ),
	.dataf(!\bram_ctrl|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\segment_seven_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \segment_seven_1|WideOr0~0 .extended_lut = "off";
defparam \segment_seven_1|WideOr0~0 .lut_mask = 64'h0FF00FFFFFFFF0FF;
defparam \segment_seven_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
