{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3054, "design__instance__area": 67315.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11547373235225677, "power__switching__total": 0.08397930860519409, "power__leakage__total": 6.912234198352962e-07, "power__total": 0.19945372641086578, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2873440455795414, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.2873440455795414, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5451442784821341, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.6048586247511576, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.545144, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.604859, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.5177259878459441, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.5177259878459441, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8167515783763631, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.3562753526373736, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -351.0406642508953, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.3562753526373736, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.240675, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.356275, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 148, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.18507484957310258, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.18507484957310258, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.23702918076973764, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.729997860600171, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.237029, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.650066, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.2840141535676074, "clock__skew__worst_setup": -0.525197900035294, "timing__hold__ws": 0.22811819745516893, "timing__setup__ws": -3.7228319258850613, "timing__hold__tns": 0, "timing__setup__tns": -393.2407080158882, "timing__hold__wns": 0, "timing__setup__wns": -3.7228319258850613, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.228118, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 446, "timing__setup_r2r__ws": -3.722832, "timing__setup_r2r_vio__count": 444, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__count__stdcell": 3054, "design__instance__area__stdcell": 67315.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.713505, "design__instance__utilization__stdcell": 0.713505, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 92041.8, "design__violations": 0, "design__instance__count__setup_buffer": 20, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2304, "route__net__special": 2, "route__drc_errors__iter:1": 948, "route__wirelength__iter:1": 103558, "route__drc_errors__iter:2": 167, "route__wirelength__iter:2": 102835, "route__drc_errors__iter:3": 126, "route__wirelength__iter:3": 102457, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 102301, "route__drc_errors": 0, "route__wirelength": 102301, "route__vias": 15666, "route__vias__singlecut": 15666, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 644.5, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.2840141535676074, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2840141535676074, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5315075197072919, "timing__setup__ws__corner:min_tt_025C_5v00": 2.7937857262840535, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.531507, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.793786, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.5114733226167203, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.5114733226167203, "timing__hold__ws__corner:min_ss_125C_4v50": 0.82553965999863, "timing__setup__ws__corner:min_ss_125C_4v50": -3.072235885984089, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -316.2133826509218, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.072235885984089, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.217081, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.072236, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 53, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.18300250721672742, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.18300250721672742, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.22811819745516893, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.8137672988017695, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.228118, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.748646, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2914487622622749, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.2914487622622749, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5618227153635664, "timing__setup__ws__corner:max_tt_025C_5v00": 2.381931164172125, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.561823, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.381931, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.525197900035294, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.525197900035294, "timing__hold__ws__corner:max_ss_125C_4v50": 0.7993184118614455, "timing__setup__ws__corner:max_ss_125C_4v50": -3.7228319258850613, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -393.2407080158882, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.7228319258850613, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.269264, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.722832, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 53, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.18753849004557355, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.18753849004557355, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.24784719422763946, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.610579604158851, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.247847, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.523123, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99275, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99757, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00724727, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00694507, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00229625, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00694507, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00243, "ir__drop__worst": 0.00725, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}