<stg><name>my_filter_v1</name>


<trans_list>

<trans id="1210" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="7" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="20" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="21" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="45" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="52" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="55" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="57" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="58" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="70" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="71" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="94" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:0  %fx_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="fx_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:1  %fy_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="fy_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:2  %fxx = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="fxx"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:3  %fyy = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="fyy"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:4  %fxy = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="fxy"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:5  %adj_fx = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="adj_fx"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:6  %adj_fy = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="adj_fy"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:7  %Sxf_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="Sxf_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:8  %Syf_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="Syf_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:9  %gx = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:10  %gy = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:11  %g3x_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="g3x_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:12  %gxx = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="gxx"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:13  %g4y_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="g4y_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:14  %gyy = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="gyy"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:15  %g5x_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="g5x_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:16  %gxy = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="gxy"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:17  %Sxtf_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="Sxtf_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:18  %Sytf_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="Sytf_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:19  %temp_cross6_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_cross6_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:20  %temp_cross7_V = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="temp_cross7_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:21  %cross_X = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="cross_X"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:22  %cross_Y = alloca [16384 x i8], align 1

]]></Node>
<StgValue><ssdm name="cross_Y"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop4.preheader:23  call fastcc void @my_filter_fx6([16384 x i8]* %fx_V, [16384 x i8]* %f_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="120" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop4.preheader:23  call fastcc void @my_filter_fx6([16384 x i8]* %fx_V, [16384 x i8]* %f_V)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop4.preheader:24  call fastcc void @my_filter_fy5([16384 x i8]* %fy_V, [16384 x i8]* %f_V)

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop4.preheader:25  call fastcc void @my_filter_fx6([16384 x i8]* %fxx, [16384 x i8]* %fx_V)

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop4.preheader:28  call fastcc void @my_filter_fx6([16384 x i8]* %adj_fx, [16384 x i8]* %adjChImg_V)

]]></Node>
<StgValue><ssdm name="call_ln106"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="124" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop4.preheader:24  call fastcc void @my_filter_fy5([16384 x i8]* %fy_V, [16384 x i8]* %f_V)

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop4.preheader:25  call fastcc void @my_filter_fx6([16384 x i8]* %fxx, [16384 x i8]* %fx_V)

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop4.preheader:28  call fastcc void @my_filter_fx6([16384 x i8]* %adj_fx, [16384 x i8]* %adjChImg_V)

]]></Node>
<StgValue><ssdm name="call_ln106"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop4.preheader:26  call fastcc void @my_filter_fy5([16384 x i8]* %fyy, [16384 x i8]* %fy_V)

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop4.preheader:27  call fastcc void @my_filter_fy5([16384 x i8]* %fxy, [16384 x i8]* %fx_V)

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop4.preheader:29  call fastcc void @my_filter_fy5([16384 x i8]* %adj_fy, [16384 x i8]* %adjChImg_V)

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop4.preheader:26  call fastcc void @my_filter_fy5([16384 x i8]* %fyy, [16384 x i8]* %fy_V)

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop4.preheader:27  call fastcc void @my_filter_fy5([16384 x i8]* %fxy, [16384 x i8]* %fx_V)

]]></Node>
<StgValue><ssdm name="call_ln104"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop4.preheader:29  call fastcc void @my_filter_fy5([16384 x i8]* %adj_fy, [16384 x i8]* %adjChImg_V)

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:30  br label %0

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %y_0 = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %y_1, %Loop_y_0_end ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln111 = icmp eq i8 %y_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %y_1 = add i8 %y_0, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln111, label %.preheader920.preheader.preheader, label %Loop_y_0_begin

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_y_0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str336) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_y_0_begin:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str336)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_y_0_begin:2  %tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
Loop_y_0_begin:3  %zext_ln113 = zext i15 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
Loop_y_0_begin:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.preheader920.preheader.preheader:0  br label %.preheader920.preheader

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %x_0 = phi i8 [ 0, %Loop_y_0_begin ], [ %x_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln113 = icmp eq i8 %x_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %x_1 = add i8 %x_0, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln113, label %Loop_y_0_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:1  %zext_ln215 = zext i8 %x_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:2  %add_ln215 = add i16 %zext_ln113, %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:3  %zext_ln215_1 = zext i16 %add_ln215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %f_V_addr = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="f_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %adjChImg_V_addr = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="adjChImg_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %fx_V_addr = getelementptr [16384 x i8]* %fx_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="fx_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %fy_V_addr = getelementptr [16384 x i8]* %fy_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="fy_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %adj_fx_addr = getelementptr [16384 x i8]* %adj_fx, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="adj_fx_addr"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %adj_fy_addr = getelementptr [16384 x i8]* %adj_fy, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="adj_fy_addr"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:12  %adjChImg_V_load = load i8* %adjChImg_V_addr, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:14  %fx_V_load = load i8* %fx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="fx_V_load"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:17  %adj_fx_load = load i8* %adj_fx_addr, align 1

]]></Node>
<StgValue><ssdm name="adj_fx_load"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:19  %f_V_load = load i8* %f_V_addr, align 1

]]></Node>
<StgValue><ssdm name="f_V_load"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:68  %fy_V_load = load i8* %fy_V_addr, align 1

]]></Node>
<StgValue><ssdm name="fy_V_load"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:71  %adj_fy_load = load i8* %adj_fy_addr, align 1

]]></Node>
<StgValue><ssdm name="adj_fy_load"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_y_0_end:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str336, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
Loop_y_0_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:12  %adjChImg_V_load = load i8* %adjChImg_V_addr, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:14  %fx_V_load = load i8* %fx_V_addr, align 1

]]></Node>
<StgValue><ssdm name="fx_V_load"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:17  %adj_fx_load = load i8* %adj_fx_addr, align 1

]]></Node>
<StgValue><ssdm name="adj_fx_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:19  %f_V_load = load i8* %f_V_addr, align 1

]]></Node>
<StgValue><ssdm name="f_V_load"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:68  %fy_V_load = load i8* %fy_V_addr, align 1

]]></Node>
<StgValue><ssdm name="fy_V_load"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:71  %adj_fy_load = load i8* %adj_fy_addr, align 1

]]></Node>
<StgValue><ssdm name="adj_fy_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:13  %lhs_V = sext i8 %adjChImg_V_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:15  %rhs_V = sext i8 %fx_V_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %ret_V = mul i16 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:18  %lhs_V_1 = sext i8 %adj_fx_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:20  %rhs_V_1 = sext i8 %f_V_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:21  %ret_V_1 = mul i16 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %ret_V_2 = sub i16 %ret_V, %ret_V_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:69  %rhs_V_2 = sext i8 %fy_V_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:70  %ret_V_3 = mul i16 %lhs_V, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:72  %lhs_V_2 = sext i8 %adj_fy_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:73  %ret_V_4 = mul i16 %rhs_V_1, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:74  %ret_V_5 = sub i16 %ret_V_3, %ret_V_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:23  %sext_ln1429_14 = sext i16 %ret_V_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_14"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %val_assign = sitofp i32 %sext_ln1429_14 to double

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:75  %sext_ln1429_15 = sext i16 %ret_V_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_15"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:76  %val_assign_1 = sitofp i32 %sext_ln1429_15 to double

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="189" st_id="12" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %val_assign = sitofp i32 %sext_ln1429_14 to double

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:76  %val_assign_1 = sitofp i32 %sext_ln1429_15 to double

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="191" st_id="13" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %val_assign = sitofp i32 %sext_ln1429_14 to double

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:76  %val_assign_1 = sitofp i32 %sext_ln1429_15 to double

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="193" st_id="14" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %val_assign = sitofp i32 %sext_ln1429_14 to double

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:76  %val_assign_1 = sitofp i32 %sext_ln1429_15 to double

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %val_assign = sitofp i32 %sext_ln1429_14 to double

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:76  %val_assign_1 = sitofp i32 %sext_ln1429_15 to double

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="197" st_id="16" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24  %val_assign = sitofp i32 %sext_ln1429_14 to double

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:76  %val_assign_1 = sitofp i32 %sext_ln1429_15 to double

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:25  %reg_V = bitcast double %val_assign to i64

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:26  %trunc_ln310_7 = trunc i64 %reg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_7"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:27  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:29  %exp_V = zext i11 %p_Result_s to i12

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:31  %trunc_ln331_7 = trunc i64 %reg_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_7"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:33  %icmp_ln326 = icmp eq i63 %trunc_ln310_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:34  %sh_amt = sub i12 1075, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:36  %icmp_ln330 = icmp eq i11 %p_Result_s, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:37  %icmp_ln332 = icmp sgt i12 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:38  %icmp_ln333 = icmp slt i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %or_ln330 = or i1 %icmp_ln326, %icmp_ln330

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:77  %reg_V_8 = bitcast double %val_assign_1 to i64

]]></Node>
<StgValue><ssdm name="reg_V_8"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:78  %trunc_ln310_8 = trunc i64 %reg_V_8 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_8"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:79  %p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_8, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:80  %p_Result_s_25 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_8, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_s_25"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:81  %exp_V_8 = zext i11 %p_Result_s_25 to i12

]]></Node>
<StgValue><ssdm name="exp_V_8"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:83  %trunc_ln331_8 = trunc i64 %reg_V_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_8"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:85  %icmp_ln326_3 = icmp eq i63 %trunc_ln310_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_3"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:86  %sh_amt_16 = sub i12 1075, %exp_V_8

]]></Node>
<StgValue><ssdm name="sh_amt_16"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:88  %icmp_ln330_3 = icmp eq i11 %p_Result_s_25, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_3"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:89  %icmp_ln332_3 = icmp sgt i12 %sh_amt_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_3"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:90  %icmp_ln333_3 = icmp slt i12 %sh_amt_16, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_3"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %or_ln330_1 = or i1 %icmp_ln326_3, %icmp_ln330_3

]]></Node>
<StgValue><ssdm name="or_ln330_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:30  %trunc_ln318_7 = trunc i64 %reg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_7"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:32  %tmp_17 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:35  %sext_ln329 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:39  %sh_amt_15 = sub i12 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_15"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:40  %trunc_ln342_7 = trunc i12 %sh_amt_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_7"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_15, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42  %icmp_ln343_7 = icmp slt i8 %tmp_60, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_7"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="53" op_0_bw="32">
<![CDATA[
_ifconv:43  %zext_ln334 = zext i32 %sext_ln329 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv:44  %lshr_ln334 = lshr i53 %tmp_17, %zext_ln334

]]></Node>
<StgValue><ssdm name="lshr_ln334"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="53">
<![CDATA[
_ifconv:45  %trunc_ln334_7 = trunc i53 %lshr_ln334 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_7"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:48  %shl_ln345 = shl i8 %trunc_ln331_7, %trunc_ln342_7

]]></Node>
<StgValue><ssdm name="shl_ln345"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %xor_ln330 = xor i1 %or_ln330, true

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %and_ln332 = and i1 %icmp_ln332, %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln332"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %and_ln333 = and i1 %and_ln332, %icmp_ln333

]]></Node>
<StgValue><ssdm name="and_ln333"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:53  %select_ln333 = select i1 %and_ln333, i8 %trunc_ln334_7, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %or_ln332 = or i1 %or_ln330, %icmp_ln332

]]></Node>
<StgValue><ssdm name="or_ln332"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %xor_ln332 = xor i1 %or_ln332, true

]]></Node>
<StgValue><ssdm name="xor_ln332"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %and_ln343 = and i1 %icmp_ln343_7, %xor_ln332

]]></Node>
<StgValue><ssdm name="and_ln343"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:57  %select_ln343 = select i1 %and_ln343, i8 %shl_ln345, i8 %select_ln333

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:58  %select_ln326 = select i1 %icmp_ln326, i8 0, i8 %select_ln343

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:82  %trunc_ln318_8 = trunc i64 %reg_V_8 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_8"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:84  %tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_8)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:87  %sext_ln329_2 = sext i12 %sh_amt_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_2"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:91  %sh_amt_17 = sub i12 0, %sh_amt_16

]]></Node>
<StgValue><ssdm name="sh_amt_17"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:92  %trunc_ln342_8 = trunc i12 %sh_amt_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_8"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:93  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_17, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:94  %icmp_ln343_8 = icmp slt i8 %tmp_63, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_8"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="53" op_0_bw="32">
<![CDATA[
_ifconv:95  %zext_ln334_2 = zext i32 %sext_ln329_2 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_2"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv:96  %lshr_ln334_2 = lshr i53 %tmp_23, %zext_ln334_2

]]></Node>
<StgValue><ssdm name="lshr_ln334_2"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="53">
<![CDATA[
_ifconv:97  %trunc_ln334_8 = trunc i53 %lshr_ln334_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_8"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:100  %shl_ln345_3 = shl i8 %trunc_ln331_8, %trunc_ln342_8

]]></Node>
<StgValue><ssdm name="shl_ln345_3"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %xor_ln330_1 = xor i1 %or_ln330_1, true

]]></Node>
<StgValue><ssdm name="xor_ln330_1"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %and_ln332_1 = and i1 %icmp_ln332_3, %xor_ln330_1

]]></Node>
<StgValue><ssdm name="and_ln332_1"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %and_ln333_2 = and i1 %and_ln332_1, %icmp_ln333_3

]]></Node>
<StgValue><ssdm name="and_ln333_2"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:105  %select_ln333_2 = select i1 %and_ln333_2, i8 %trunc_ln334_8, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_2"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %or_ln332_1 = or i1 %or_ln330_1, %icmp_ln332_3

]]></Node>
<StgValue><ssdm name="or_ln332_1"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %xor_ln332_1 = xor i1 %or_ln332_1, true

]]></Node>
<StgValue><ssdm name="xor_ln332_1"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108  %and_ln343_1 = and i1 %icmp_ln343_8, %xor_ln332_1

]]></Node>
<StgValue><ssdm name="and_ln343_1"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:109  %select_ln343_1 = select i1 %and_ln343_1, i8 %shl_ln345_3, i8 %select_ln333_2

]]></Node>
<StgValue><ssdm name="select_ln343_1"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:110  %select_ln326_1 = select i1 %icmp_ln326_3, i8 0, i8 %select_ln343_1

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:46  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:47  %select_ln336_7 = select i1 %tmp_61, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_7"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %xor_ln333 = xor i1 %icmp_ln333, true

]]></Node>
<StgValue><ssdm name="xor_ln333"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %and_ln333_1 = and i1 %and_ln332, %xor_ln333

]]></Node>
<StgValue><ssdm name="and_ln333_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:61  %select_ln333_1 = select i1 %and_ln333_1, i8 %select_ln336_7, i8 %select_ln326

]]></Node>
<StgValue><ssdm name="select_ln333_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %xor_ln326 = xor i1 %icmp_ln326, true

]]></Node>
<StgValue><ssdm name="xor_ln326"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %and_ln330 = and i1 %icmp_ln330, %xor_ln326

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:64  %select_ln330 = select i1 %and_ln330, i8 %trunc_ln331_7, i8 %select_ln333_1

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:65  %sub_ln461 = sub i8 0, %select_ln330

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66  %select_ln351 = select i1 %p_Result_18, i8 %sub_ln461, i8 %select_ln330

]]></Node>
<StgValue><ssdm name="select_ln351"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:98  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_8, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:99  %select_ln336_8 = select i1 %tmp_64, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_8"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %xor_ln333_1 = xor i1 %icmp_ln333_3, true

]]></Node>
<StgValue><ssdm name="xor_ln333_1"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %and_ln333_3 = and i1 %and_ln332_1, %xor_ln333_1

]]></Node>
<StgValue><ssdm name="and_ln333_3"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:113  %select_ln333_3 = select i1 %and_ln333_3, i8 %select_ln336_8, i8 %select_ln326_1

]]></Node>
<StgValue><ssdm name="select_ln333_3"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %xor_ln326_1 = xor i1 %icmp_ln326_3, true

]]></Node>
<StgValue><ssdm name="xor_ln326_1"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %and_ln330_1 = and i1 %icmp_ln330_3, %xor_ln326_1

]]></Node>
<StgValue><ssdm name="and_ln330_1"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:116  %select_ln330_1 = select i1 %and_ln330_1, i8 %trunc_ln331_8, i8 %select_ln333_3

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:117  %sub_ln461_3 = sub i8 0, %select_ln330_1

]]></Node>
<StgValue><ssdm name="sub_ln461_3"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:118  %select_ln351_2 = select i1 %p_Result_19, i8 %sub_ln461_3, i8 %select_ln330_1

]]></Node>
<StgValue><ssdm name="select_ln351_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str437) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %Sxf_V_addr = getelementptr [16384 x i8]* %Sxf_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="Sxf_V_addr"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11  %Syf_V_addr = getelementptr [16384 x i8]* %Syf_V, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="Syf_V_addr"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
_ifconv:67  store i8 %select_ln351, i8* %Sxf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
_ifconv:119  store i8 %select_ln351_2, i8* %Syf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:120  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader920.preheader:0  %indvar_flatten = phi i15 [ %add_ln124, %Loop_x_1_end ], [ 0, %.preheader920.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader920.preheader:1  %y76_0 = phi i8 [ %select_ln129_1, %Loop_x_1_end ], [ 0, %.preheader920.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y76_0"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader920.preheader:2  %x77_0 = phi i8 [ %x_4, %Loop_x_1_end ], [ 0, %.preheader920.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x77_0"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader920.preheader:3  %icmp_ln124 = icmp eq i15 %indvar_flatten, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader920.preheader:4  %add_ln124 = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader920.preheader:5  br i1 %icmp_ln124, label %arrayctor.loop82.preheader, label %Loop_x_1_begin

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:0  %y = add i8 1, %y76_0

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:3  %icmp_ln126 = icmp eq i8 %x77_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:4  %select_ln129 = select i1 %icmp_ln126, i8 0, i8 %x77_0

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:5  %select_ln129_1 = select i1 %icmp_ln126, i8 %y, i8 %y76_0

]]></Node>
<StgValue><ssdm name="select_ln129_1"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_x_1_begin:6  %tmp_22 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln129_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="15">
<![CDATA[
Loop_x_1_begin:7  %zext_ln127 = zext i15 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:11  %zext_ln544 = zext i8 %select_ln129 to i16

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_1_begin:12  %add_ln544 = add i16 %zext_ln544, %zext_ln127

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_1_begin:13  %zext_ln544_1 = zext i16 %add_ln544 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:21  %fx_V_addr_1 = getelementptr [16384 x i8]* %fx_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="fx_V_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:22  %fy_V_addr_1 = getelementptr [16384 x i8]* %fy_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="fy_V_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:23  %fxx_addr = getelementptr [16384 x i8]* %fxx, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="fxx_addr"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:24  %fyy_addr = getelementptr [16384 x i8]* %fyy, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="fyy_addr"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:25  %fxy_addr = getelementptr [16384 x i8]* %fxy, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="fxy_addr"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:26  %Sxf_V_addr_1 = getelementptr [16384 x i8]* %Sxf_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="Sxf_V_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:27  %Syf_V_addr_1 = getelementptr [16384 x i8]* %Syf_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="Syf_V_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:28  %fx_V_load_1 = load i8* %fx_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="fx_V_load_1"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:79  %fy_V_load_1 = load i8* %fy_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="fy_V_load_1"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:130  %fxx_load = load i8* %fxx_addr, align 1

]]></Node>
<StgValue><ssdm name="fxx_load"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:181  %fyy_load = load i8* %fyy_addr, align 1

]]></Node>
<StgValue><ssdm name="fyy_load"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:232  %fxy_load = load i8* %fxy_addr, align 1

]]></Node>
<StgValue><ssdm name="fxy_load"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:283  %Sxf_V_load = load i8* %Sxf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Sxf_V_load"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:334  %Syf_V_load = load i8* %Syf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Syf_V_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_x_1_begin:9  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str639)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:28  %fx_V_load_1 = load i8* %fx_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="fx_V_load_1"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:79  %fy_V_load_1 = load i8* %fy_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="fy_V_load_1"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:130  %fxx_load = load i8* %fxx_addr, align 1

]]></Node>
<StgValue><ssdm name="fxx_load"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:181  %fyy_load = load i8* %fyy_addr, align 1

]]></Node>
<StgValue><ssdm name="fyy_load"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:232  %fxy_load = load i8* %fxy_addr, align 1

]]></Node>
<StgValue><ssdm name="fxy_load"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:283  %Sxf_V_load = load i8* %Sxf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Sxf_V_load"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:334  %Syf_V_load = load i8* %Syf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Syf_V_load"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_x_1_end:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str639, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_end:1  %x_4 = add i8 %select_ln129, 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
Loop_x_1_end:2  br label %.preheader920.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:29  %sext_ln1429 = sext i8 %fx_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:30  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:80  %sext_ln1429_2 = sext i8 %fy_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_2"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:81  %tmp_8 = sitofp i32 %sext_ln1429_2 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:131  %sext_ln1429_4 = sext i8 %fxx_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_4"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:132  %tmp_s = sitofp i32 %sext_ln1429_4 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:182  %sext_ln1429_6 = sext i8 %fyy_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_6"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:183  %tmp_3 = sitofp i32 %sext_ln1429_6 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:233  %sext_ln1429_8 = sext i8 %fxy_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_8"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:234  %tmp_7 = sitofp i32 %sext_ln1429_8 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:284  %sext_ln1429_10 = sext i8 %Sxf_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_10"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:285  %tmp_11 = sitofp i32 %sext_ln1429_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:335  %sext_ln1429_12 = sext i8 %Syf_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_12"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:336  %tmp_13 = sitofp i32 %sext_ln1429_12 to double

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="343" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:30  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:81  %tmp_8 = sitofp i32 %sext_ln1429_2 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:132  %tmp_s = sitofp i32 %sext_ln1429_4 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:183  %tmp_3 = sitofp i32 %sext_ln1429_6 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:234  %tmp_7 = sitofp i32 %sext_ln1429_8 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:285  %tmp_11 = sitofp i32 %sext_ln1429_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:336  %tmp_13 = sitofp i32 %sext_ln1429_12 to double

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:14  %g1_V_addr = getelementptr [16384 x i8]* %g1_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g1_V_addr"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:15  %g2_V_addr = getelementptr [16384 x i8]* %g2_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g2_V_addr"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:16  %g3_V_addr = getelementptr [16384 x i8]* %g3_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g3_V_addr"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:17  %g4_V_addr = getelementptr [16384 x i8]* %g4_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g4_V_addr"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:18  %g5_V_addr = getelementptr [16384 x i8]* %g5_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g5_V_addr"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:19  %g6_V_addr_2 = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g6_V_addr_2"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_1_begin:20  %g7_V_addr_2 = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="g7_V_addr_2"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:30  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:32  %g1_V_load = load i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g1_V_load"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:81  %tmp_8 = sitofp i32 %sext_ln1429_2 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:83  %g2_V_load = load i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g2_V_load"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:132  %tmp_s = sitofp i32 %sext_ln1429_4 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:134  %g3_V_load = load i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g3_V_load"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:183  %tmp_3 = sitofp i32 %sext_ln1429_6 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:185  %g4_V_load = load i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g4_V_load"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:234  %tmp_7 = sitofp i32 %sext_ln1429_8 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:285  %tmp_11 = sitofp i32 %sext_ln1429_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:336  %tmp_13 = sitofp i32 %sext_ln1429_12 to double

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="368" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:30  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:32  %g1_V_load = load i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g1_V_load"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:81  %tmp_8 = sitofp i32 %sext_ln1429_2 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:83  %g2_V_load = load i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g2_V_load"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:132  %tmp_s = sitofp i32 %sext_ln1429_4 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:134  %g3_V_load = load i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g3_V_load"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:183  %tmp_3 = sitofp i32 %sext_ln1429_6 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:185  %g4_V_load = load i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g4_V_load"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:234  %tmp_7 = sitofp i32 %sext_ln1429_8 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:285  %tmp_11 = sitofp i32 %sext_ln1429_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:336  %tmp_13 = sitofp i32 %sext_ln1429_12 to double

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="379" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:30  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:81  %tmp_8 = sitofp i32 %sext_ln1429_2 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:132  %tmp_s = sitofp i32 %sext_ln1429_4 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:183  %tmp_3 = sitofp i32 %sext_ln1429_6 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:234  %tmp_7 = sitofp i32 %sext_ln1429_8 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:236  %g5_V_load = load i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g5_V_load"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:285  %tmp_11 = sitofp i32 %sext_ln1429_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:287  %g6_V_load_2 = load i8* %g6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load_2"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:336  %tmp_13 = sitofp i32 %sext_ln1429_12 to double

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:338  %g7_V_load_2 = load i8* %g7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="389" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:30  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:33  %sext_ln1429_1 = sext i8 %g1_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_1"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:34  %tmp_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:81  %tmp_8 = sitofp i32 %sext_ln1429_2 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:84  %sext_ln1429_3 = sext i8 %g2_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_3"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:85  %tmp_9 = sitofp i32 %sext_ln1429_3 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:132  %tmp_s = sitofp i32 %sext_ln1429_4 to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:135  %sext_ln1429_5 = sext i8 %g3_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_5"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:136  %tmp_2 = sitofp i32 %sext_ln1429_5 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:183  %tmp_3 = sitofp i32 %sext_ln1429_6 to double

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:186  %sext_ln1429_7 = sext i8 %g4_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_7"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:187  %tmp_4 = sitofp i32 %sext_ln1429_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:234  %tmp_7 = sitofp i32 %sext_ln1429_8 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:236  %g5_V_load = load i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g5_V_load"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:285  %tmp_11 = sitofp i32 %sext_ln1429_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:287  %g6_V_load_2 = load i8* %g6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load_2"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:336  %tmp_13 = sitofp i32 %sext_ln1429_12 to double

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_1_begin:338  %g7_V_load_2 = load i8* %g7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="407" st_id="29" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:31  %i_op_assign = fmul double %tmp, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:34  %tmp_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:82  %i_op_assign_2 = fmul double %tmp_8, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:85  %tmp_9 = sitofp i32 %sext_ln1429_3 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:133  %i_op_assign_3 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:136  %tmp_2 = sitofp i32 %sext_ln1429_5 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:184  %i_op_assign_4 = fmul double %tmp_3, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:187  %tmp_4 = sitofp i32 %sext_ln1429_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="415" st_id="30" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:31  %i_op_assign = fmul double %tmp, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:34  %tmp_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:82  %i_op_assign_2 = fmul double %tmp_8, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:85  %tmp_9 = sitofp i32 %sext_ln1429_3 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:133  %i_op_assign_3 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:136  %tmp_2 = sitofp i32 %sext_ln1429_5 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:184  %i_op_assign_4 = fmul double %tmp_3, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:187  %tmp_4 = sitofp i32 %sext_ln1429_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:235  %i_op_assign_5 = fmul double %tmp_7, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:237  %sext_ln1429_9 = sext i8 %g5_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_9"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:238  %tmp_10 = sitofp i32 %sext_ln1429_9 to double

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:286  %i_op_assign_6 = fmul double %tmp_11, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:288  %sext_ln1429_11 = sext i8 %g6_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_11"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:289  %tmp_12 = sitofp i32 %sext_ln1429_11 to double

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:337  %i_op_assign_7 = fmul double %tmp_13, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_1_begin:339  %sext_ln1429_13 = sext i8 %g7_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_13"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:340  %tmp_14 = sitofp i32 %sext_ln1429_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="432" st_id="31" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:31  %i_op_assign = fmul double %tmp, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:34  %tmp_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:82  %i_op_assign_2 = fmul double %tmp_8, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:85  %tmp_9 = sitofp i32 %sext_ln1429_3 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:133  %i_op_assign_3 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:136  %tmp_2 = sitofp i32 %sext_ln1429_5 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:184  %i_op_assign_4 = fmul double %tmp_3, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:187  %tmp_4 = sitofp i32 %sext_ln1429_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:235  %i_op_assign_5 = fmul double %tmp_7, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:238  %tmp_10 = sitofp i32 %sext_ln1429_9 to double

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:286  %i_op_assign_6 = fmul double %tmp_11, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:289  %tmp_12 = sitofp i32 %sext_ln1429_11 to double

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:337  %i_op_assign_7 = fmul double %tmp_13, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:340  %tmp_14 = sitofp i32 %sext_ln1429_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="446" st_id="32" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:31  %i_op_assign = fmul double %tmp, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:34  %tmp_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:82  %i_op_assign_2 = fmul double %tmp_8, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:85  %tmp_9 = sitofp i32 %sext_ln1429_3 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="450" st_id="32" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:133  %i_op_assign_3 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="451" st_id="32" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:136  %tmp_2 = sitofp i32 %sext_ln1429_5 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:184  %i_op_assign_4 = fmul double %tmp_3, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="453" st_id="32" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:187  %tmp_4 = sitofp i32 %sext_ln1429_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="454" st_id="32" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:235  %i_op_assign_5 = fmul double %tmp_7, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="455" st_id="32" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:238  %tmp_10 = sitofp i32 %sext_ln1429_9 to double

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:286  %i_op_assign_6 = fmul double %tmp_11, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:289  %tmp_12 = sitofp i32 %sext_ln1429_11 to double

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:337  %i_op_assign_7 = fmul double %tmp_13, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:340  %tmp_14 = sitofp i32 %sext_ln1429_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="460" st_id="33" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:31  %i_op_assign = fmul double %tmp, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:34  %tmp_1 = sitofp i32 %sext_ln1429_1 to double

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:82  %i_op_assign_2 = fmul double %tmp_8, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:85  %tmp_9 = sitofp i32 %sext_ln1429_3 to double

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:133  %i_op_assign_3 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:136  %tmp_2 = sitofp i32 %sext_ln1429_5 to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="466" st_id="33" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:184  %i_op_assign_4 = fmul double %tmp_3, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:187  %tmp_4 = sitofp i32 %sext_ln1429_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:235  %i_op_assign_5 = fmul double %tmp_7, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:238  %tmp_10 = sitofp i32 %sext_ln1429_9 to double

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:286  %i_op_assign_6 = fmul double %tmp_11, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="471" st_id="33" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:289  %tmp_12 = sitofp i32 %sext_ln1429_11 to double

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="472" st_id="33" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:337  %i_op_assign_7 = fmul double %tmp_13, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="473" st_id="33" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:340  %tmp_14 = sitofp i32 %sext_ln1429_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="474" st_id="34" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:31  %i_op_assign = fmul double %tmp, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="475" st_id="34" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:82  %i_op_assign_2 = fmul double %tmp_8, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="476" st_id="34" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:133  %i_op_assign_3 = fmul double %tmp_s, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="477" st_id="34" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:184  %i_op_assign_4 = fmul double %tmp_3, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="478" st_id="34" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:235  %i_op_assign_5 = fmul double %tmp_7, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="479" st_id="34" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:238  %tmp_10 = sitofp i32 %sext_ln1429_9 to double

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:286  %i_op_assign_6 = fmul double %tmp_11, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:289  %tmp_12 = sitofp i32 %sext_ln1429_11 to double

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:337  %i_op_assign_7 = fmul double %tmp_13, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:340  %tmp_14 = sitofp i32 %sext_ln1429_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="484" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:35  %val_assign_2 = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="485" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:86  %val_assign_3 = fadd double %tmp_9, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="486" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:137  %val_assign_4 = fadd double %tmp_2, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="487" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:188  %val_assign_5 = fadd double %tmp_4, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:235  %i_op_assign_5 = fmul double %tmp_7, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:238  %tmp_10 = sitofp i32 %sext_ln1429_9 to double

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:286  %i_op_assign_6 = fmul double %tmp_11, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:289  %tmp_12 = sitofp i32 %sext_ln1429_11 to double

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:337  %i_op_assign_7 = fmul double %tmp_13, 4.000000e-01

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:340  %tmp_14 = sitofp i32 %sext_ln1429_13 to double

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="494" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:35  %val_assign_2 = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:86  %val_assign_3 = fadd double %tmp_9, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:137  %val_assign_4 = fadd double %tmp_2, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:188  %val_assign_5 = fadd double %tmp_4, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:239  %val_assign_6 = fadd double %tmp_10, %i_op_assign_5

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:290  %val_assign_7 = fadd double %tmp_12, %i_op_assign_6

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:341  %val_assign_8 = fadd double %tmp_14, %i_op_assign_7

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="501" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:35  %val_assign_2 = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="502" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:86  %val_assign_3 = fadd double %tmp_9, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="503" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:137  %val_assign_4 = fadd double %tmp_2, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:188  %val_assign_5 = fadd double %tmp_4, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:239  %val_assign_6 = fadd double %tmp_10, %i_op_assign_5

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:290  %val_assign_7 = fadd double %tmp_12, %i_op_assign_6

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:341  %val_assign_8 = fadd double %tmp_14, %i_op_assign_7

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="508" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:35  %val_assign_2 = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="509" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:86  %val_assign_3 = fadd double %tmp_9, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="510" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:137  %val_assign_4 = fadd double %tmp_2, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="511" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:188  %val_assign_5 = fadd double %tmp_4, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="512" st_id="38" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:239  %val_assign_6 = fadd double %tmp_10, %i_op_assign_5

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="513" st_id="38" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:290  %val_assign_7 = fadd double %tmp_12, %i_op_assign_6

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="514" st_id="38" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:341  %val_assign_8 = fadd double %tmp_14, %i_op_assign_7

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="515" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:35  %val_assign_2 = fadd double %tmp_1, %i_op_assign

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="516" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:86  %val_assign_3 = fadd double %tmp_9, %i_op_assign_2

]]></Node>
<StgValue><ssdm name="val_assign_3"/></StgValue>
</operation>

<operation id="517" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:137  %val_assign_4 = fadd double %tmp_2, %i_op_assign_3

]]></Node>
<StgValue><ssdm name="val_assign_4"/></StgValue>
</operation>

<operation id="518" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:188  %val_assign_5 = fadd double %tmp_4, %i_op_assign_4

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="519" st_id="39" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:239  %val_assign_6 = fadd double %tmp_10, %i_op_assign_5

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="520" st_id="39" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:290  %val_assign_7 = fadd double %tmp_12, %i_op_assign_6

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="521" st_id="39" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:341  %val_assign_8 = fadd double %tmp_14, %i_op_assign_7

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="522" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:36  %reg_V_9 = bitcast double %val_assign_2 to i64

]]></Node>
<StgValue><ssdm name="reg_V_9"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:37  %trunc_ln310 = trunc i64 %reg_V_9 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:38  %p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_9, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="525" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:39  %p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_9, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:40  %exp_V_1 = zext i11 %p_Result_4 to i12

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:42  %trunc_ln331 = trunc i64 %reg_V_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="528" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:44  %icmp_ln326_1 = icmp eq i63 %trunc_ln310, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_1"/></StgValue>
</operation>

<operation id="529" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:45  %sh_amt_1 = sub i12 1075, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="530" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:47  %icmp_ln330_1 = icmp eq i11 %p_Result_4, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="531" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:48  %icmp_ln332_1 = icmp sgt i12 %sh_amt_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_1"/></StgValue>
</operation>

<operation id="532" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:49  %icmp_ln333_1 = icmp slt i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_1"/></StgValue>
</operation>

<operation id="533" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:60  %or_ln330_2 = or i1 %icmp_ln326_1, %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="or_ln330_2"/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:87  %reg_V_10 = bitcast double %val_assign_3 to i64

]]></Node>
<StgValue><ssdm name="reg_V_10"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:88  %trunc_ln310_1 = trunc i64 %reg_V_10 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_1"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:89  %p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_10, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:90  %p_Result_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_10, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:91  %exp_V_2 = zext i11 %p_Result_3 to i12

]]></Node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:93  %trunc_ln331_1 = trunc i64 %reg_V_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_1"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:95  %icmp_ln326_5 = icmp eq i63 %trunc_ln310_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_5"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:96  %sh_amt_3 = sub i12 1075, %exp_V_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:98  %icmp_ln330_5 = icmp eq i11 %p_Result_3, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_5"/></StgValue>
</operation>

<operation id="543" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:99  %icmp_ln332_5 = icmp sgt i12 %sh_amt_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_5"/></StgValue>
</operation>

<operation id="544" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:100  %icmp_ln333_5 = icmp slt i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_5"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:111  %or_ln330_3 = or i1 %icmp_ln326_5, %icmp_ln330_5

]]></Node>
<StgValue><ssdm name="or_ln330_3"/></StgValue>
</operation>

<operation id="546" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:138  %reg_V_11 = bitcast double %val_assign_4 to i64

]]></Node>
<StgValue><ssdm name="reg_V_11"/></StgValue>
</operation>

<operation id="547" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:139  %trunc_ln310_2 = trunc i64 %reg_V_11 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_2"/></StgValue>
</operation>

<operation id="548" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:140  %p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_11, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="549" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:141  %p_Result_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_11, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="550" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:142  %exp_V_3 = zext i11 %p_Result_1 to i12

]]></Node>
<StgValue><ssdm name="exp_V_3"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:144  %trunc_ln331_2 = trunc i64 %reg_V_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_2"/></StgValue>
</operation>

<operation id="552" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:146  %icmp_ln326_7 = icmp eq i63 %trunc_ln310_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_7"/></StgValue>
</operation>

<operation id="553" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:147  %sh_amt_5 = sub i12 1075, %exp_V_3

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="554" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:149  %icmp_ln330_7 = icmp eq i11 %p_Result_1, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_7"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:150  %icmp_ln332_7 = icmp sgt i12 %sh_amt_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_7"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:151  %icmp_ln333_7 = icmp slt i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_7"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:162  %or_ln330_4 = or i1 %icmp_ln326_7, %icmp_ln330_7

]]></Node>
<StgValue><ssdm name="or_ln330_4"/></StgValue>
</operation>

<operation id="558" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:189  %reg_V_12 = bitcast double %val_assign_5 to i64

]]></Node>
<StgValue><ssdm name="reg_V_12"/></StgValue>
</operation>

<operation id="559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:190  %trunc_ln310_3 = trunc i64 %reg_V_12 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_3"/></StgValue>
</operation>

<operation id="560" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:191  %p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_12, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:192  %p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_12, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="562" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:193  %exp_V_4 = zext i11 %p_Result_2 to i12

]]></Node>
<StgValue><ssdm name="exp_V_4"/></StgValue>
</operation>

<operation id="563" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:195  %trunc_ln331_3 = trunc i64 %reg_V_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_3"/></StgValue>
</operation>

<operation id="564" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:197  %icmp_ln326_8 = icmp eq i63 %trunc_ln310_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_8"/></StgValue>
</operation>

<operation id="565" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:198  %sh_amt_7 = sub i12 1075, %exp_V_4

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="566" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:200  %icmp_ln330_8 = icmp eq i11 %p_Result_2, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_8"/></StgValue>
</operation>

<operation id="567" st_id="40" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:239  %val_assign_6 = fadd double %tmp_10, %i_op_assign_5

]]></Node>
<StgValue><ssdm name="val_assign_6"/></StgValue>
</operation>

<operation id="568" st_id="40" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:290  %val_assign_7 = fadd double %tmp_12, %i_op_assign_6

]]></Node>
<StgValue><ssdm name="val_assign_7"/></StgValue>
</operation>

<operation id="569" st_id="40" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_1_begin:341  %val_assign_8 = fadd double %tmp_14, %i_op_assign_7

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="570" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:41  %trunc_ln318 = trunc i64 %reg_V_9 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318"/></StgValue>
</operation>

<operation id="571" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:43  %tmp_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="572" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:46  %sext_ln329_1 = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_1"/></StgValue>
</operation>

<operation id="573" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:50  %sh_amt_2 = sub i12 0, %sh_amt_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:51  %trunc_ln342 = trunc i12 %sh_amt_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:52  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:53  %icmp_ln343 = icmp slt i8 %tmp_38, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:54  %zext_ln334_1 = zext i32 %sext_ln329_1 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_1"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:55  %lshr_ln334_1 = lshr i53 %tmp_20, %zext_ln334_1

]]></Node>
<StgValue><ssdm name="lshr_ln334_1"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:56  %trunc_ln334 = trunc i53 %lshr_ln334_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:59  %shl_ln345_1 = shl i8 %trunc_ln331, %trunc_ln342

]]></Node>
<StgValue><ssdm name="shl_ln345_1"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:61  %xor_ln330_2 = xor i1 %or_ln330_2, true

]]></Node>
<StgValue><ssdm name="xor_ln330_2"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:62  %and_ln332_2 = and i1 %icmp_ln332_1, %xor_ln330_2

]]></Node>
<StgValue><ssdm name="and_ln332_2"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:63  %and_ln333_4 = and i1 %and_ln332_2, %icmp_ln333_1

]]></Node>
<StgValue><ssdm name="and_ln333_4"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:64  %select_ln333_4 = select i1 %and_ln333_4, i8 %trunc_ln334, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_4"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:65  %or_ln332_2 = or i1 %or_ln330_2, %icmp_ln332_1

]]></Node>
<StgValue><ssdm name="or_ln332_2"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:66  %xor_ln332_2 = xor i1 %or_ln332_2, true

]]></Node>
<StgValue><ssdm name="xor_ln332_2"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:67  %and_ln343_2 = and i1 %icmp_ln343, %xor_ln332_2

]]></Node>
<StgValue><ssdm name="and_ln343_2"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:68  %select_ln343_2 = select i1 %and_ln343_2, i8 %shl_ln345_1, i8 %select_ln333_4

]]></Node>
<StgValue><ssdm name="select_ln343_2"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:69  %select_ln326_2 = select i1 %icmp_ln326_1, i8 0, i8 %select_ln343_2

]]></Node>
<StgValue><ssdm name="select_ln326_2"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:92  %trunc_ln318_1 = trunc i64 %reg_V_10 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_1"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:94  %tmp_25 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_1)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:97  %sext_ln329_4 = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_4"/></StgValue>
</operation>

<operation id="593" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:101  %sh_amt_4 = sub i12 0, %sh_amt_3

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:102  %trunc_ln342_1 = trunc i12 %sh_amt_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_1"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:103  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_4, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="596" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:104  %icmp_ln343_1 = icmp slt i8 %tmp_41, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_1"/></StgValue>
</operation>

<operation id="597" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:105  %zext_ln334_4 = zext i32 %sext_ln329_4 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_4"/></StgValue>
</operation>

<operation id="598" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:106  %lshr_ln334_4 = lshr i53 %tmp_25, %zext_ln334_4

]]></Node>
<StgValue><ssdm name="lshr_ln334_4"/></StgValue>
</operation>

<operation id="599" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:107  %trunc_ln334_1 = trunc i53 %lshr_ln334_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_1"/></StgValue>
</operation>

<operation id="600" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:110  %shl_ln345_5 = shl i8 %trunc_ln331_1, %trunc_ln342_1

]]></Node>
<StgValue><ssdm name="shl_ln345_5"/></StgValue>
</operation>

<operation id="601" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:112  %xor_ln330_3 = xor i1 %or_ln330_3, true

]]></Node>
<StgValue><ssdm name="xor_ln330_3"/></StgValue>
</operation>

<operation id="602" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:113  %and_ln332_3 = and i1 %icmp_ln332_5, %xor_ln330_3

]]></Node>
<StgValue><ssdm name="and_ln332_3"/></StgValue>
</operation>

<operation id="603" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:114  %and_ln333_6 = and i1 %and_ln332_3, %icmp_ln333_5

]]></Node>
<StgValue><ssdm name="and_ln333_6"/></StgValue>
</operation>

<operation id="604" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:115  %select_ln333_6 = select i1 %and_ln333_6, i8 %trunc_ln334_1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_6"/></StgValue>
</operation>

<operation id="605" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:116  %or_ln332_3 = or i1 %or_ln330_3, %icmp_ln332_5

]]></Node>
<StgValue><ssdm name="or_ln332_3"/></StgValue>
</operation>

<operation id="606" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:117  %xor_ln332_3 = xor i1 %or_ln332_3, true

]]></Node>
<StgValue><ssdm name="xor_ln332_3"/></StgValue>
</operation>

<operation id="607" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:118  %and_ln343_3 = and i1 %icmp_ln343_1, %xor_ln332_3

]]></Node>
<StgValue><ssdm name="and_ln343_3"/></StgValue>
</operation>

<operation id="608" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:119  %select_ln343_3 = select i1 %and_ln343_3, i8 %shl_ln345_5, i8 %select_ln333_6

]]></Node>
<StgValue><ssdm name="select_ln343_3"/></StgValue>
</operation>

<operation id="609" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:120  %select_ln326_3 = select i1 %icmp_ln326_5, i8 0, i8 %select_ln343_3

]]></Node>
<StgValue><ssdm name="select_ln326_3"/></StgValue>
</operation>

<operation id="610" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:143  %trunc_ln318_2 = trunc i64 %reg_V_11 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_2"/></StgValue>
</operation>

<operation id="611" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:145  %tmp_29 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_2)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="612" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:148  %sext_ln329_7 = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_7"/></StgValue>
</operation>

<operation id="613" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:152  %sh_amt_6 = sub i12 0, %sh_amt_5

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="614" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:153  %trunc_ln342_2 = trunc i12 %sh_amt_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_2"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:154  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_6, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:155  %icmp_ln343_2 = icmp slt i8 %tmp_44, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_2"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:156  %zext_ln334_7 = zext i32 %sext_ln329_7 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_7"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:157  %lshr_ln334_7 = lshr i53 %tmp_29, %zext_ln334_7

]]></Node>
<StgValue><ssdm name="lshr_ln334_7"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:158  %trunc_ln334_2 = trunc i53 %lshr_ln334_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_2"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:161  %shl_ln345_7 = shl i8 %trunc_ln331_2, %trunc_ln342_2

]]></Node>
<StgValue><ssdm name="shl_ln345_7"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:163  %xor_ln330_4 = xor i1 %or_ln330_4, true

]]></Node>
<StgValue><ssdm name="xor_ln330_4"/></StgValue>
</operation>

<operation id="622" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:164  %and_ln332_4 = and i1 %icmp_ln332_7, %xor_ln330_4

]]></Node>
<StgValue><ssdm name="and_ln332_4"/></StgValue>
</operation>

<operation id="623" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:165  %and_ln333_8 = and i1 %and_ln332_4, %icmp_ln333_7

]]></Node>
<StgValue><ssdm name="and_ln333_8"/></StgValue>
</operation>

<operation id="624" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:166  %select_ln333_8 = select i1 %and_ln333_8, i8 %trunc_ln334_2, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_8"/></StgValue>
</operation>

<operation id="625" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:167  %or_ln332_4 = or i1 %or_ln330_4, %icmp_ln332_7

]]></Node>
<StgValue><ssdm name="or_ln332_4"/></StgValue>
</operation>

<operation id="626" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:168  %xor_ln332_4 = xor i1 %or_ln332_4, true

]]></Node>
<StgValue><ssdm name="xor_ln332_4"/></StgValue>
</operation>

<operation id="627" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:169  %and_ln343_4 = and i1 %icmp_ln343_2, %xor_ln332_4

]]></Node>
<StgValue><ssdm name="and_ln343_4"/></StgValue>
</operation>

<operation id="628" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:170  %select_ln343_4 = select i1 %and_ln343_4, i8 %shl_ln345_7, i8 %select_ln333_8

]]></Node>
<StgValue><ssdm name="select_ln343_4"/></StgValue>
</operation>

<operation id="629" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:171  %select_ln326_4 = select i1 %icmp_ln326_7, i8 0, i8 %select_ln343_4

]]></Node>
<StgValue><ssdm name="select_ln326_4"/></StgValue>
</operation>

<operation id="630" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:194  %trunc_ln318_3 = trunc i64 %reg_V_12 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_3"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:196  %tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_3)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:199  %sext_ln329_8 = sext i12 %sh_amt_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_8"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:201  %icmp_ln332_8 = icmp sgt i12 %sh_amt_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_8"/></StgValue>
</operation>

<operation id="634" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:202  %icmp_ln333_8 = icmp slt i12 %sh_amt_7, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_8"/></StgValue>
</operation>

<operation id="635" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:207  %zext_ln334_8 = zext i32 %sext_ln329_8 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_8"/></StgValue>
</operation>

<operation id="636" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:208  %lshr_ln334_8 = lshr i53 %tmp_30, %zext_ln334_8

]]></Node>
<StgValue><ssdm name="lshr_ln334_8"/></StgValue>
</operation>

<operation id="637" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:209  %trunc_ln334_3 = trunc i53 %lshr_ln334_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_3"/></StgValue>
</operation>

<operation id="638" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:213  %or_ln330_5 = or i1 %icmp_ln326_8, %icmp_ln330_8

]]></Node>
<StgValue><ssdm name="or_ln330_5"/></StgValue>
</operation>

<operation id="639" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:214  %xor_ln330_5 = xor i1 %or_ln330_5, true

]]></Node>
<StgValue><ssdm name="xor_ln330_5"/></StgValue>
</operation>

<operation id="640" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:215  %and_ln332_5 = and i1 %icmp_ln332_8, %xor_ln330_5

]]></Node>
<StgValue><ssdm name="and_ln332_5"/></StgValue>
</operation>

<operation id="641" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:216  %and_ln333_10 = and i1 %and_ln332_5, %icmp_ln333_8

]]></Node>
<StgValue><ssdm name="and_ln333_10"/></StgValue>
</operation>

<operation id="642" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:217  %select_ln333_10 = select i1 %and_ln333_10, i8 %trunc_ln334_3, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_10"/></StgValue>
</operation>

<operation id="643" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:240  %reg_V_13 = bitcast double %val_assign_6 to i64

]]></Node>
<StgValue><ssdm name="reg_V_13"/></StgValue>
</operation>

<operation id="644" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:241  %trunc_ln310_4 = trunc i64 %reg_V_13 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_4"/></StgValue>
</operation>

<operation id="645" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:242  %p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_13, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="646" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:243  %p_Result_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_13, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="647" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:244  %exp_V_5 = zext i11 %p_Result_5 to i12

]]></Node>
<StgValue><ssdm name="exp_V_5"/></StgValue>
</operation>

<operation id="648" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:246  %trunc_ln331_4 = trunc i64 %reg_V_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_4"/></StgValue>
</operation>

<operation id="649" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:248  %icmp_ln326_9 = icmp eq i63 %trunc_ln310_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_9"/></StgValue>
</operation>

<operation id="650" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:249  %sh_amt_9 = sub i12 1075, %exp_V_5

]]></Node>
<StgValue><ssdm name="sh_amt_9"/></StgValue>
</operation>

<operation id="651" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:251  %icmp_ln330_9 = icmp eq i11 %p_Result_5, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_9"/></StgValue>
</operation>

<operation id="652" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:252  %icmp_ln332_9 = icmp sgt i12 %sh_amt_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_9"/></StgValue>
</operation>

<operation id="653" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:253  %icmp_ln333_9 = icmp slt i12 %sh_amt_9, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_9"/></StgValue>
</operation>

<operation id="654" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:264  %or_ln330_6 = or i1 %icmp_ln326_9, %icmp_ln330_9

]]></Node>
<StgValue><ssdm name="or_ln330_6"/></StgValue>
</operation>

<operation id="655" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:291  %reg_V_14 = bitcast double %val_assign_7 to i64

]]></Node>
<StgValue><ssdm name="reg_V_14"/></StgValue>
</operation>

<operation id="656" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:292  %trunc_ln310_5 = trunc i64 %reg_V_14 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_5"/></StgValue>
</operation>

<operation id="657" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:293  %p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_14, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="658" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:294  %p_Result_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_14, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="659" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:295  %exp_V_6 = zext i11 %p_Result_6 to i12

]]></Node>
<StgValue><ssdm name="exp_V_6"/></StgValue>
</operation>

<operation id="660" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:297  %trunc_ln331_5 = trunc i64 %reg_V_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_5"/></StgValue>
</operation>

<operation id="661" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:299  %icmp_ln326_10 = icmp eq i63 %trunc_ln310_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_10"/></StgValue>
</operation>

<operation id="662" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:300  %sh_amt_11 = sub i12 1075, %exp_V_6

]]></Node>
<StgValue><ssdm name="sh_amt_11"/></StgValue>
</operation>

<operation id="663" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:302  %icmp_ln330_10 = icmp eq i11 %p_Result_6, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_10"/></StgValue>
</operation>

<operation id="664" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:303  %icmp_ln332_10 = icmp sgt i12 %sh_amt_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_10"/></StgValue>
</operation>

<operation id="665" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:304  %icmp_ln333_10 = icmp slt i12 %sh_amt_11, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_10"/></StgValue>
</operation>

<operation id="666" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:315  %or_ln330_7 = or i1 %icmp_ln326_10, %icmp_ln330_10

]]></Node>
<StgValue><ssdm name="or_ln330_7"/></StgValue>
</operation>

<operation id="667" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:342  %reg_V_15 = bitcast double %val_assign_8 to i64

]]></Node>
<StgValue><ssdm name="reg_V_15"/></StgValue>
</operation>

<operation id="668" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:343  %trunc_ln310_6 = trunc i64 %reg_V_15 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_6"/></StgValue>
</operation>

<operation id="669" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:344  %p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_15, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="670" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:345  %p_Result_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_15, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="671" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_1_begin:346  %exp_V_7 = zext i11 %p_Result_9 to i12

]]></Node>
<StgValue><ssdm name="exp_V_7"/></StgValue>
</operation>

<operation id="672" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:348  %trunc_ln331_6 = trunc i64 %reg_V_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_6"/></StgValue>
</operation>

<operation id="673" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_1_begin:350  %icmp_ln326_11 = icmp eq i63 %trunc_ln310_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_11"/></StgValue>
</operation>

<operation id="674" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:351  %sh_amt_13 = sub i12 1075, %exp_V_7

]]></Node>
<StgValue><ssdm name="sh_amt_13"/></StgValue>
</operation>

<operation id="675" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_1_begin:353  %icmp_ln330_11 = icmp eq i11 %p_Result_9, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_11"/></StgValue>
</operation>

<operation id="676" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:354  %icmp_ln332_11 = icmp sgt i12 %sh_amt_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_11"/></StgValue>
</operation>

<operation id="677" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:355  %icmp_ln333_11 = icmp slt i12 %sh_amt_13, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_11"/></StgValue>
</operation>

<operation id="678" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:366  %or_ln330_8 = or i1 %icmp_ln326_11, %icmp_ln330_11

]]></Node>
<StgValue><ssdm name="or_ln330_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="679" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:57  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_9, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="680" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:58  %select_ln336 = select i1 %tmp_39, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336"/></StgValue>
</operation>

<operation id="681" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:70  %xor_ln333_2 = xor i1 %icmp_ln333_1, true

]]></Node>
<StgValue><ssdm name="xor_ln333_2"/></StgValue>
</operation>

<operation id="682" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:71  %and_ln333_5 = and i1 %and_ln332_2, %xor_ln333_2

]]></Node>
<StgValue><ssdm name="and_ln333_5"/></StgValue>
</operation>

<operation id="683" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:72  %select_ln333_5 = select i1 %and_ln333_5, i8 %select_ln336, i8 %select_ln326_2

]]></Node>
<StgValue><ssdm name="select_ln333_5"/></StgValue>
</operation>

<operation id="684" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:73  %xor_ln326_2 = xor i1 %icmp_ln326_1, true

]]></Node>
<StgValue><ssdm name="xor_ln326_2"/></StgValue>
</operation>

<operation id="685" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:74  %and_ln330_2 = and i1 %icmp_ln330_1, %xor_ln326_2

]]></Node>
<StgValue><ssdm name="and_ln330_2"/></StgValue>
</operation>

<operation id="686" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:75  %select_ln330_2 = select i1 %and_ln330_2, i8 %trunc_ln331, i8 %select_ln333_5

]]></Node>
<StgValue><ssdm name="select_ln330_2"/></StgValue>
</operation>

<operation id="687" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:76  %sub_ln461_1 = sub i8 0, %select_ln330_2

]]></Node>
<StgValue><ssdm name="sub_ln461_1"/></StgValue>
</operation>

<operation id="688" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:77  %select_ln351_1 = select i1 %p_Result_20, i8 %sub_ln461_1, i8 %select_ln330_2

]]></Node>
<StgValue><ssdm name="select_ln351_1"/></StgValue>
</operation>

<operation id="689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:108  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_10, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:109  %select_ln336_1 = select i1 %tmp_42, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_1"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:121  %xor_ln333_3 = xor i1 %icmp_ln333_5, true

]]></Node>
<StgValue><ssdm name="xor_ln333_3"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:122  %and_ln333_7 = and i1 %and_ln332_3, %xor_ln333_3

]]></Node>
<StgValue><ssdm name="and_ln333_7"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:123  %select_ln333_7 = select i1 %and_ln333_7, i8 %select_ln336_1, i8 %select_ln326_3

]]></Node>
<StgValue><ssdm name="select_ln333_7"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:124  %xor_ln326_3 = xor i1 %icmp_ln326_5, true

]]></Node>
<StgValue><ssdm name="xor_ln326_3"/></StgValue>
</operation>

<operation id="695" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:125  %and_ln330_3 = and i1 %icmp_ln330_5, %xor_ln326_3

]]></Node>
<StgValue><ssdm name="and_ln330_3"/></StgValue>
</operation>

<operation id="696" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:126  %select_ln330_3 = select i1 %and_ln330_3, i8 %trunc_ln331_1, i8 %select_ln333_7

]]></Node>
<StgValue><ssdm name="select_ln330_3"/></StgValue>
</operation>

<operation id="697" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:127  %sub_ln461_5 = sub i8 0, %select_ln330_3

]]></Node>
<StgValue><ssdm name="sub_ln461_5"/></StgValue>
</operation>

<operation id="698" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:128  %select_ln351_4 = select i1 %p_Result_21, i8 %sub_ln461_5, i8 %select_ln330_3

]]></Node>
<StgValue><ssdm name="select_ln351_4"/></StgValue>
</operation>

<operation id="699" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:159  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_11, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="700" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:160  %select_ln336_2 = select i1 %tmp_45, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_2"/></StgValue>
</operation>

<operation id="701" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:172  %xor_ln333_4 = xor i1 %icmp_ln333_7, true

]]></Node>
<StgValue><ssdm name="xor_ln333_4"/></StgValue>
</operation>

<operation id="702" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:173  %and_ln333_9 = and i1 %and_ln332_4, %xor_ln333_4

]]></Node>
<StgValue><ssdm name="and_ln333_9"/></StgValue>
</operation>

<operation id="703" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:174  %select_ln333_9 = select i1 %and_ln333_9, i8 %select_ln336_2, i8 %select_ln326_4

]]></Node>
<StgValue><ssdm name="select_ln333_9"/></StgValue>
</operation>

<operation id="704" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:175  %xor_ln326_4 = xor i1 %icmp_ln326_7, true

]]></Node>
<StgValue><ssdm name="xor_ln326_4"/></StgValue>
</operation>

<operation id="705" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:176  %and_ln330_4 = and i1 %icmp_ln330_7, %xor_ln326_4

]]></Node>
<StgValue><ssdm name="and_ln330_4"/></StgValue>
</operation>

<operation id="706" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:177  %select_ln330_4 = select i1 %and_ln330_4, i8 %trunc_ln331_2, i8 %select_ln333_9

]]></Node>
<StgValue><ssdm name="select_ln330_4"/></StgValue>
</operation>

<operation id="707" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:178  %sub_ln461_7 = sub i8 0, %select_ln330_4

]]></Node>
<StgValue><ssdm name="sub_ln461_7"/></StgValue>
</operation>

<operation id="708" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:179  %select_ln351_7 = select i1 %p_Result_22, i8 %sub_ln461_7, i8 %select_ln330_4

]]></Node>
<StgValue><ssdm name="select_ln351_7"/></StgValue>
</operation>

<operation id="709" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:203  %sh_amt_8 = sub i12 0, %sh_amt_7

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="710" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:204  %trunc_ln342_3 = trunc i12 %sh_amt_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_3"/></StgValue>
</operation>

<operation id="711" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:205  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_8, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="712" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:206  %icmp_ln343_3 = icmp slt i8 %tmp_47, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_3"/></StgValue>
</operation>

<operation id="713" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:210  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="714" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:211  %select_ln336_3 = select i1 %tmp_48, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_3"/></StgValue>
</operation>

<operation id="715" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:212  %shl_ln345_8 = shl i8 %trunc_ln331_3, %trunc_ln342_3

]]></Node>
<StgValue><ssdm name="shl_ln345_8"/></StgValue>
</operation>

<operation id="716" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:218  %or_ln332_5 = or i1 %or_ln330_5, %icmp_ln332_8

]]></Node>
<StgValue><ssdm name="or_ln332_5"/></StgValue>
</operation>

<operation id="717" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:219  %xor_ln332_5 = xor i1 %or_ln332_5, true

]]></Node>
<StgValue><ssdm name="xor_ln332_5"/></StgValue>
</operation>

<operation id="718" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:220  %and_ln343_5 = and i1 %icmp_ln343_3, %xor_ln332_5

]]></Node>
<StgValue><ssdm name="and_ln343_5"/></StgValue>
</operation>

<operation id="719" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:221  %select_ln343_5 = select i1 %and_ln343_5, i8 %shl_ln345_8, i8 %select_ln333_10

]]></Node>
<StgValue><ssdm name="select_ln343_5"/></StgValue>
</operation>

<operation id="720" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:222  %select_ln326_5 = select i1 %icmp_ln326_8, i8 0, i8 %select_ln343_5

]]></Node>
<StgValue><ssdm name="select_ln326_5"/></StgValue>
</operation>

<operation id="721" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:223  %xor_ln333_5 = xor i1 %icmp_ln333_8, true

]]></Node>
<StgValue><ssdm name="xor_ln333_5"/></StgValue>
</operation>

<operation id="722" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:224  %and_ln333_11 = and i1 %and_ln332_5, %xor_ln333_5

]]></Node>
<StgValue><ssdm name="and_ln333_11"/></StgValue>
</operation>

<operation id="723" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:225  %select_ln333_11 = select i1 %and_ln333_11, i8 %select_ln336_3, i8 %select_ln326_5

]]></Node>
<StgValue><ssdm name="select_ln333_11"/></StgValue>
</operation>

<operation id="724" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:245  %trunc_ln318_4 = trunc i64 %reg_V_13 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_4"/></StgValue>
</operation>

<operation id="725" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:247  %tmp_31 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_4)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="726" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:250  %sext_ln329_9 = sext i12 %sh_amt_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_9"/></StgValue>
</operation>

<operation id="727" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:254  %sh_amt_10 = sub i12 0, %sh_amt_9

]]></Node>
<StgValue><ssdm name="sh_amt_10"/></StgValue>
</operation>

<operation id="728" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:255  %trunc_ln342_4 = trunc i12 %sh_amt_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_4"/></StgValue>
</operation>

<operation id="729" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:256  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_10, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="730" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:257  %icmp_ln343_4 = icmp slt i8 %tmp_50, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_4"/></StgValue>
</operation>

<operation id="731" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:258  %zext_ln334_9 = zext i32 %sext_ln329_9 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_9"/></StgValue>
</operation>

<operation id="732" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:259  %lshr_ln334_9 = lshr i53 %tmp_31, %zext_ln334_9

]]></Node>
<StgValue><ssdm name="lshr_ln334_9"/></StgValue>
</operation>

<operation id="733" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:260  %trunc_ln334_4 = trunc i53 %lshr_ln334_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_4"/></StgValue>
</operation>

<operation id="734" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:263  %shl_ln345_9 = shl i8 %trunc_ln331_4, %trunc_ln342_4

]]></Node>
<StgValue><ssdm name="shl_ln345_9"/></StgValue>
</operation>

<operation id="735" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:265  %xor_ln330_6 = xor i1 %or_ln330_6, true

]]></Node>
<StgValue><ssdm name="xor_ln330_6"/></StgValue>
</operation>

<operation id="736" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:266  %and_ln332_6 = and i1 %icmp_ln332_9, %xor_ln330_6

]]></Node>
<StgValue><ssdm name="and_ln332_6"/></StgValue>
</operation>

<operation id="737" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:267  %and_ln333_12 = and i1 %and_ln332_6, %icmp_ln333_9

]]></Node>
<StgValue><ssdm name="and_ln333_12"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:268  %select_ln333_12 = select i1 %and_ln333_12, i8 %trunc_ln334_4, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_12"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:269  %or_ln332_6 = or i1 %or_ln330_6, %icmp_ln332_9

]]></Node>
<StgValue><ssdm name="or_ln332_6"/></StgValue>
</operation>

<operation id="740" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:270  %xor_ln332_6 = xor i1 %or_ln332_6, true

]]></Node>
<StgValue><ssdm name="xor_ln332_6"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:271  %and_ln343_6 = and i1 %icmp_ln343_4, %xor_ln332_6

]]></Node>
<StgValue><ssdm name="and_ln343_6"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:272  %select_ln343_6 = select i1 %and_ln343_6, i8 %shl_ln345_9, i8 %select_ln333_12

]]></Node>
<StgValue><ssdm name="select_ln343_6"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:273  %select_ln326_6 = select i1 %icmp_ln326_9, i8 0, i8 %select_ln343_6

]]></Node>
<StgValue><ssdm name="select_ln326_6"/></StgValue>
</operation>

<operation id="744" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:296  %trunc_ln318_5 = trunc i64 %reg_V_14 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_5"/></StgValue>
</operation>

<operation id="745" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:298  %tmp_32 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_5)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="746" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:301  %sext_ln329_10 = sext i12 %sh_amt_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_10"/></StgValue>
</operation>

<operation id="747" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:305  %sh_amt_12 = sub i12 0, %sh_amt_11

]]></Node>
<StgValue><ssdm name="sh_amt_12"/></StgValue>
</operation>

<operation id="748" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:306  %trunc_ln342_5 = trunc i12 %sh_amt_12 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_5"/></StgValue>
</operation>

<operation id="749" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:307  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_12, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="750" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:308  %icmp_ln343_5 = icmp slt i8 %tmp_53, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_5"/></StgValue>
</operation>

<operation id="751" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:309  %zext_ln334_10 = zext i32 %sext_ln329_10 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_10"/></StgValue>
</operation>

<operation id="752" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:310  %lshr_ln334_10 = lshr i53 %tmp_32, %zext_ln334_10

]]></Node>
<StgValue><ssdm name="lshr_ln334_10"/></StgValue>
</operation>

<operation id="753" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:311  %trunc_ln334_5 = trunc i53 %lshr_ln334_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_5"/></StgValue>
</operation>

<operation id="754" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:314  %shl_ln345_10 = shl i8 %trunc_ln331_5, %trunc_ln342_5

]]></Node>
<StgValue><ssdm name="shl_ln345_10"/></StgValue>
</operation>

<operation id="755" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:316  %xor_ln330_7 = xor i1 %or_ln330_7, true

]]></Node>
<StgValue><ssdm name="xor_ln330_7"/></StgValue>
</operation>

<operation id="756" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:317  %and_ln332_7 = and i1 %icmp_ln332_10, %xor_ln330_7

]]></Node>
<StgValue><ssdm name="and_ln332_7"/></StgValue>
</operation>

<operation id="757" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:318  %and_ln333_14 = and i1 %and_ln332_7, %icmp_ln333_10

]]></Node>
<StgValue><ssdm name="and_ln333_14"/></StgValue>
</operation>

<operation id="758" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:319  %select_ln333_14 = select i1 %and_ln333_14, i8 %trunc_ln334_5, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_14"/></StgValue>
</operation>

<operation id="759" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:320  %or_ln332_7 = or i1 %or_ln330_7, %icmp_ln332_10

]]></Node>
<StgValue><ssdm name="or_ln332_7"/></StgValue>
</operation>

<operation id="760" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:321  %xor_ln332_7 = xor i1 %or_ln332_7, true

]]></Node>
<StgValue><ssdm name="xor_ln332_7"/></StgValue>
</operation>

<operation id="761" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:322  %and_ln343_7 = and i1 %icmp_ln343_5, %xor_ln332_7

]]></Node>
<StgValue><ssdm name="and_ln343_7"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:323  %select_ln343_7 = select i1 %and_ln343_7, i8 %shl_ln345_10, i8 %select_ln333_14

]]></Node>
<StgValue><ssdm name="select_ln343_7"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:324  %select_ln326_7 = select i1 %icmp_ln326_10, i8 0, i8 %select_ln343_7

]]></Node>
<StgValue><ssdm name="select_ln326_7"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_1_begin:347  %trunc_ln318_6 = trunc i64 %reg_V_15 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_6"/></StgValue>
</operation>

<operation id="765" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_1_begin:349  %tmp_33 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_6)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="766" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:352  %sext_ln329_11 = sext i12 %sh_amt_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_11"/></StgValue>
</operation>

<operation id="767" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_1_begin:356  %sh_amt_14 = sub i12 0, %sh_amt_13

]]></Node>
<StgValue><ssdm name="sh_amt_14"/></StgValue>
</operation>

<operation id="768" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_1_begin:357  %trunc_ln342_6 = trunc i12 %sh_amt_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_6"/></StgValue>
</operation>

<operation id="769" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:358  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_14, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="770" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:359  %icmp_ln343_6 = icmp slt i8 %tmp_56, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_6"/></StgValue>
</operation>

<operation id="771" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_1_begin:360  %zext_ln334_11 = zext i32 %sext_ln329_11 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_11"/></StgValue>
</operation>

<operation id="772" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_1_begin:361  %lshr_ln334_11 = lshr i53 %tmp_33, %zext_ln334_11

]]></Node>
<StgValue><ssdm name="lshr_ln334_11"/></StgValue>
</operation>

<operation id="773" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_1_begin:362  %trunc_ln334_6 = trunc i53 %lshr_ln334_11 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_6"/></StgValue>
</operation>

<operation id="774" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:365  %shl_ln345_11 = shl i8 %trunc_ln331_6, %trunc_ln342_6

]]></Node>
<StgValue><ssdm name="shl_ln345_11"/></StgValue>
</operation>

<operation id="775" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:367  %xor_ln330_8 = xor i1 %or_ln330_8, true

]]></Node>
<StgValue><ssdm name="xor_ln330_8"/></StgValue>
</operation>

<operation id="776" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:368  %and_ln332_8 = and i1 %icmp_ln332_11, %xor_ln330_8

]]></Node>
<StgValue><ssdm name="and_ln332_8"/></StgValue>
</operation>

<operation id="777" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:369  %and_ln333_16 = and i1 %and_ln332_8, %icmp_ln333_11

]]></Node>
<StgValue><ssdm name="and_ln333_16"/></StgValue>
</operation>

<operation id="778" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:370  %select_ln333_16 = select i1 %and_ln333_16, i8 %trunc_ln334_6, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_16"/></StgValue>
</operation>

<operation id="779" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:371  %or_ln332_8 = or i1 %or_ln330_8, %icmp_ln332_11

]]></Node>
<StgValue><ssdm name="or_ln332_8"/></StgValue>
</operation>

<operation id="780" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:372  %xor_ln332_8 = xor i1 %or_ln332_8, true

]]></Node>
<StgValue><ssdm name="xor_ln332_8"/></StgValue>
</operation>

<operation id="781" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:373  %and_ln343_8 = and i1 %icmp_ln343_6, %xor_ln332_8

]]></Node>
<StgValue><ssdm name="and_ln343_8"/></StgValue>
</operation>

<operation id="782" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="icmp_ln326_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:374  %select_ln343_8 = select i1 %and_ln343_8, i8 %shl_ln345_11, i8 %select_ln333_16

]]></Node>
<StgValue><ssdm name="select_ln343_8"/></StgValue>
</operation>

<operation id="783" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:375  %select_ln326_8 = select i1 %icmp_ln326_11, i8 0, i8 %select_ln343_8

]]></Node>
<StgValue><ssdm name="select_ln326_8"/></StgValue>
</operation>

<operation id="784" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_1_begin:385  %tmp_58 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_1, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="785" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Loop_x_1_begin:386  %icmp_ln895 = icmp sgt i7 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="786" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Loop_x_1_begin:387  br i1 %icmp_ln895, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="787" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:0  %tmp_65 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_4, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="788" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:1  %icmp_ln895_1 = icmp sgt i7 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="789" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %icmp_ln895_1, label %3, label %._crit_edge921

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="790" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge921:0  %tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_7, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="791" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge921:1  %icmp_ln895_2 = icmp sgt i7 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="792" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge921:2  br i1 %icmp_ln895_2, label %4, label %._crit_edge922

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="793" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:78  store i8 %select_ln351_1, i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="794" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:129  store i8 %select_ln351_4, i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="795" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:180  store i8 %select_ln351_7, i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="796" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:226  %xor_ln326_5 = xor i1 %icmp_ln326_8, true

]]></Node>
<StgValue><ssdm name="xor_ln326_5"/></StgValue>
</operation>

<operation id="797" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:227  %and_ln330_5 = and i1 %icmp_ln330_8, %xor_ln326_5

]]></Node>
<StgValue><ssdm name="and_ln330_5"/></StgValue>
</operation>

<operation id="798" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:228  %select_ln330_5 = select i1 %and_ln330_5, i8 %trunc_ln331_3, i8 %select_ln333_11

]]></Node>
<StgValue><ssdm name="select_ln330_5"/></StgValue>
</operation>

<operation id="799" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:229  %sub_ln461_8 = sub i8 0, %select_ln330_5

]]></Node>
<StgValue><ssdm name="sub_ln461_8"/></StgValue>
</operation>

<operation id="800" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:230  %select_ln351_8 = select i1 %p_Result_23, i8 %sub_ln461_8, i8 %select_ln330_5

]]></Node>
<StgValue><ssdm name="select_ln351_8"/></StgValue>
</operation>

<operation id="801" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:231  store i8 %select_ln351_8, i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="802" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:261  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_13, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="803" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:262  %select_ln336_4 = select i1 %tmp_51, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_4"/></StgValue>
</operation>

<operation id="804" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:274  %xor_ln333_6 = xor i1 %icmp_ln333_9, true

]]></Node>
<StgValue><ssdm name="xor_ln333_6"/></StgValue>
</operation>

<operation id="805" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:275  %and_ln333_13 = and i1 %and_ln332_6, %xor_ln333_6

]]></Node>
<StgValue><ssdm name="and_ln333_13"/></StgValue>
</operation>

<operation id="806" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:276  %select_ln333_13 = select i1 %and_ln333_13, i8 %select_ln336_4, i8 %select_ln326_6

]]></Node>
<StgValue><ssdm name="select_ln333_13"/></StgValue>
</operation>

<operation id="807" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:277  %xor_ln326_6 = xor i1 %icmp_ln326_9, true

]]></Node>
<StgValue><ssdm name="xor_ln326_6"/></StgValue>
</operation>

<operation id="808" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:278  %and_ln330_6 = and i1 %icmp_ln330_9, %xor_ln326_6

]]></Node>
<StgValue><ssdm name="and_ln330_6"/></StgValue>
</operation>

<operation id="809" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:279  %select_ln330_6 = select i1 %and_ln330_6, i8 %trunc_ln331_4, i8 %select_ln333_13

]]></Node>
<StgValue><ssdm name="select_ln330_6"/></StgValue>
</operation>

<operation id="810" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:280  %sub_ln461_9 = sub i8 0, %select_ln330_6

]]></Node>
<StgValue><ssdm name="sub_ln461_9"/></StgValue>
</operation>

<operation id="811" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:281  %select_ln351_9 = select i1 %p_Result_24, i8 %sub_ln461_9, i8 %select_ln330_6

]]></Node>
<StgValue><ssdm name="select_ln351_9"/></StgValue>
</operation>

<operation id="812" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:312  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_14, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="813" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:313  %select_ln336_5 = select i1 %tmp_54, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_5"/></StgValue>
</operation>

<operation id="814" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:325  %xor_ln333_7 = xor i1 %icmp_ln333_10, true

]]></Node>
<StgValue><ssdm name="xor_ln333_7"/></StgValue>
</operation>

<operation id="815" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:326  %and_ln333_15 = and i1 %and_ln332_7, %xor_ln333_7

]]></Node>
<StgValue><ssdm name="and_ln333_15"/></StgValue>
</operation>

<operation id="816" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:327  %select_ln333_15 = select i1 %and_ln333_15, i8 %select_ln336_5, i8 %select_ln326_7

]]></Node>
<StgValue><ssdm name="select_ln333_15"/></StgValue>
</operation>

<operation id="817" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:328  %xor_ln326_7 = xor i1 %icmp_ln326_10, true

]]></Node>
<StgValue><ssdm name="xor_ln326_7"/></StgValue>
</operation>

<operation id="818" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:329  %and_ln330_7 = and i1 %icmp_ln330_10, %xor_ln326_7

]]></Node>
<StgValue><ssdm name="and_ln330_7"/></StgValue>
</operation>

<operation id="819" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:330  %select_ln330_7 = select i1 %and_ln330_7, i8 %trunc_ln331_5, i8 %select_ln333_15

]]></Node>
<StgValue><ssdm name="select_ln330_7"/></StgValue>
</operation>

<operation id="820" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:331  %sub_ln461_10 = sub i8 0, %select_ln330_7

]]></Node>
<StgValue><ssdm name="sub_ln461_10"/></StgValue>
</operation>

<operation id="821" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:332  %select_ln351_10 = select i1 %p_Result_25, i8 %sub_ln461_10, i8 %select_ln330_7

]]></Node>
<StgValue><ssdm name="select_ln351_10"/></StgValue>
</operation>

<operation id="822" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_1_begin:363  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_15, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="823" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:364  %select_ln336_6 = select i1 %tmp_57, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_6"/></StgValue>
</operation>

<operation id="824" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:376  %xor_ln333_8 = xor i1 %icmp_ln333_11, true

]]></Node>
<StgValue><ssdm name="xor_ln333_8"/></StgValue>
</operation>

<operation id="825" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:377  %and_ln333_17 = and i1 %and_ln332_8, %xor_ln333_8

]]></Node>
<StgValue><ssdm name="and_ln333_17"/></StgValue>
</operation>

<operation id="826" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:378  %select_ln333_17 = select i1 %and_ln333_17, i8 %select_ln336_6, i8 %select_ln326_8

]]></Node>
<StgValue><ssdm name="select_ln333_17"/></StgValue>
</operation>

<operation id="827" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:379  %xor_ln326_8 = xor i1 %icmp_ln326_11, true

]]></Node>
<StgValue><ssdm name="xor_ln326_8"/></StgValue>
</operation>

<operation id="828" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_1_begin:380  %and_ln330_8 = and i1 %icmp_ln330_11, %xor_ln326_8

]]></Node>
<StgValue><ssdm name="and_ln330_8"/></StgValue>
</operation>

<operation id="829" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:381  %select_ln330_8 = select i1 %and_ln330_8, i8 %trunc_ln331_6, i8 %select_ln333_17

]]></Node>
<StgValue><ssdm name="select_ln330_8"/></StgValue>
</operation>

<operation id="830" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="p_Result_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_1_begin:382  %sub_ln461_11 = sub i8 0, %select_ln330_8

]]></Node>
<StgValue><ssdm name="sub_ln461_11"/></StgValue>
</operation>

<operation id="831" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:383  %select_ln351_11 = select i1 %p_Result_26, i8 %sub_ln461_11, i8 %select_ln330_8

]]></Node>
<StgValue><ssdm name="select_ln351_11"/></StgValue>
</operation>

<operation id="832" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge922:0  %tmp_67 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_8, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="833" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge922:1  %icmp_ln895_3 = icmp sgt i7 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="834" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge922:2  br i1 %icmp_ln895_3, label %5, label %._crit_edge923

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="835" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge923:0  %tmp_68 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_9, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="836" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge923:1  %icmp_ln895_4 = icmp sgt i7 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="837" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge923:2  br i1 %icmp_ln895_4, label %6, label %._crit_edge924

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="838" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge924:0  %tmp_69 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_10, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="839" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge924:1  %icmp_ln895_5 = icmp sgt i7 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="840" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge924:2  br i1 %icmp_ln895_5, label %7, label %._crit_edge925

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="841" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge925:0  %tmp_79 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_11, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="842" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge925:1  %icmp_ln895_6 = icmp sgt i7 %tmp_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_6"/></StgValue>
</operation>

<operation id="843" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge925:2  br i1 %icmp_ln895_6, label %8, label %Loop_x_1_end

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="844" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_x_1_begin:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_y_1_Loop_x_1_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="845" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_x_1_begin:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="846" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_x_1_begin:8  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str639) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="847" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_x_1_begin:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str235) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="848" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:282  store i8 %select_ln351_9, i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="849" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:333  store i8 %select_ln351_10, i8* %g6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="850" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_1_begin:384  store i8 %select_ln351_11, i8* %g7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="851" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="853" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge921

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="855" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="856" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge922

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="857" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="858" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge923

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="859" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="860" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge924

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="861" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="862" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge925

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="863" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  store i8 1, i8* %g7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="864" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Loop_x_1_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="865" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:6  call fastcc void @my_filter_fx6([16384 x i8]* %g5x_V, [16384 x i8]* %g5_V)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="866" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:6  call fastcc void @my_filter_fx6([16384 x i8]* %g5x_V, [16384 x i8]* %g5_V)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="867" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:0  call fastcc void @my_filter_fx6([16384 x i8]* %gx, [16384 x i8]* %g1_V)

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>

<operation id="868" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:1  call fastcc void @my_filter_fy5([16384 x i8]* %gy, [16384 x i8]* %g2_V)

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="869" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:2  call fastcc void @my_filter_fx6([16384 x i8]* %g3x_V, [16384 x i8]* %g3_V)

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="870" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:4  call fastcc void @my_filter_fy5([16384 x i8]* %g4y_V, [16384 x i8]* %g4_V)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="871" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop82.preheader:7  call fastcc void @my_filter_fy5([16384 x i8]* %gxy, [16384 x i8]* %g5x_V)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="872" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:0  call fastcc void @my_filter_fx6([16384 x i8]* %gx, [16384 x i8]* %g1_V)

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>

<operation id="873" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:1  call fastcc void @my_filter_fy5([16384 x i8]* %gy, [16384 x i8]* %g2_V)

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>

<operation id="874" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:2  call fastcc void @my_filter_fx6([16384 x i8]* %g3x_V, [16384 x i8]* %g3_V)

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="875" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop82.preheader:4  call fastcc void @my_filter_fy5([16384 x i8]* %g4y_V, [16384 x i8]* %g4_V)

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="876" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop82.preheader:7  call fastcc void @my_filter_fy5([16384 x i8]* %gxy, [16384 x i8]* %g5x_V)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="877" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop82.preheader:3  call fastcc void @my_filter_fx6([16384 x i8]* %gxx, [16384 x i8]* %g3x_V)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="878" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop82.preheader:5  call fastcc void @my_filter_fy5([16384 x i8]* %gyy, [16384 x i8]* %g4y_V)

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="879" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop82.preheader:3  call fastcc void @my_filter_fx6([16384 x i8]* %gxx, [16384 x i8]* %g3x_V)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>

<operation id="880" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop82.preheader:5  call fastcc void @my_filter_fy5([16384 x i8]* %gyy, [16384 x i8]* %g4y_V)

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="881" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop82.preheader:8  br label %.preheader919

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="882" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader919:0  %y95_0 = phi i8 [ %y_2, %Loop_y_2_end ], [ 0, %arrayctor.loop82.preheader ]

]]></Node>
<StgValue><ssdm name="y95_0"/></StgValue>
</operation>

<operation id="883" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader919:1  %icmp_ln167 = icmp eq i8 %y95_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="884" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader919:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="885" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader919:3  %y_2 = add i8 %y95_0, 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="886" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader919:4  br i1 %icmp_ln167, label %11, label %Loop_y_2_begin

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="887" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_y_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str740) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="888" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_y_2_begin:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str740)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="889" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_y_2_begin:2  %tmp_34 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y95_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="890" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="15">
<![CDATA[
Loop_y_2_begin:3  %zext_ln169 = zext i15 %tmp_34 to i16

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="891" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
Loop_y_2_begin:4  br label %9

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="892" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call fastcc void @my_filter_fx6([16384 x i8]* %cross_X, [16384 x i8]* %temp_cross6_V)

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="893" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call fastcc void @my_filter_fy5([16384 x i8]* %cross_Y, [16384 x i8]* %temp_cross7_V)

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="894" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %x96_0 = phi i8 [ 0, %Loop_y_2_begin ], [ %x, %10 ]

]]></Node>
<StgValue><ssdm name="x96_0"/></StgValue>
</operation>

<operation id="895" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln169 = icmp eq i8 %x96_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="896" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="897" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %x = add i8 %x96_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="898" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln169, label %Loop_y_2_end, label %10

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="899" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="8">
<![CDATA[
:1  %zext_ln215_2 = zext i8 %x96_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="900" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %add_ln215_1 = add i16 %zext_ln169, %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln215_1"/></StgValue>
</operation>

<operation id="901" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln215_3 = zext i16 %add_ln215_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="902" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %adjChImg_V_addr_1 = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="adjChImg_V_addr_1"/></StgValue>
</operation>

<operation id="903" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %g6_V_addr = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="g6_V_addr"/></StgValue>
</operation>

<operation id="904" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %g7_V_addr = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="g7_V_addr"/></StgValue>
</operation>

<operation id="905" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="14">
<![CDATA[
:9  %adjChImg_V_load_1 = load i8* %adjChImg_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load_1"/></StgValue>
</operation>

<operation id="906" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="14">
<![CDATA[
:10  %g6_V_load = load i8* %g6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load"/></StgValue>
</operation>

<operation id="907" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="14">
<![CDATA[
:13  %g7_V_load = load i8* %g7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load"/></StgValue>
</operation>

<operation id="908" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_y_2_end:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str740, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="909" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
Loop_y_2_end:1  br label %.preheader919

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="910" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="14">
<![CDATA[
:9  %adjChImg_V_load_1 = load i8* %adjChImg_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adjChImg_V_load_1"/></StgValue>
</operation>

<operation id="911" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="14">
<![CDATA[
:10  %g6_V_load = load i8* %g6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load"/></StgValue>
</operation>

<operation id="912" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %mul_ln68 = mul i8 %g6_V_load, %adjChImg_V_load_1

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="913" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="14">
<![CDATA[
:13  %g7_V_load = load i8* %g7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load"/></StgValue>
</operation>

<operation id="914" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %mul_ln68_1 = mul i8 %g7_V_load, %adjChImg_V_load_1

]]></Node>
<StgValue><ssdm name="mul_ln68_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="915" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str841) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln170"/></StgValue>
</operation>

<operation id="916" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_cross6_V_addr = getelementptr [16384 x i8]* %temp_cross6_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="temp_cross6_V_addr"/></StgValue>
</operation>

<operation id="917" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_cross7_V_addr = getelementptr [16384 x i8]* %temp_cross7_V, i64 0, i64 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="temp_cross7_V_addr"/></StgValue>
</operation>

<operation id="918" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:12  store i8 %mul_ln68, i8* %temp_cross6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="919" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
:15  store i8 %mul_ln68_1, i8* %temp_cross7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="920" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %9

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="921" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call fastcc void @my_filter_fx6([16384 x i8]* %cross_X, [16384 x i8]* %temp_cross6_V)

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="922" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call fastcc void @my_filter_fy5([16384 x i8]* %cross_Y, [16384 x i8]* %temp_cross7_V)

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="923" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="924" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %y97_0 = phi i8 [ 0, %11 ], [ %y_4, %Loop_y_3_end ]

]]></Node>
<StgValue><ssdm name="y97_0"/></StgValue>
</operation>

<operation id="925" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln180 = icmp eq i8 %y97_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="926" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="927" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %y_4 = add i8 %y97_0, 1

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="928" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln180, label %.preheader.preheader.preheader, label %Loop_y_3_begin

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="929" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_y_3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str942) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="930" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_y_3_begin:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str942)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="931" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_y_3_begin:2  %tmp_35 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y97_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="932" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="15">
<![CDATA[
Loop_y_3_begin:3  %zext_ln182 = zext i15 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="933" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
Loop_y_3_begin:4  br label %13

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="934" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="935" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %x98_0 = phi i8 [ 0, %Loop_y_3_begin ], [ %x_3, %_ifconv217 ]

]]></Node>
<StgValue><ssdm name="x98_0"/></StgValue>
</operation>

<operation id="936" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln182 = icmp eq i8 %x98_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="937" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="938" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %x_3 = add i8 %x98_0, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="939" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln182, label %Loop_y_3_end, label %_ifconv217

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="940" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:1  %zext_ln215_4 = zext i8 %x98_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="941" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv217:2  %add_ln215_2 = add i16 %zext_ln182, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="942" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="16">
<![CDATA[
_ifconv217:3  %zext_ln215_5 = zext i16 %add_ln215_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="943" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:4  %g6_V_addr_1 = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="g6_V_addr_1"/></StgValue>
</operation>

<operation id="944" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:5  %g7_V_addr_1 = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="g7_V_addr_1"/></StgValue>
</operation>

<operation id="945" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:6  %adj_fx_addr_1 = getelementptr [16384 x i8]* %adj_fx, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="adj_fx_addr_1"/></StgValue>
</operation>

<operation id="946" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:7  %adj_fy_addr_1 = getelementptr [16384 x i8]* %adj_fy, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="adj_fy_addr_1"/></StgValue>
</operation>

<operation id="947" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:12  %adj_fx_load_1 = load i8* %adj_fx_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adj_fx_load_1"/></StgValue>
</operation>

<operation id="948" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:14  %g6_V_load_1 = load i8* %g6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load_1"/></StgValue>
</operation>

<operation id="949" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:65  %adj_fy_load_1 = load i8* %adj_fy_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adj_fy_load_1"/></StgValue>
</operation>

<operation id="950" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:67  %g7_V_load_1 = load i8* %g7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load_1"/></StgValue>
</operation>

<operation id="951" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_y_3_end:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str942, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="952" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
Loop_y_3_end:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="953" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:10  %cross_X_addr = getelementptr [16384 x i8]* %cross_X, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="cross_X_addr"/></StgValue>
</operation>

<operation id="954" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:11  %cross_Y_addr = getelementptr [16384 x i8]* %cross_Y, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="cross_Y_addr"/></StgValue>
</operation>

<operation id="955" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:12  %adj_fx_load_1 = load i8* %adj_fx_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adj_fx_load_1"/></StgValue>
</operation>

<operation id="956" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:14  %g6_V_load_1 = load i8* %g6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="g6_V_load_1"/></StgValue>
</operation>

<operation id="957" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:17  %cross_X_load = load i8* %cross_X_addr, align 1

]]></Node>
<StgValue><ssdm name="cross_X_load"/></StgValue>
</operation>

<operation id="958" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:65  %adj_fy_load_1 = load i8* %adj_fy_addr_1, align 1

]]></Node>
<StgValue><ssdm name="adj_fy_load_1"/></StgValue>
</operation>

<operation id="959" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:67  %g7_V_load_1 = load i8* %g7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="g7_V_load_1"/></StgValue>
</operation>

<operation id="960" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:70  %cross_Y_load = load i8* %cross_Y_addr, align 1

]]></Node>
<StgValue><ssdm name="cross_Y_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="961" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:13  %lhs_V_5 = sext i8 %adj_fx_load_1 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="962" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:15  %rhs_V_4 = sext i8 %g6_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="963" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv217:16  %ret_V_9 = mul i16 %lhs_V_5, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="964" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:17  %cross_X_load = load i8* %cross_X_addr, align 1

]]></Node>
<StgValue><ssdm name="cross_X_load"/></StgValue>
</operation>

<operation id="965" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:18  %sext_ln215 = sext i8 %cross_X_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="966" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv217:19  %ret_V_10 = sub i16 %sext_ln215, %ret_V_9

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="967" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:66  %lhs_V_6 = sext i8 %adj_fy_load_1 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="968" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:68  %rhs_V_5 = sext i8 %g7_V_load_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="969" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv217:69  %ret_V_11 = mul i16 %lhs_V_6, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="970" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="14">
<![CDATA[
_ifconv217:70  %cross_Y_load = load i8* %cross_Y_addr, align 1

]]></Node>
<StgValue><ssdm name="cross_Y_load"/></StgValue>
</operation>

<operation id="971" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="8">
<![CDATA[
_ifconv217:71  %sext_ln215_11 = sext i8 %cross_Y_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="972" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv217:72  %ret_V_12 = sub i16 %sext_ln215_11, %ret_V_11

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="973" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="16">
<![CDATA[
_ifconv217:20  %sext_ln1429_18 = sext i16 %ret_V_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_18"/></StgValue>
</operation>

<operation id="974" st_id="61" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:21  %val_assign_9 = sitofp i32 %sext_ln1429_18 to double

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>

<operation id="975" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="16">
<![CDATA[
_ifconv217:73  %sext_ln1429_19 = sext i16 %ret_V_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_19"/></StgValue>
</operation>

<operation id="976" st_id="61" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:74  %val_assign_10 = sitofp i32 %sext_ln1429_19 to double

]]></Node>
<StgValue><ssdm name="val_assign_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="977" st_id="62" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:21  %val_assign_9 = sitofp i32 %sext_ln1429_18 to double

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>

<operation id="978" st_id="62" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:74  %val_assign_10 = sitofp i32 %sext_ln1429_19 to double

]]></Node>
<StgValue><ssdm name="val_assign_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="979" st_id="63" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:21  %val_assign_9 = sitofp i32 %sext_ln1429_18 to double

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>

<operation id="980" st_id="63" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:74  %val_assign_10 = sitofp i32 %sext_ln1429_19 to double

]]></Node>
<StgValue><ssdm name="val_assign_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="981" st_id="64" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:21  %val_assign_9 = sitofp i32 %sext_ln1429_18 to double

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>

<operation id="982" st_id="64" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:74  %val_assign_10 = sitofp i32 %sext_ln1429_19 to double

]]></Node>
<StgValue><ssdm name="val_assign_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="983" st_id="65" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:21  %val_assign_9 = sitofp i32 %sext_ln1429_18 to double

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>

<operation id="984" st_id="65" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:74  %val_assign_10 = sitofp i32 %sext_ln1429_19 to double

]]></Node>
<StgValue><ssdm name="val_assign_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="985" st_id="66" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:21  %val_assign_9 = sitofp i32 %sext_ln1429_18 to double

]]></Node>
<StgValue><ssdm name="val_assign_9"/></StgValue>
</operation>

<operation id="986" st_id="66" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="32">
<![CDATA[
_ifconv217:74  %val_assign_10 = sitofp i32 %sext_ln1429_19 to double

]]></Node>
<StgValue><ssdm name="val_assign_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="987" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64">
<![CDATA[
_ifconv217:22  %reg_V_16 = bitcast double %val_assign_9 to i64

]]></Node>
<StgValue><ssdm name="reg_V_16"/></StgValue>
</operation>

<operation id="988" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="63" op_0_bw="64">
<![CDATA[
_ifconv217:23  %trunc_ln310_10 = trunc i64 %reg_V_16 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_10"/></StgValue>
</operation>

<operation id="989" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv217:24  %p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_16, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="990" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv217:25  %p_Result_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_16, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="991" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="11">
<![CDATA[
_ifconv217:26  %exp_V_10 = zext i11 %p_Result_8 to i12

]]></Node>
<StgValue><ssdm name="exp_V_10"/></StgValue>
</operation>

<operation id="992" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="64">
<![CDATA[
_ifconv217:28  %trunc_ln331_10 = trunc i64 %reg_V_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_10"/></StgValue>
</operation>

<operation id="993" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv217:30  %icmp_ln326_2 = icmp eq i63 %trunc_ln310_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_2"/></StgValue>
</operation>

<operation id="994" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:31  %sh_amt_20 = sub i12 1075, %exp_V_10

]]></Node>
<StgValue><ssdm name="sh_amt_20"/></StgValue>
</operation>

<operation id="995" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv217:33  %icmp_ln330_2 = icmp eq i11 %p_Result_8, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_2"/></StgValue>
</operation>

<operation id="996" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:34  %icmp_ln332_2 = icmp sgt i12 %sh_amt_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_2"/></StgValue>
</operation>

<operation id="997" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:35  %icmp_ln333_2 = icmp slt i12 %sh_amt_20, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_2"/></StgValue>
</operation>

<operation id="998" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:46  %or_ln330_9 = or i1 %icmp_ln326_2, %icmp_ln330_2

]]></Node>
<StgValue><ssdm name="or_ln330_9"/></StgValue>
</operation>

<operation id="999" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64">
<![CDATA[
_ifconv217:75  %reg_V_17 = bitcast double %val_assign_10 to i64

]]></Node>
<StgValue><ssdm name="reg_V_17"/></StgValue>
</operation>

<operation id="1000" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="63" op_0_bw="64">
<![CDATA[
_ifconv217:76  %trunc_ln310_11 = trunc i64 %reg_V_17 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_11"/></StgValue>
</operation>

<operation id="1001" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv217:77  %p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_17, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="1002" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv217:78  %p_Result_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_17, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1003" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="11">
<![CDATA[
_ifconv217:79  %exp_V_11 = zext i11 %p_Result_10 to i12

]]></Node>
<StgValue><ssdm name="exp_V_11"/></StgValue>
</operation>

<operation id="1004" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="64">
<![CDATA[
_ifconv217:81  %trunc_ln331_11 = trunc i64 %reg_V_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_11"/></StgValue>
</operation>

<operation id="1005" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv217:83  %icmp_ln326_6 = icmp eq i63 %trunc_ln310_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_6"/></StgValue>
</operation>

<operation id="1006" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:84  %sh_amt_22 = sub i12 1075, %exp_V_11

]]></Node>
<StgValue><ssdm name="sh_amt_22"/></StgValue>
</operation>

<operation id="1007" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv217:86  %icmp_ln330_6 = icmp eq i11 %p_Result_10, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_6"/></StgValue>
</operation>

<operation id="1008" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:87  %icmp_ln332_6 = icmp sgt i12 %sh_amt_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_6"/></StgValue>
</operation>

<operation id="1009" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:88  %icmp_ln333_6 = icmp slt i12 %sh_amt_22, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_6"/></StgValue>
</operation>

<operation id="1010" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:99  %or_ln330_10 = or i1 %icmp_ln326_6, %icmp_ln330_6

]]></Node>
<StgValue><ssdm name="or_ln330_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1011" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="52" op_0_bw="64">
<![CDATA[
_ifconv217:27  %trunc_ln318_10 = trunc i64 %reg_V_16 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_10"/></StgValue>
</operation>

<operation id="1012" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv217:29  %tmp_24 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_10)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1013" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="12">
<![CDATA[
_ifconv217:32  %sext_ln329_3 = sext i12 %sh_amt_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_3"/></StgValue>
</operation>

<operation id="1014" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:36  %sh_amt_21 = sub i12 0, %sh_amt_20

]]></Node>
<StgValue><ssdm name="sh_amt_21"/></StgValue>
</operation>

<operation id="1015" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="12">
<![CDATA[
_ifconv217:37  %trunc_ln342_10 = trunc i12 %sh_amt_21 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_10"/></StgValue>
</operation>

<operation id="1016" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv217:38  %tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_21, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1017" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv217:39  %icmp_ln343_10 = icmp slt i8 %tmp_74, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_10"/></StgValue>
</operation>

<operation id="1018" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="53" op_0_bw="32">
<![CDATA[
_ifconv217:40  %zext_ln334_3 = zext i32 %sext_ln329_3 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_3"/></StgValue>
</operation>

<operation id="1019" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv217:41  %lshr_ln334_3 = lshr i53 %tmp_24, %zext_ln334_3

]]></Node>
<StgValue><ssdm name="lshr_ln334_3"/></StgValue>
</operation>

<operation id="1020" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="53">
<![CDATA[
_ifconv217:42  %trunc_ln334_10 = trunc i53 %lshr_ln334_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_10"/></StgValue>
</operation>

<operation id="1021" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv217:45  %shl_ln345_2 = shl i8 %trunc_ln331_10, %trunc_ln342_10

]]></Node>
<StgValue><ssdm name="shl_ln345_2"/></StgValue>
</operation>

<operation id="1022" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:47  %xor_ln330_9 = xor i1 %or_ln330_9, true

]]></Node>
<StgValue><ssdm name="xor_ln330_9"/></StgValue>
</operation>

<operation id="1023" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:48  %and_ln332_9 = and i1 %icmp_ln332_2, %xor_ln330_9

]]></Node>
<StgValue><ssdm name="and_ln332_9"/></StgValue>
</operation>

<operation id="1024" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:49  %and_ln333_18 = and i1 %and_ln332_9, %icmp_ln333_2

]]></Node>
<StgValue><ssdm name="and_ln333_18"/></StgValue>
</operation>

<operation id="1025" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:50  %select_ln333_18 = select i1 %and_ln333_18, i8 %trunc_ln334_10, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_18"/></StgValue>
</operation>

<operation id="1026" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:51  %or_ln332_9 = or i1 %or_ln330_9, %icmp_ln332_2

]]></Node>
<StgValue><ssdm name="or_ln332_9"/></StgValue>
</operation>

<operation id="1027" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:52  %xor_ln332_9 = xor i1 %or_ln332_9, true

]]></Node>
<StgValue><ssdm name="xor_ln332_9"/></StgValue>
</operation>

<operation id="1028" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:53  %and_ln343_9 = and i1 %icmp_ln343_10, %xor_ln332_9

]]></Node>
<StgValue><ssdm name="and_ln343_9"/></StgValue>
</operation>

<operation id="1029" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:54  %select_ln343_9 = select i1 %and_ln343_9, i8 %shl_ln345_2, i8 %select_ln333_18

]]></Node>
<StgValue><ssdm name="select_ln343_9"/></StgValue>
</operation>

<operation id="1030" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:55  %select_ln326_9 = select i1 %icmp_ln326_2, i8 0, i8 %select_ln343_9

]]></Node>
<StgValue><ssdm name="select_ln326_9"/></StgValue>
</operation>

<operation id="1031" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="52" op_0_bw="64">
<![CDATA[
_ifconv217:80  %trunc_ln318_11 = trunc i64 %reg_V_17 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_11"/></StgValue>
</operation>

<operation id="1032" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv217:82  %tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_11)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1033" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
_ifconv217:85  %sext_ln329_6 = sext i12 %sh_amt_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_6"/></StgValue>
</operation>

<operation id="1034" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv217:89  %sh_amt_23 = sub i12 0, %sh_amt_22

]]></Node>
<StgValue><ssdm name="sh_amt_23"/></StgValue>
</operation>

<operation id="1035" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="12">
<![CDATA[
_ifconv217:90  %trunc_ln342_11 = trunc i12 %sh_amt_23 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_11"/></StgValue>
</operation>

<operation id="1036" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv217:91  %tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_23, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1037" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv217:92  %icmp_ln343_11 = icmp slt i8 %tmp_77, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_11"/></StgValue>
</operation>

<operation id="1038" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="53" op_0_bw="32">
<![CDATA[
_ifconv217:93  %zext_ln334_6 = zext i32 %sext_ln329_6 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_6"/></StgValue>
</operation>

<operation id="1039" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
_ifconv217:94  %lshr_ln334_6 = lshr i53 %tmp_28, %zext_ln334_6

]]></Node>
<StgValue><ssdm name="lshr_ln334_6"/></StgValue>
</operation>

<operation id="1040" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="53">
<![CDATA[
_ifconv217:95  %trunc_ln334_11 = trunc i53 %lshr_ln334_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_11"/></StgValue>
</operation>

<operation id="1041" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv217:98  %shl_ln345_6 = shl i8 %trunc_ln331_11, %trunc_ln342_11

]]></Node>
<StgValue><ssdm name="shl_ln345_6"/></StgValue>
</operation>

<operation id="1042" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:100  %xor_ln330_10 = xor i1 %or_ln330_10, true

]]></Node>
<StgValue><ssdm name="xor_ln330_10"/></StgValue>
</operation>

<operation id="1043" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:101  %and_ln332_10 = and i1 %icmp_ln332_6, %xor_ln330_10

]]></Node>
<StgValue><ssdm name="and_ln332_10"/></StgValue>
</operation>

<operation id="1044" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:102  %and_ln333_20 = and i1 %and_ln332_10, %icmp_ln333_6

]]></Node>
<StgValue><ssdm name="and_ln333_20"/></StgValue>
</operation>

<operation id="1045" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:103  %select_ln333_20 = select i1 %and_ln333_20, i8 %trunc_ln334_11, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_20"/></StgValue>
</operation>

<operation id="1046" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:104  %or_ln332_10 = or i1 %or_ln330_10, %icmp_ln332_6

]]></Node>
<StgValue><ssdm name="or_ln332_10"/></StgValue>
</operation>

<operation id="1047" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:105  %xor_ln332_10 = xor i1 %or_ln332_10, true

]]></Node>
<StgValue><ssdm name="xor_ln332_10"/></StgValue>
</operation>

<operation id="1048" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:106  %and_ln343_10 = and i1 %icmp_ln343_11, %xor_ln332_10

]]></Node>
<StgValue><ssdm name="and_ln343_10"/></StgValue>
</operation>

<operation id="1049" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln326_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:107  %select_ln343_10 = select i1 %and_ln343_10, i8 %shl_ln345_6, i8 %select_ln333_20

]]></Node>
<StgValue><ssdm name="select_ln343_10"/></StgValue>
</operation>

<operation id="1050" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:108  %select_ln326_10 = select i1 %icmp_ln326_6, i8 0, i8 %select_ln343_10

]]></Node>
<StgValue><ssdm name="select_ln326_10"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1051" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv217:43  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_16, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1052" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:44  %select_ln336_10 = select i1 %tmp_75, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_10"/></StgValue>
</operation>

<operation id="1053" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:56  %xor_ln333_9 = xor i1 %icmp_ln333_2, true

]]></Node>
<StgValue><ssdm name="xor_ln333_9"/></StgValue>
</operation>

<operation id="1054" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:57  %and_ln333_19 = and i1 %and_ln332_9, %xor_ln333_9

]]></Node>
<StgValue><ssdm name="and_ln333_19"/></StgValue>
</operation>

<operation id="1055" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:58  %select_ln333_19 = select i1 %and_ln333_19, i8 %select_ln336_10, i8 %select_ln326_9

]]></Node>
<StgValue><ssdm name="select_ln333_19"/></StgValue>
</operation>

<operation id="1056" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:59  %xor_ln326_9 = xor i1 %icmp_ln326_2, true

]]></Node>
<StgValue><ssdm name="xor_ln326_9"/></StgValue>
</operation>

<operation id="1057" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:60  %and_ln330_9 = and i1 %icmp_ln330_2, %xor_ln326_9

]]></Node>
<StgValue><ssdm name="and_ln330_9"/></StgValue>
</operation>

<operation id="1058" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:61  %select_ln330_9 = select i1 %and_ln330_9, i8 %trunc_ln331_10, i8 %select_ln333_19

]]></Node>
<StgValue><ssdm name="select_ln330_9"/></StgValue>
</operation>

<operation id="1059" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv217:62  %sub_ln461_2 = sub i8 0, %select_ln330_9

]]></Node>
<StgValue><ssdm name="sub_ln461_2"/></StgValue>
</operation>

<operation id="1060" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:63  %select_ln351_3 = select i1 %p_Result_27, i8 %sub_ln461_2, i8 %select_ln330_9

]]></Node>
<StgValue><ssdm name="select_ln351_3"/></StgValue>
</operation>

<operation id="1061" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv217:96  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_17, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1062" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:97  %select_ln336_11 = select i1 %tmp_78, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_11"/></StgValue>
</operation>

<operation id="1063" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:109  %xor_ln333_10 = xor i1 %icmp_ln333_6, true

]]></Node>
<StgValue><ssdm name="xor_ln333_10"/></StgValue>
</operation>

<operation id="1064" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:110  %and_ln333_21 = and i1 %and_ln332_10, %xor_ln333_10

]]></Node>
<StgValue><ssdm name="and_ln333_21"/></StgValue>
</operation>

<operation id="1065" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:111  %select_ln333_21 = select i1 %and_ln333_21, i8 %select_ln336_11, i8 %select_ln326_10

]]></Node>
<StgValue><ssdm name="select_ln333_21"/></StgValue>
</operation>

<operation id="1066" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:112  %xor_ln326_10 = xor i1 %icmp_ln326_6, true

]]></Node>
<StgValue><ssdm name="xor_ln326_10"/></StgValue>
</operation>

<operation id="1067" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv217:113  %and_ln330_10 = and i1 %icmp_ln330_6, %xor_ln326_10

]]></Node>
<StgValue><ssdm name="and_ln330_10"/></StgValue>
</operation>

<operation id="1068" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:114  %select_ln330_10 = select i1 %and_ln330_10, i8 %trunc_ln331_11, i8 %select_ln333_21

]]></Node>
<StgValue><ssdm name="select_ln330_10"/></StgValue>
</operation>

<operation id="1069" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv217:115  %sub_ln461_6 = sub i8 0, %select_ln330_10

]]></Node>
<StgValue><ssdm name="sub_ln461_6"/></StgValue>
</operation>

<operation id="1070" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv217:116  %select_ln351_6 = select i1 %p_Result_28, i8 %sub_ln461_6, i8 %select_ln330_10

]]></Node>
<StgValue><ssdm name="select_ln351_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1071" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv217:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1043) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="1072" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:8  %Sxtf_V_addr_1 = getelementptr [16384 x i8]* %Sxtf_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="Sxtf_V_addr_1"/></StgValue>
</operation>

<operation id="1073" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv217:9  %Sytf_V_addr_1 = getelementptr [16384 x i8]* %Sytf_V, i64 0, i64 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="Sytf_V_addr_1"/></StgValue>
</operation>

<operation id="1074" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
_ifconv217:64  store i8 %select_ln351_3, i8* %Sxtf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="1075" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
_ifconv217:117  store i8 %select_ln351_6, i8* %Sytf_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="1076" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
_ifconv217:118  br label %13

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1077" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten11 = phi i15 [ %add_ln189, %Loop_x_4 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="1078" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %y99_0 = phi i8 [ %select_ln194_1, %Loop_x_4 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y99_0"/></StgValue>
</operation>

<operation id="1079" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %x100_0 = phi i8 [ %x_2, %Loop_x_4 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x100_0"/></StgValue>
</operation>

<operation id="1080" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:3  %icmp_ln189 = icmp eq i15 %indvar_flatten11, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="1081" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:4  %add_ln189 = add i15 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="1082" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln189, label %14, label %Loop_x_4

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="1083" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_4:0  %y_3 = add i8 1, %y99_0

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="1084" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_4:3  %icmp_ln191 = icmp eq i8 %x100_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="1085" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:4  %select_ln194 = select i1 %icmp_ln191, i8 0, i8 %x100_0

]]></Node>
<StgValue><ssdm name="select_ln194"/></StgValue>
</operation>

<operation id="1086" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:5  %select_ln194_1 = select i1 %icmp_ln191, i8 %y_3, i8 %y99_0

]]></Node>
<StgValue><ssdm name="select_ln194_1"/></StgValue>
</operation>

<operation id="1087" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
Loop_x_4:6  %tmp_36 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln194_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1088" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="15">
<![CDATA[
Loop_x_4:7  %zext_ln192 = zext i15 %tmp_36 to i16

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="1089" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="8">
<![CDATA[
Loop_x_4:11  %zext_ln544_2 = zext i8 %select_ln194 to i16

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="1090" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
Loop_x_4:12  %add_ln544_1 = add i16 %zext_ln544_2, %zext_ln192

]]></Node>
<StgValue><ssdm name="add_ln544_1"/></StgValue>
</operation>

<operation id="1091" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="16">
<![CDATA[
Loop_x_4:13  %zext_ln544_3 = zext i16 %add_ln544_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="1092" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:15  %gx_addr = getelementptr [16384 x i8]* %gx, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="gx_addr"/></StgValue>
</operation>

<operation id="1093" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:16  %gy_addr = getelementptr [16384 x i8]* %gy, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="gy_addr"/></StgValue>
</operation>

<operation id="1094" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:17  %gxx_addr = getelementptr [16384 x i8]* %gxx, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="gxx_addr"/></StgValue>
</operation>

<operation id="1095" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:18  %gyy_addr = getelementptr [16384 x i8]* %gyy, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="gyy_addr"/></StgValue>
</operation>

<operation id="1096" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:20  %Sxtf_V_addr = getelementptr [16384 x i8]* %Sxtf_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="Sxtf_V_addr"/></StgValue>
</operation>

<operation id="1097" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:21  %Sytf_V_addr = getelementptr [16384 x i8]* %Sytf_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="Sytf_V_addr"/></StgValue>
</operation>

<operation id="1098" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:22  %gx_load = load i8* %gx_addr, align 1

]]></Node>
<StgValue><ssdm name="gx_load"/></StgValue>
</operation>

<operation id="1099" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:24  %gy_load = load i8* %gy_addr, align 1

]]></Node>
<StgValue><ssdm name="gy_load"/></StgValue>
</operation>

<operation id="1100" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:28  %gxx_load = load i8* %gxx_addr, align 1

]]></Node>
<StgValue><ssdm name="gxx_load"/></StgValue>
</operation>

<operation id="1101" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:30  %gyy_load = load i8* %gyy_addr, align 1

]]></Node>
<StgValue><ssdm name="gyy_load"/></StgValue>
</operation>

<operation id="1102" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:38  %Sxtf_V_load = load i8* %Sxtf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="Sxtf_V_load"/></StgValue>
</operation>

<operation id="1103" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:40  %Sytf_V_load = load i8* %Sytf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="Sytf_V_load"/></StgValue>
</operation>

<operation id="1104" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_4:97  %x_2 = add i8 1, %select_ln194

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1105" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:14  %f_V_addr_1 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="f_V_addr_1"/></StgValue>
</operation>

<operation id="1106" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Loop_x_4:19  %gxy_addr = getelementptr [16384 x i8]* %gxy, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="gxy_addr"/></StgValue>
</operation>

<operation id="1107" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:22  %gx_load = load i8* %gx_addr, align 1

]]></Node>
<StgValue><ssdm name="gx_load"/></StgValue>
</operation>

<operation id="1108" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_4:23  %lhs_V_3 = sext i8 %gx_load to i9

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="1109" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:24  %gy_load = load i8* %gy_addr, align 1

]]></Node>
<StgValue><ssdm name="gy_load"/></StgValue>
</operation>

<operation id="1110" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_4:25  %rhs_V_3 = sext i8 %gy_load to i9

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="1111" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_4:26  %ret_V_6 = add nsw i9 %rhs_V_3, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="1112" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="9">
<![CDATA[
Loop_x_4:27  %lhs_V_4 = sext i9 %ret_V_6 to i10

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="1113" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:28  %gxx_load = load i8* %gxx_addr, align 1

]]></Node>
<StgValue><ssdm name="gxx_load"/></StgValue>
</operation>

<operation id="1114" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_4:29  %sext_ln215_12 = sext i8 %gxx_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="1115" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:30  %gyy_load = load i8* %gyy_addr, align 1

]]></Node>
<StgValue><ssdm name="gyy_load"/></StgValue>
</operation>

<operation id="1116" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_4:31  %sext_ln1353_1 = sext i8 %gyy_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln1353_1"/></StgValue>
</operation>

<operation id="1117" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_4:32  %add_ln1353 = add i9 %sext_ln1353_1, %sext_ln215_12

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="1118" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="10" op_0_bw="9">
<![CDATA[
Loop_x_4:33  %sext_ln1353_2 = sext i9 %add_ln1353 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1353_2"/></StgValue>
</operation>

<operation id="1119" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Loop_x_4:34  %ret_V_7 = add i10 %lhs_V_4, %sext_ln1353_2

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="1120" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:36  %gxy_load = load i8* %gxy_addr, align 1

]]></Node>
<StgValue><ssdm name="gxy_load"/></StgValue>
</operation>

<operation id="1121" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:38  %Sxtf_V_load = load i8* %Sxtf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="Sxtf_V_load"/></StgValue>
</operation>

<operation id="1122" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_4:39  %sext_ln215_13 = sext i8 %Sxtf_V_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="1123" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:40  %Sytf_V_load = load i8* %Sytf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="Sytf_V_load"/></StgValue>
</operation>

<operation id="1124" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="8">
<![CDATA[
Loop_x_4:41  %sext_ln1353_3 = sext i8 %Sytf_V_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln1353_3"/></StgValue>
</operation>

<operation id="1125" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_x_4:43  %add_ln1353_3 = add i9 %sext_ln1353_3, %sext_ln215_13

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1126" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="11" op_0_bw="10">
<![CDATA[
Loop_x_4:35  %sext_ln1353 = sext i10 %ret_V_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1353"/></StgValue>
</operation>

<operation id="1127" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:36  %gxy_load = load i8* %gxy_addr, align 1

]]></Node>
<StgValue><ssdm name="gxy_load"/></StgValue>
</operation>

<operation id="1128" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="11" op_0_bw="8">
<![CDATA[
Loop_x_4:37  %sext_ln215_6 = sext i8 %gxy_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="1129" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_4:42  %add_ln1353_2 = add i11 %sext_ln215_6, %sext_ln1353

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="1130" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="9">
<![CDATA[
Loop_x_4:44  %sext_ln1353_4 = sext i9 %add_ln1353_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1353_4"/></StgValue>
</operation>

<operation id="1131" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_4:45  %ret_V_8 = add i11 %add_ln1353_2, %sext_ln1353_4

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1132" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="11">
<![CDATA[
Loop_x_4:46  %sext_ln1429_16 = sext i11 %ret_V_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_16"/></StgValue>
</operation>

<operation id="1133" st_id="74" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:47  %tmp_5 = sitofp i32 %sext_ln1429_16 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1134" st_id="75" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:47  %tmp_5 = sitofp i32 %sext_ln1429_16 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1135" st_id="76" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:47  %tmp_5 = sitofp i32 %sext_ln1429_16 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1136" st_id="77" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:47  %tmp_5 = sitofp i32 %sext_ln1429_16 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1137" st_id="78" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:47  %tmp_5 = sitofp i32 %sext_ln1429_16 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1138" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:49  %f_V_load_1 = load i8* %f_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1139" st_id="79" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:47  %tmp_5 = sitofp i32 %sext_ln1429_16 to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1140" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="14">
<![CDATA[
Loop_x_4:49  %f_V_load_1 = load i8* %f_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="f_V_load_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1141" st_id="80" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:48  %i_op_assign_1 = fmul double %tmp_5, 2.000000e-02

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="1142" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="8">
<![CDATA[
Loop_x_4:50  %sext_ln1429_17 = sext i8 %f_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429_17"/></StgValue>
</operation>

<operation id="1143" st_id="80" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:51  %tmp_6 = sitofp i32 %sext_ln1429_17 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1144" st_id="81" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:48  %i_op_assign_1 = fmul double %tmp_5, 2.000000e-02

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="1145" st_id="81" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:51  %tmp_6 = sitofp i32 %sext_ln1429_17 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1146" st_id="82" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:48  %i_op_assign_1 = fmul double %tmp_5, 2.000000e-02

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="1147" st_id="82" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:51  %tmp_6 = sitofp i32 %sext_ln1429_17 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1148" st_id="83" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:48  %i_op_assign_1 = fmul double %tmp_5, 2.000000e-02

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="1149" st_id="83" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:51  %tmp_6 = sitofp i32 %sext_ln1429_17 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1150" st_id="84" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:48  %i_op_assign_1 = fmul double %tmp_5, 2.000000e-02

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="1151" st_id="84" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:51  %tmp_6 = sitofp i32 %sext_ln1429_17 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1152" st_id="85" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:48  %i_op_assign_1 = fmul double %tmp_5, 2.000000e-02

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="1153" st_id="85" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="32">
<![CDATA[
Loop_x_4:51  %tmp_6 = sitofp i32 %sext_ln1429_17 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1154" st_id="86" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:52  %val_assign_s = fsub double %tmp_6, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_s"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1155" st_id="87" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:52  %val_assign_s = fsub double %tmp_6, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_s"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1156" st_id="88" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:52  %val_assign_s = fsub double %tmp_6, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_s"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1157" st_id="89" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:52  %val_assign_s = fsub double %tmp_6, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_s"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1158" st_id="90" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Loop_x_4:52  %val_assign_s = fsub double %tmp_6, %i_op_assign_1

]]></Node>
<StgValue><ssdm name="val_assign_s"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1159" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64">
<![CDATA[
Loop_x_4:53  %reg_V_18 = bitcast double %val_assign_s to i64

]]></Node>
<StgValue><ssdm name="reg_V_18"/></StgValue>
</operation>

<operation id="1160" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="63" op_0_bw="64">
<![CDATA[
Loop_x_4:54  %trunc_ln310_9 = trunc i64 %reg_V_18 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln310_9"/></StgValue>
</operation>

<operation id="1161" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_4:55  %p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_18, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="1162" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_4:56  %p_Result_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_18, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="1163" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="11">
<![CDATA[
Loop_x_4:57  %exp_V_9 = zext i11 %p_Result_7 to i12

]]></Node>
<StgValue><ssdm name="exp_V_9"/></StgValue>
</operation>

<operation id="1164" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="64">
<![CDATA[
Loop_x_4:59  %trunc_ln331_9 = trunc i64 %reg_V_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln331_9"/></StgValue>
</operation>

<operation id="1165" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
Loop_x_4:61  %icmp_ln326_4 = icmp eq i63 %trunc_ln310_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln326_4"/></StgValue>
</operation>

<operation id="1166" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_4:62  %sh_amt_18 = sub i12 1075, %exp_V_9

]]></Node>
<StgValue><ssdm name="sh_amt_18"/></StgValue>
</operation>

<operation id="1167" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Loop_x_4:64  %icmp_ln330_4 = icmp eq i11 %p_Result_7, -973

]]></Node>
<StgValue><ssdm name="icmp_ln330_4"/></StgValue>
</operation>

<operation id="1168" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_4:65  %icmp_ln332_4 = icmp sgt i12 %sh_amt_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln332_4"/></StgValue>
</operation>

<operation id="1169" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_4:66  %icmp_ln333_4 = icmp slt i12 %sh_amt_18, 54

]]></Node>
<StgValue><ssdm name="icmp_ln333_4"/></StgValue>
</operation>

<operation id="1170" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:77  %or_ln330_11 = or i1 %icmp_ln326_4, %icmp_ln330_4

]]></Node>
<StgValue><ssdm name="or_ln330_11"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1171" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="52" op_0_bw="64">
<![CDATA[
Loop_x_4:58  %trunc_ln318_9 = trunc i64 %reg_V_18 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln318_9"/></StgValue>
</operation>

<operation id="1172" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
Loop_x_4:60  %tmp_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_9)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1173" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="12">
<![CDATA[
Loop_x_4:63  %sext_ln329_5 = sext i12 %sh_amt_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln329_5"/></StgValue>
</operation>

<operation id="1174" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Loop_x_4:67  %sh_amt_19 = sub i12 0, %sh_amt_18

]]></Node>
<StgValue><ssdm name="sh_amt_19"/></StgValue>
</operation>

<operation id="1175" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="12">
<![CDATA[
Loop_x_4:68  %trunc_ln342_9 = trunc i12 %sh_amt_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln342_9"/></StgValue>
</operation>

<operation id="1176" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
Loop_x_4:69  %tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_19, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1177" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_4:70  %icmp_ln343_9 = icmp slt i8 %tmp_71, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343_9"/></StgValue>
</operation>

<operation id="1178" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="53" op_0_bw="32">
<![CDATA[
Loop_x_4:71  %zext_ln334_5 = zext i32 %sext_ln329_5 to i53

]]></Node>
<StgValue><ssdm name="zext_ln334_5"/></StgValue>
</operation>

<operation id="1179" st_id="92" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
Loop_x_4:72  %lshr_ln334_5 = lshr i53 %tmp_27, %zext_ln334_5

]]></Node>
<StgValue><ssdm name="lshr_ln334_5"/></StgValue>
</operation>

<operation id="1180" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="53">
<![CDATA[
Loop_x_4:73  %trunc_ln334_9 = trunc i53 %lshr_ln334_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln334_9"/></StgValue>
</operation>

<operation id="1181" st_id="92" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_4:76  %shl_ln345_4 = shl i8 %trunc_ln331_9, %trunc_ln342_9

]]></Node>
<StgValue><ssdm name="shl_ln345_4"/></StgValue>
</operation>

<operation id="1182" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:78  %xor_ln330_11 = xor i1 %or_ln330_11, true

]]></Node>
<StgValue><ssdm name="xor_ln330_11"/></StgValue>
</operation>

<operation id="1183" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:79  %and_ln332_11 = and i1 %icmp_ln332_4, %xor_ln330_11

]]></Node>
<StgValue><ssdm name="and_ln332_11"/></StgValue>
</operation>

<operation id="1184" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:80  %and_ln333_22 = and i1 %and_ln332_11, %icmp_ln333_4

]]></Node>
<StgValue><ssdm name="and_ln333_22"/></StgValue>
</operation>

<operation id="1185" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:81  %select_ln333_22 = select i1 %and_ln333_22, i8 %trunc_ln334_9, i8 0

]]></Node>
<StgValue><ssdm name="select_ln333_22"/></StgValue>
</operation>

<operation id="1186" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:82  %or_ln332_11 = or i1 %or_ln330_11, %icmp_ln332_4

]]></Node>
<StgValue><ssdm name="or_ln332_11"/></StgValue>
</operation>

<operation id="1187" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:83  %xor_ln332_11 = xor i1 %or_ln332_11, true

]]></Node>
<StgValue><ssdm name="xor_ln332_11"/></StgValue>
</operation>

<operation id="1188" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:84  %and_ln343_11 = and i1 %icmp_ln343_9, %xor_ln332_11

]]></Node>
<StgValue><ssdm name="and_ln343_11"/></StgValue>
</operation>

<operation id="1189" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="icmp_ln326_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:85  %select_ln343_11 = select i1 %and_ln343_11, i8 %shl_ln345_4, i8 %select_ln333_22

]]></Node>
<StgValue><ssdm name="select_ln343_11"/></StgValue>
</operation>

<operation id="1190" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:86  %select_ln326_11 = select i1 %icmp_ln326_4, i8 0, i8 %select_ln343_11

]]></Node>
<StgValue><ssdm name="select_ln326_11"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1191" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
Loop_x_4:74  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_18, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1192" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:75  %select_ln336_9 = select i1 %tmp_72, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln336_9"/></StgValue>
</operation>

<operation id="1193" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:87  %xor_ln333_11 = xor i1 %icmp_ln333_4, true

]]></Node>
<StgValue><ssdm name="xor_ln333_11"/></StgValue>
</operation>

<operation id="1194" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:88  %and_ln333_23 = and i1 %and_ln332_11, %xor_ln333_11

]]></Node>
<StgValue><ssdm name="and_ln333_23"/></StgValue>
</operation>

<operation id="1195" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:89  %select_ln333_23 = select i1 %and_ln333_23, i8 %select_ln336_9, i8 %select_ln326_11

]]></Node>
<StgValue><ssdm name="select_ln333_23"/></StgValue>
</operation>

<operation id="1196" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:90  %xor_ln326_11 = xor i1 %icmp_ln326_4, true

]]></Node>
<StgValue><ssdm name="xor_ln326_11"/></StgValue>
</operation>

<operation id="1197" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Loop_x_4:91  %and_ln330_11 = and i1 %icmp_ln330_4, %xor_ln326_11

]]></Node>
<StgValue><ssdm name="and_ln330_11"/></StgValue>
</operation>

<operation id="1198" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:92  %select_ln330_11 = select i1 %and_ln330_11, i8 %trunc_ln331_9, i8 %select_ln333_23

]]></Node>
<StgValue><ssdm name="select_ln330_11"/></StgValue>
</operation>

<operation id="1199" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
<literal name="p_Result_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Loop_x_4:93  %sub_ln461_4 = sub i8 0, %select_ln330_11

]]></Node>
<StgValue><ssdm name="sub_ln461_4"/></StgValue>
</operation>

<operation id="1200" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Loop_x_4:94  %select_ln351_5 = select i1 %p_Result_29, i8 %sub_ln461_4, i8 %select_ln330_11

]]></Node>
<StgValue><ssdm name="select_ln351_5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1201" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_x_4:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_y_4_Loop_x_4_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1202" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_x_4:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1203" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_x_4:8  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1245) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln192"/></StgValue>
</operation>

<operation id="1204" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_x_4:9  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1245)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1205" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_x_4:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str235) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="1206" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="8" op_1_bw="14" op_2_bw="8">
<![CDATA[
Loop_x_4:95  store i8 %select_ln351_5, i8* %f_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="1207" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_x_4:96  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1245, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1208" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
Loop_x_4:98  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1209" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
