# ROM-Memory-Design-Using-Verilog
use synopsys tool to run files and show the output.  
main file and testbench:  
```C
mainfile: rom.v 
testbench: romtb.v
```
other files:
```C
mainfile: root.v
testbench: root_tb.v
tcl file: root.tcl
```
