From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: unknown <icmcmusic@gmail.com>
Date: Mon, 15 Dec 2025 19:00:56 +0200
Subject: [PATCH] 8782: Add support for Qualcomm Hexagon processor

Add initial Hexagon processor support (resolves #8741)
---
 Ghidra/Processors/Hexagon/Module.manifest     |    0
 Ghidra/Processors/Hexagon/README.md           |   23 +
 Ghidra/Processors/Hexagon/build.gradle        |   19 +
 .../Processors/Hexagon/certification.manifest |   56 +
 .../Hexagon/data/languages/alu32_alu.sinc     |  198 ++
 .../Hexagon/data/languages/alu32_perm.sinc    |  162 ++
 .../Hexagon/data/languages/alu32_pred.sinc    |  636 ++++++
 .../Processors/Hexagon/data/languages/cr.sinc |  180 ++
 .../Hexagon/data/languages/duplex.sinc        |  659 ++++++
 .../Hexagon/data/languages/hexagon.cspec      |  266 +++
 .../Hexagon/data/languages/hexagon.ldefs      |   16 +
 .../Hexagon/data/languages/hexagon.opinion    |    7 +
 .../Hexagon/data/languages/hexagon.pspec      |   16 +
 .../Hexagon/data/languages/hexagon.slaspec    | 1829 +++++++++++++++++
 .../Hexagon/data/languages/hvx.sinc           |  520 +++++
 .../Processors/Hexagon/data/languages/j.sinc  | 1133 ++++++++++
 .../Processors/Hexagon/data/languages/jr.sinc |  139 ++
 .../Processors/Hexagon/data/languages/ld.sinc |  369 ++++
 .../Hexagon/data/languages/ld_byte.sinc       |  274 +++
 .../Hexagon/data/languages/ld_dword.sinc      |  228 ++
 .../Hexagon/data/languages/ld_halfword.sinc   |  274 +++
 .../Hexagon/data/languages/ld_uhalfword.sinc  |  220 ++
 .../data/languages/ld_unsigned_byte.sinc      |  227 ++
 .../Hexagon/data/languages/ld_word.sinc       |  264 +++
 .../Hexagon/data/languages/memop.sinc         |  171 ++
 .../Processors/Hexagon/data/languages/nv.sinc |  370 ++++
 .../Hexagon/data/languages/nv_byte.sinc       |  317 +++
 .../Hexagon/data/languages/nv_hw.sinc         |  285 +++
 .../Hexagon/data/languages/nv_word.sinc       |  308 +++
 .../Processors/Hexagon/data/languages/st.sinc |   43 +
 .../Hexagon/data/languages/st_byte.sinc       |  292 +++
 .../Hexagon/data/languages/st_dword.sinc      |  255 +++
 .../Hexagon/data/languages/st_halfword.sinc   |  486 +++++
 .../Hexagon/data/languages/st_word.sinc       |  297 +++
 .../Hexagon/data/languages/system_guest.sinc  |   15 +
 .../data/languages/system_monitor.sinc        |  350 ++++
 .../Hexagon/data/languages/system_user.sinc   |  180 ++
 .../Hexagon/data/languages/xtype_alu.sinc     |  920 +++++++++
 .../Hexagon/data/languages/xtype_bit.sinc     |  231 +++
 .../Hexagon/data/languages/xtype_complex.sinc |  291 +++
 .../Hexagon/data/languages/xtype_fp.sinc      |  356 ++++
 .../Hexagon/data/languages/xtype_mpy.sinc     |  772 +++++++
 .../Hexagon/data/languages/xtype_perm.sinc    |  210 ++
 .../Hexagon/data/languages/xtype_pred.sinc    |  369 ++++
 .../Hexagon/data/languages/xtype_shift.sinc   |  529 +++++
 .../data/patterns/hexagon_patterns.xml        |   17 +
 .../data/patterns/patternconstraints.xml      |    5 +
 .../ghidra_scripts/DebugDumpImmExt.java       |  136 ++
 .../Hexagon/ghidra_scripts/dlpager_emu.py     |  126 ++
 .../Hexagon/ghidra_scripts/q6zip_emu.py       |  200 ++
 .../Processors/Hexagon/ghidra_scripts/test.py |   45 +
 .../main/java/hexagon/HexagonAnalyzer.java    |  202 ++
 .../Processors/Hexagon/test_files/.gitignore  |    2 +
 Ghidra/Processors/Hexagon/test_files/Makefile |    5 +
 .../test_files/hello_world_static/.gitignore  |    3 +
 .../test_files/hello_world_static/Makefile    |    6 +
 .../test_files/hello_world_static/test.c      |   18 +
 .../Hexagon/test_files/random/.gitignore      |    3 +
 .../Hexagon/test_files/random/Makefile        |    6 +
 .../Hexagon/test_files/random/test.c          |   53 +
 Ghidra/Processors/Hexagon/test_files/test.c   |   73 +
 61 files changed, 15662 insertions(+)
 create mode 100644 Ghidra/Processors/Hexagon/Module.manifest
 create mode 100644 Ghidra/Processors/Hexagon/README.md
 create mode 100644 Ghidra/Processors/Hexagon/build.gradle
 create mode 100644 Ghidra/Processors/Hexagon/certification.manifest
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/alu32_alu.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/alu32_perm.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/alu32_pred.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/cr.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/duplex.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/hexagon.cspec
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/hexagon.ldefs
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/hexagon.opinion
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/hexagon.pspec
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/hexagon.slaspec
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/hvx.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/j.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/jr.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld_byte.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld_dword.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld_halfword.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld_uhalfword.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld_unsigned_byte.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/ld_word.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/memop.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/nv.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/nv_byte.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/nv_hw.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/nv_word.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/st.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/st_byte.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/st_dword.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/st_halfword.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/st_word.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/system_guest.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/system_monitor.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/system_user.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_alu.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_bit.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_complex.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_fp.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_mpy.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_perm.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_pred.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/languages/xtype_shift.sinc
 create mode 100644 Ghidra/Processors/Hexagon/data/patterns/hexagon_patterns.xml
 create mode 100644 Ghidra/Processors/Hexagon/data/patterns/patternconstraints.xml
 create mode 100644 Ghidra/Processors/Hexagon/ghidra_scripts/DebugDumpImmExt.java
 create mode 100644 Ghidra/Processors/Hexagon/ghidra_scripts/dlpager_emu.py
 create mode 100644 Ghidra/Processors/Hexagon/ghidra_scripts/q6zip_emu.py
 create mode 100644 Ghidra/Processors/Hexagon/ghidra_scripts/test.py
 create mode 100644 Ghidra/Processors/Hexagon/src/main/java/hexagon/HexagonAnalyzer.java
 create mode 100644 Ghidra/Processors/Hexagon/test_files/.gitignore
 create mode 100644 Ghidra/Processors/Hexagon/test_files/Makefile
 create mode 100644 Ghidra/Processors/Hexagon/test_files/hello_world_static/.gitignore
 create mode 100644 Ghidra/Processors/Hexagon/test_files/hello_world_static/Makefile
 create mode 100644 Ghidra/Processors/Hexagon/test_files/hello_world_static/test.c
 create mode 100644 Ghidra/Processors/Hexagon/test_files/random/.gitignore
 create mode 100644 Ghidra/Processors/Hexagon/test_files/random/Makefile
 create mode 100644 Ghidra/Processors/Hexagon/test_files/random/test.c
 create mode 100644 Ghidra/Processors/Hexagon/test_files/test.c

diff --git a/Ghidra/Processors/Hexagon/Module.manifest b/Ghidra/Processors/Hexagon/Module.manifest
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/Ghidra/Processors/Hexagon/README.md b/Ghidra/Processors/Hexagon/README.md
new file mode 100644
index 0000000000..bf08277071
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/README.md
@@ -0,0 +1,23 @@
+### Ghidra Hexagon SLEIGH
+
+This is a WIP implementation of the Qualcomm Hexagon "QDSP6" architecture in Ghidra SLEIGH
+
+
+Supports:
+- Dissassembly up to v73, all instructions supported
+- Most commonly used constant extenders supported
+- No broken java plugins needed
+- Support for hardware loops
+- Includes support for redacted System/Monitor and System/Guest instructions
+- Pcode implemented for most ops, (Only a few never-seen MPY and NV instructions are missing)
+- Function start recovery
+
+Currently broken / unimplemented:
+- Some immediate extensions are missing for less common ops and most duplexes
+
+
+(See notes at top of `Hexagon/data/languages/skel.slaspec`) for up to date details:
+
+
+### How to install
+Copy `Hexagon` into `./<ghidra_root>/Ghidra/Processors/` (Confirmed to work on 11.4)
diff --git a/Ghidra/Processors/Hexagon/build.gradle b/Ghidra/Processors/Hexagon/build.gradle
new file mode 100644
index 0000000000..1b8337ef71
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/build.gradle
@@ -0,0 +1,19 @@
+/* ###
+ * IP: GHIDRA
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *      http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+apply from: "$rootProject.projectDir/gradle/distributableGhidraModule.gradle"
+apply from: "$rootProject.projectDir/gradle/processorProject.gradle"
+apply plugin: 'eclipse'
+eclipse.project.name = 'Processors Hexagon'
diff --git a/Ghidra/Processors/Hexagon/certification.manifest b/Ghidra/Processors/Hexagon/certification.manifest
new file mode 100644
index 0000000000..64ab84017c
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/certification.manifest
@@ -0,0 +1,56 @@
+Module.manifest||GHIDRA||||END|
+README.md||GHIDRA||||END|
+data/README.txt||GHIDRA||||END|
+data/languages/alu32_alu.sinc||GHIDRA||||END|
+data/languages/alu32_perm.sinc||GHIDRA||||END|
+data/languages/alu32_pred.sinc||GHIDRA||||END|
+data/languages/cr.sinc||GHIDRA||||END|
+data/languages/duplex.sinc||GHIDRA||||END|
+data/languages/hexagon.cspec||GHIDRA||||END|
+data/languages/hexagon.ldefs||GHIDRA||||END|
+data/languages/hexagon.opinion||GHIDRA||||END|
+data/languages/hexagon.pspec||GHIDRA||||END|
+data/languages/hexagon.slaspec||GHIDRA||||END|
+data/languages/hvx.sinc||GHIDRA||||END|
+data/languages/jr.sinc||GHIDRA||||END|
+data/languages/j.sinc||GHIDRA||||END|
+data/languages/ld_byte.sinc||GHIDRA||||END|
+data/languages/ld_dword.sinc||GHIDRA||||END|
+data/languages/ld_halfword.sinc||GHIDRA||||END|
+data/languages/ld.sinc||GHIDRA||||END|
+data/languages/ld_uhalfword.sinc||GHIDRA||||END|
+data/languages/ld_unsigned_byte.sinc||GHIDRA||||END|
+data/languages/ld_word.sinc||GHIDRA||||END|
+data/languages/memop.sinc||GHIDRA||||END|
+data/languages/nv_byte.sinc||GHIDRA||||END|
+data/languages/nv_hw.sinc||GHIDRA||||END|
+data/languages/nv.sinc||GHIDRA||||END|
+data/languages/nv_word.sinc||GHIDRA||||END|
+data/languages/st_byte.sinc||GHIDRA||||END|
+data/languages/st_dword.sinc||GHIDRA||||END|
+data/languages/st_halfword.sinc||GHIDRA||||END|
+data/languages/st.sinc||GHIDRA||||END|
+data/languages/st_word.sinc||GHIDRA||||END|
+data/languages/system_guest.sinc||GHIDRA||||END|
+data/languages/system_monitor.sinc||GHIDRA||||END|
+data/languages/system_user.sinc||GHIDRA||||END|
+data/languages/xtype_alu.sinc||GHIDRA||||END|
+data/languages/xtype_bit.sinc||GHIDRA||||END|
+data/languages/xtype_complex.sinc||GHIDRA||||END|
+data/languages/xtype_fp.sinc||GHIDRA||||END|
+data/languages/xtype_mpy.sinc||GHIDRA||||END|
+data/languages/xtype_perm.sinc||GHIDRA||||END|
+data/languages/xtype_pred.sinc||GHIDRA||||END|
+data/languages/xtype_shift.sinc||GHIDRA||||END|
+data/patterns/hexagon_patterns.xml||GHIDRA||||END|
+data/patterns/patternconstraints.xml||GHIDRA||||END|
+ghidra_scripts/dlpager_emu.py||GHIDRA||||END|
+ghidra_scripts/q6zip_emu.py||GHIDRA||||END|
+ghidra_scripts/test.py||GHIDRA||||END|
+src/main/java/hexagon/HexagonAnalyzer.java||GHIDRA||||END|
+test_files/Makefile||GHIDRA||||END|
+test_files/test.c||GHIDRA||||END|
+test_files/hello_world_static/Makefile||GHIDRA||||END|
+test_files/hello_world_static/test.c||GHIDRA||||END|
+test_files/random/Makefile||GHIDRA||||END|
+test_files/random/test.c||GHIDRA||||END|
diff --git a/Ghidra/Processors/Hexagon/data/languages/alu32_alu.sinc b/Ghidra/Processors/Hexagon/data/languages/alu32_alu.sinc
new file mode 100644
index 0000000000..3658aa8456
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/alu32_alu.sinc
@@ -0,0 +1,198 @@
+# ALU32/ALU:add
+
+ALU32_ADD_IMM:val is imm_21_27 & imm_5_13 & IS_NOT_EXT [val = ((imm_21_27 << 9) | (imm_5_13));] { export *[const]:4 val; }
+ALU32_ADD_IMM:val is IS_EXT0 & immext0 & imm_5_10u  [val = imm_5_10u | immext0; ] { export *[const]:4 val; }
+ALU32_ADD_IMM:val is IS_EXT1 & immext1 & imm_5_10u  [val = imm_5_10u | immext1; ] { export *[const]:4 val; }
+
+with slot: epsilon {
+    :D5 "= add("S5","ALU32_ADD_IMM")" is iclass=0b1011 & S5 & S5i & D5 & ALU32_ADD_IMM & OUTPUT_D5 {
+        D5 = S5i + sext(ALU32_ADD_IMM:2);
+    }
+
+    :D5 "= add("S5","T5")" is iclass=0b1111 & D5 & imm_21_27=0b0011000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & OUTPUT_D5 {
+        D5 = S5i + T5i;
+    }
+    :D5 "= add("S5","T5"):sat" is iclass=0b1111 & D5 & imm_21_27=0b0110010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & OUTPUT_D5 {
+        D5 = S5i + T5i;
+        if (D5 < S5i) goto <sat>;
+        goto <end>;
+        <sat>
+        D5 = -1;
+        <end>
+    }
+}
+
+ALU32_AND_S10:val is imm_21 & imm_5_13 & IS_NOT_EXT [val = (imm_21 << 9) | imm_5_13;] { export *[const]:4 val; }
+ALU32_AND_S10:val is IS_EXT0 & immext0 & imm_5_10u  [val = imm_5_10u | immext0; ] { export *[const]:4 val; }
+ALU32_AND_S10:val is IS_EXT1 & immext1 & imm_5_10u  [val = imm_5_10u | immext1; ] { export *[const]:4 val; }
+
+# ALU32/ALU:logical
+with slot: iclass=0b0111  {
+    :D5 = "and"(S5",#"ALU32_AND_S10) is Rs=0 & MajOp = 0b110 & imm_22_23=0b00 & S5 & S5i & D5 & ALU32_AND_S10 & OUTPUT_D5 {
+        D5 = S5i & ALU32_AND_S10;
+    }
+    :D5 = "or("S5","ALU32_AND_S10")" is Rs=0 & MajOp = 0b110 & imm_22_23=0b10 & S5 & S5i & D5 & ALU32_AND_S10 & OUTPUT_D5 {
+        D5 = S5i | ALU32_AND_S10;
+    }
+}
+with slot: iclass=0b1111  {
+    :D5 = "and("S5","T5")" is imm_21_27=0b0001000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = S5i & T5i;
+    }
+
+    :D5 = "or("S5","T5")" is imm_21_27=0b0001001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = S5i | T5i;
+    }
+
+    :D5 = "xor("S5","T5")" is imm_21_27=0b0001011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = S5i ^ T5i;
+    }
+
+    :D5 = "and("T5",~"S5")" is imm_21_27=0b0001100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = T5i & (~S5i);
+    }
+
+    :D5 = "or("T5",~"S5")" is imm_21_27=0b0001101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = T5i | (~S5i);
+    }
+}
+
+# ALU32/ALU:negate
+with slot: iclass=0b0111 {
+    :D5"=neg("S5")" is imm_22_27=0b011001 & imm_21=0 & S5 & S5i & imm_5_13u=0 & D5 & IS_NOT_EXT & OUTPUT_D5 {
+        D5 = -S5i;
+    }
+}
+
+# ALU32/ALU:nop
+with slot: iclass=0b0111  {
+    :"nop" is imm_24_27=0b1111 & imm_16_23  & imm_0_13 {}
+}
+
+
+EXT_SUB: v is imm_21 & imm_5_13u & IS_NOT_EXT [v = imm_5_13u | (imm_21 << 9); ] { export *[const]:4 v; }
+EXT_SUB: v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+EXT_SUB: v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+# ALU32/ALU:subtract
+with slot: iclass=0b0111  {
+    :D5"=sub("EXT_SUB","S5")" is imm_22_27=0b011001 & S5 & S5i & D5 & EXT_SUB & OUTPUT_D5 {
+        D5 = EXT_SUB - S5i;
+    }
+}
+with slot: iclass=0b1111  {
+    :D5" = sub("T5","S5")" is imm_21_27=0b0011001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = T5i - S5i;
+    }
+
+    :D5" = sub("T5","S5"):sat" is imm_21_27=0b0110110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = S5i - T5i;
+        if (D5 > S5i) goto <sat>;
+        goto <end>;
+        <sat>
+        D5 = 0;
+        <end>
+    }
+}
+
+TI_S16: v is imm_16_20u & imm_5_13u & imm_22_23 & IS_NOT_EXT [v = (imm_5_13u) | (imm_16_20u << 9) | (imm_22_23 << 14); ] { export *[const]:4 v; }
+TI_S16: v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+TI_S16: v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+# ALU32/ALU:sext
+with slot: iclass=0b0111  {
+    :D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=0 & imm_5_12=0 & D5 & OUTPUT_D5 {
+        D5 = sext(S5i:1);
+    }
+    :D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=0 & imm_5_12=0 & D5 & OUTPUT_D5 {
+        D5 = sext(S5i:2);
+    }
+}
+
+# ALU32/ALU:trans_imm
+ with slot: iclass=0b0111  {
+
+    ImmU16: v is    imm_22_23u & imm_0_13u  [ v = (imm_22_23u << 14) | (imm_0_13u); ] {
+         export *[const]:4 v;
+      }
+
+
+    :alu_X5^".L" = ImmU16 is Rs = 0 & MajOp = 0b001 & imm_21=1 & alu_X5 & alu_X5i & ImmU16 & OUTPUT_S5 {
+        local tmp:4 = alu_X5i & 0xFFFF0000;
+        alu_X5 = tmp | ImmU16;
+    }
+
+    :alu_X5^".H" = ImmU16 is Rs = 0 & MajOp = 0b010 & imm_21=1 & alu_X5 & alu_X5i & ImmU16 & OUTPUT_S5 {
+        local tmp:4 = alu_X5i & 0x0000FFFF;
+        alu_X5 = tmp | (ImmU16 << 16);
+    }
+
+    :D5 "=" TI_S16 is  Rs=1 & MajOp=0b000 & imm_21=0 & TI_S16 & D5 & OUTPUT_D5 {
+        D5 = TI_S16;
+    }
+}
+
+
+# ALU32/ALU:trans_reg
+ with slot: iclass=0b0111  {
+    :D5"="S5 is Rs = 0 & MajOp = 0b000 & MinOp=0b011 & S5 & imm_13=0 & imm_5_12=0 & D5 & S5i & OUTPUT_D5 {
+        D5 = S5i;
+    }
+}
+
+
+# ALU32/ALU:vector add halfwords
+define pcodeop vaddh;
+define pcodeop vaddh_sat;
+define pcodeop vadduh_sat;
+with slot: iclass=0b1111  {
+    :D5 "=vaddh(" S5 "," T5 ")" is imm_21_27=0b0110000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vaddh(S5i, T5i);
+    }
+    :D5 "=vaddh(" S5 "," T5 "):sat" is imm_21_27=0b0110001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vaddh_sat(S5i, T5i);
+    }
+    :D5 "=vadduh(" S5 "," T5 "):sat" is imm_21_27=0b0110011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vadduh_sat(S5i, T5i);
+    }
+}
+
+# ALU32/ALU:vector average halfwords
+define pcodeop vavgh;
+define pcodeop vavgh_rnd;
+define pcodeop vnavgh;
+
+with slot: iclass=0b1111  {
+    :D5 "=vavgh(" S5 "," T5 ")" is imm_24_27=0b0111 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+       D5 = vavgh(S5i, T5i);
+    }
+    :D5 "=vavgh(" S5 "," T5 "):rnd" is imm_24_27=0b0111 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vavgh_rnd(S5i, T5i);
+    }
+    :D5 "=vnavgh(" T5 "," S5 ")" is imm_24_27=0b0111 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vnavgh(T5i, S5i);
+    }
+}
+
+# ALU32/ALU:vector subtract halfwords
+define pcodeop vsubh;
+define pcodeop vsubh_sat;
+define pcodeop vsubuh_sat;
+with slot: iclass=0b1111  {
+    :D5 "=vsubh(" T5 "," S5 ")"  is imm_21_27=0b0110100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vsubh(T5i, S5i);
+    }
+    :D5 "=vsubh(" T5 "," S5 "):sat"  is imm_21_27=0b0110101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vsubh_sat(T5i, S5i);
+    }
+    :D5 "=vsubuh(" T5 "," S5 "):sat"  is imm_21_27=0b0110111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = vsubuh_sat(T5i, S5i);
+    }
+}
+
+# ALU32/ALU:zero extend
+ with slot: iclass=0b0111  {
+    :D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=0 & imm_5_12=0 & D5 & OUTPUT_D5 {
+        D5 = zext(S5i:2);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/alu32_perm.sinc b/Ghidra/Processors/Hexagon/data/languages/alu32_perm.sinc
new file mode 100644
index 0000000000..ba2ce8f546
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/alu32_perm.sinc
@@ -0,0 +1,162 @@
+ALU32_PERM_COMBIME_U6: v is imm_13u & imm_16_20u & IS_NOT_EXT [v = imm_13u | (imm_16_20u<<1); ] { export *[const]:4 v; }
+ALU32_PERM_COMBIME_U6: v is imm_13u & imm_16_20u & IS_EXT0 & immext0 & imm_5_10u [v = imm_13u | (imm_16_20u<<1) | immext0; ]  { export *[const]:4 v; }
+ALU32_PERM_COMBIME_U6: v is imm_13u & imm_16_20u & IS_EXT1 & immext1 & imm_5_10u [v = imm_13u | (imm_16_20u<<1) | immext1; ]  { export *[const]:4 v; }
+
+# ALU32/PERM:Combine words
+with slot: iclass=0b0111  {
+    :D5_pair"=combine("S5","EXT_imm_5_12")" is Rs=0 & MajOp=0b011 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=1 & D5_pair & EXT_imm_5_12 {
+#        local tmp1:4 = EXT_imm_5_12;
+#        local tmp2:8 = zext(tmp1);
+#        local tmp3:8 = zext(S5i);
+#        D5_pair = (tmp3 << 32) | tmp2;
+
+        local tmp:4 = &D5_pair;
+        *[register]:4 tmp = EXT_imm_5_12;
+        tmp = tmp + 4;
+        *[register]:4 tmp = S5i;
+    }
+
+
+#TODO: check ext sign
+    :D5_pair"=combine("NR_EXT_imm_5_12u","S5")" is Rs=0 & MajOp=0b011 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=1 & NR_EXT_imm_5_12u & D5_pair {
+#        local tmp1:4 = NR_EXT_imm_5_12u;
+#        local tmp2:8 = zext(tmp1);
+#        local tmp3:8 = zext(S5i);
+#        D5_pair = (tmp2 << 32) | tmp3;
+
+        local tmp:4 = &D5_pair;
+        *[register]:4 tmp = S5i;
+        tmp = tmp + 4;
+        *[register]:4 tmp = NR_EXT_imm_5_12u;
+    }
+
+    :D5_pair"=combine(#"NR_EXT_imm_5_12u",#"S8")" is Rs=1 & MajOp=0b100 & imm_23=0 & imm_16_22 & imm_13u & D5_pair & NR_EXT_imm_5_12u [S8 = imm_13u | (imm_16_22<<1);] {
+	local tmp:4 = &D5_pair;
+	*[register]:4 tmp = S8;
+	tmp = tmp + 4;
+	*[register]:4 tmp = NR_EXT_imm_5_12u;
+    }
+
+    :D5_pair"=combine(#"imm_5_12",#"ALU32_PERM_COMBIME_U6")" is Rs=1 & MajOp=0b100 & imm_23=1 & imm_21_22=0 & imm_16_20u & imm_13u & imm_5_12 & D5_pair & ALU32_PERM_COMBIME_U6 {
+#        local tmp:4 = ALU32_PERM_COMBIME_U6;
+#        local tmp1:8 = zext(tmp);
+#        local tmp2:4 = imm_5_12;
+#        local tmp3:8 = zext(tmp2);
+#        D5_pair = (tmp3<<32)|tmp1;
+
+        local tmp:4 = &D5_pair;
+        *[register]:4 tmp = ALU32_PERM_COMBIME_U6;
+        tmp = tmp + 4;
+        *[register]:4 tmp = imm_5_12;
+    }
+}
+with slot: iclass=0b1111  {
+    :D5 "=combine(" T5".H" S5".H)" is Rs=0 & MajOp=0b011 & MinOp=0b100 & S5 & S5i & imm_13 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        local al:2 = T5i(2);
+        local bl:2 = S5i(2);
+        local al4:4 = zext(al);
+        local bl4:4 = zext(bl);
+        D5 = (al4 << 16) | bl4;
+    }
+    :D5 "=combine(" T5".H" S5".L)" is Rs=0 & MajOp=0b011 & MinOp=0b101 & S5 & S5i & imm_13 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        local al:2 = T5i(2);
+        local bl:2 = S5i:2;
+        local al4:4 = zext(al);
+        local bl4:4 = zext(bl);
+        D5 = (al4 << 16) | bl4;
+    }
+    :D5 "=combine(" T5".L" S5".H)" is Rs=0 & MajOp=0b011 & MinOp=0b110 & S5 & S5i & imm_13 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        local al:2 = T5i:2;
+        local bl:2 = S5i(2);
+        local al4:4 = zext(al);
+        local bl4:4 = zext(bl);
+        D5 = (al4 << 16) | bl4;
+    }
+    :D5 "=combine(" T5".L" S5".L)" is Rs=0 & MajOp=0b011 & MinOp=0b111 & S5 & S5i & imm_13 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        local al:2 = T5i:2;
+        local bl:2 = S5i:2;
+        local al4:4 = zext(al);
+        local bl4:4 = zext(bl);
+        D5 = (al4 << 16) | bl4;
+    }
+    :D5_pair"=combine("S5","T5")" is Rs=0 & MajOp=0b101 & imm_23=0 & imm_21_22=0 & S5 & S5i & imm_13 & T5 & T5i & imm_5_7=0 & D5_pair {
+#        local tmp:8 = zext(S5i);
+#        D5_pair = (tmp<<32)|(zext(T5i));
+
+        local tmp:4 = &D5_pair;
+        *[register]:4 tmp = T5i;
+        tmp = tmp + 4;
+        *[register]:4 tmp = S5i;
+    }
+}
+
+# ALU32/PERM:Mux
+with slot: iclass=0b0111  {
+    :D5"=mux("U2_pred_21_22","S5","NR_EXT_imm_5_12u")" is Rs=0 & MajOp=0b011 & imm_23=0 & U2_pred_21_22 & U2_pred_21_22i & S5 & S5i & imm_13=0 & NR_EXT_imm_5_12u & D5 & OUTPUT_D5 {
+        if(U2_pred_21_22i != 0) goto <good>;
+        D5 = S5i;
+    goto <end>;
+        <good>
+        D5 = NR_EXT_imm_5_12u;
+    <end>
+    }
+    :D5"=mux("U2_pred_21_22","NR_EXT_imm_5_12u","S5")" is Rs=0 & MajOp=0b011 & imm_23=1 & U2_pred_21_22 & U2_pred_21_22i & S5 & S5i & imm_13=0 & NR_EXT_imm_5_12u & D5 & OUTPUT_D5 {
+        if(U2_pred_21_22i != 0) goto <good>;
+        D5 = NR_EXT_imm_5_12u;
+    goto <end>;
+        <good>
+        D5 = S5i;
+    <end>
+    }
+    :D5"=mux("U1_23_24_pred",#"NR_EXT_imm_5_12u",#"S8")" is Rs=1 & imm_25_26=0b01 & U1_23_24_pred & U1_23_24_predi & imm_16_22 & imm_13 & NR_EXT_imm_5_12u & D5 & OUTPUT_D5 [ S8 = imm_13 | (imm_16_22 << 1);]{
+        if(U1_23_24_predi != 0) goto <good>;
+        D5 = S8;
+    goto <end>;
+        <good>
+        D5 = NR_EXT_imm_5_12u;
+    <end>
+    }
+}
+with slot: iclass=0b1111  {
+    :D5"=mux("U2_5_6","S5",#"T5")" is Rs=0 & MajOp=0b100 & imm_21_23 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5 & OUTPUT_D5 {
+        if(U2_5_6i != 0) goto <good>;
+        D5 = T5i;
+        goto <end>;
+        <good>
+        D5 = S5i;
+        goto <end>;
+        <end>
+    }
+}
+
+# ALU32/PERM:Shift word 16
+with slot: iclass=0b0111  {
+    :D5 "=aslh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=0 & imm_5_12=0 & D5 & OUTPUT_D5 {
+        D5 = S5i << 16;
+    }
+    :D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=0 & imm_5_12=0 & D5 & OUTPUT_D5 {
+        D5 = S5i >> 16;
+    }
+}
+
+# ALU32/PERM:Pack hi and lo hw
+with slot: iclass=0b1111  {
+    :D5_pair "=packhl(" S5 "," T5 ")" is Rs=0 & MajOp=0b101 & imm_23=1 & imm_21_22=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5_pair {
+        local t0:8 = zext(T5i:2);
+        local t1:8 = zext((T5i >> 16) & 0xFFFF);
+        local s0:8 = zext(S5i:2);
+        local s1:8 = zext((S5i >> 16) & 0xFFFF);
+
+        D5_pair = t0 | (s0 << 16) | (t1 << 32) | (s1 << 48);
+    }
+}
+with slot: iclass=0b1101  {
+    :D5_pair "=packhl(" S5 "," T5 "):deprecated" is Rs=0 & MajOp=0b100 & imm_22_23=0 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5_pair {
+        local t0:8 = zext(T5i:2);
+        local t1:8 = zext((T5i >> 16) & 0xFFFF);
+        local s0:8 = zext(S5i:2);
+        local s1:8 = zext((S5i >> 16) & 0xFFFF);
+
+        D5_pair = t0 | (s0 << 16) | (t1 << 32) | (s1 << 48);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/alu32_pred.sinc b/Ghidra/Processors/Hexagon/data/languages/alu32_pred.sinc
new file mode 100644
index 0000000000..60aa363bef
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/alu32_pred.sinc
@@ -0,0 +1,636 @@
+# ALU32/PRED:Compare add
+
+with slot: iclass=0b0111 {
+    :"if ("U2_pred_21_22") "D5"=add("S5","EXT_imm_5_12")" is Rs=0 & MajOp=0b100 & imm_23=0 & U2_pred_21_22 & U2_pred_21_22i & S5 & S5i & imm_13=0 & EXT_imm_5_12 & D5 {
+        if(U2_pred_21_22i == 0) goto <end>;
+        D5 = S5i + EXT_imm_5_12;
+        <end>
+        }
+
+     :"if ("U2_pred_new_21_22".new) "D5"=add("S5","EXT_imm_5_12")" is Rs=0 & MajOp=0b100 & imm_23=0 & U2_pred_new_21_22 & S5 & S5i & imm_13=1 & EXT_imm_5_12 & D5 {}
+
+     :"if (!"U2_pred_21_22") "D5"=add("S5","EXT_imm_5_12")" is Rs=0 & MajOp=0b100 & imm_23=1 & U2_pred_21_22 & U2_pred_21_22i & S5 & S5i & imm_13=0 & EXT_imm_5_12 & D5 {
+        if(U2_pred_21_22i != 0) goto <end>;
+        D5 = S5i + EXT_imm_5_12;
+        <end>
+     }
+
+     :"if (!"U2_pred_new_21_22".new) "D5"=add("S5","EXT_imm_5_12")" is Rs=0 & MajOp=0b100 & imm_23=1 & U2_pred_new_21_22 & S5 & S5i & imm_13=1 & EXT_imm_5_12 & D5 {}
+}
+
+with slotNV: iclass=0b0111 {
+
+        : is Rs=0 & MajOp=0b100 & imm_23=0 & U2_pred_new_21_22 & S5i & imm_13=1 & BR_EXT_imm_5_12 & D5 {
+            if(U2_pred_new_21_22 == 0) goto <end>;
+            D5 = S5i + BR_EXT_imm_5_12;
+            <end>
+        }
+
+
+        : is Rs=0 & MajOp=0b100 & imm_23=1 & U2_pred_new_21_22 & S5i & imm_13=1 & BR_EXT_imm_5_12 & D5 {
+        if(U2_pred_new_21_22 != 0) goto <end>;
+        D5 = S5i + BR_EXT_imm_5_12;
+        <end>
+        }
+}
+
+with slot: iclass=0b1111 {
+    :"if(" U2_5_6 ") " D5 "=add(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_21=0 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5 {
+        if(U2_5_6i == 0) goto <end>;
+        D5 = S5i + T5i;
+        <end>
+    }
+    :"if(!" U2_5_6 ") " D5 "=add(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_21=0 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & U2_5_6i & D5 {
+        if(U2_5_6i != 0) goto <end>;
+        D5 = S5i + T5i;
+        <end>
+    }
+
+    :"if(" U2_5_6_pred_new ".new) " D5 "=add(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_21=0 & imm_21=0 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5 {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(" U2_5_6_pred_new ".new) " D5 "=add(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_21=0 & imm_21=0 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        D5 = S5i + T5i;
+        <end>
+    }
+}
+with slot: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=add(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_21=0 & imm_21=0 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5 {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=add(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_21=0 & imm_21=0 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        D5 = S5i + T5i;
+        <end>
+    }
+}
+
+# ALU32/PRED:Cond shift hw
+with slot: iclass=0b0111 {
+    :"if(" U2 ") " D5 "=aslh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b00 & U2 & U2i & imm_5_7=0 & D5 {
+        if(U2i == 0) goto <end>;
+        D5 = S5i << 16;
+    <end>
+    }
+    :"if(" U2_pred_new ".new) " D5 "=aslh(" S5 ")"  is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(" U2_pred_new ".new) " D5 "=aslh(" S5 ")"  is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new == 0) goto <end>;
+        D5 = S5i << 16;
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+    :"if(!" U2 ") " D5 "=aslh(" S5 ")"  is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b10 & U2 & U2i & imm_5_7=0 & D5 {
+        if(U2i != 0) goto <end>;
+        D5 = S5i << 16;
+    <end>
+    }
+    :"if(!" U2_pred_new ".new) " D5 "=aslh(" S5 ")"  is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!" U2_pred_new ".new) " D5 "=aslh(" S5 ")"  is Rs=0 & MajOp=0b000 & MinOp=0b000 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new != 0) goto <end>;
+        D5 = S5i << 16;
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(" U2 ") " D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b00 & U2 & U2i & imm_5_7=0 & D5 {
+        if(U2i == 0) goto <end>;
+            D5 = S5i s>> 16;
+        <end>
+    }
+    :"if(" U2_pred_new ".new) " D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(" U2_pred_new ".new) " D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new == 0) goto <end>;
+            D5 = S5i s>> 16;
+        <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(!" U2 ") " D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b10 & U2 & U2i & imm_5_7=0 & D5 {
+        if(U2i != 0) goto <end>;
+            D5 = S5i s>> 16;
+        <end>
+    }
+    :"if(!" U2_pred_new ".new) " D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!" U2_pred_new ".new) " D5 "=asrh(" S5 ")" is Rs=0 & MajOp=0b000 & MinOp=0b001 & S5 & S5i & imm_13=1 & imm_0_12 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new != 0) goto <end>;
+            D5 = S5i s>> 16;
+        <end>
+    }
+}
+
+# ALU32/PRED:Cond comb
+with slot: iclass=0b1111 {
+    :"if(" U2_5_6 ")" D5_pair "=combine(" S5 "," T5 ")" is Rs=1 & MajOp=0b101 & MinOp=0b000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5_pair {
+        if(U2_5_6i == 0) goto <end>;
+        local tmp:8 = zext(S5i);
+        D5_pair = (tmp << 32) | zext(T5i);
+        <end>
+    }
+    :"if(!" U2_5_6 ")" D5_pair "=combine(" S5 "," T5 ")" is Rs=1 & MajOp=0b101 & MinOp=0b000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & U2_5_6i & D5_pair {
+        if(U2_5_6i != 0) goto <end>;
+        local tmp:8 = zext(S5i);
+        D5_pair = (tmp << 32) | zext(T5i);
+        <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5_pair "=combine(" S5 "," T5 ")" is Rs=1 & MajOp=0b101 & MinOp=0b000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5_pair {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(" U2_5_6_pred_new ".new)" D5_pair "=combine(" S5 "," T5 ")" is Rs=1 & MajOp=0b101 & MinOp=0b000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5_pair {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local tmp:8 = zext(S5i);
+        D5_pair = (tmp << 32) | zext(T5i);
+        <end>
+    }
+}
+with slot: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new)" D5_pair "=combine(" S5 "," T5 ")" is Rs=1 & MajOp=0b101 & MinOp=0b000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5_pair {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new)" D5_pair "=combine(" S5 "," T5 ")" is Rs=1 & MajOp=0b101 & MinOp=0b000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5_pair {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local tmp:8 = zext(S5i);
+        D5_pair = (tmp << 32) | zext(T5i);
+        <end>
+    }
+}
+
+# ALU32/PRED:Cond logical
+with slot: iclass=0b1111 {
+    :"if(" U2_5_6 ") " D5 "=and(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i == 0) goto <end>;
+    D5 = S5i & T5i;
+    <end>
+    }
+    :"if(!" U2_5_6 ") " D5 "=and(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i != 0) goto <end>;
+    D5 = S5i & T5i;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) " D5 "=and(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(" U2_5_6_pred_new ".new) " D5 "=and(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new == 0) goto <end>;
+            D5 = S5i & T5i;
+        <end>
+    }
+}
+with slot: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=and(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=and(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new != 0) goto <end>;
+            D5 = S5i & T5i;
+        <end>
+    }
+}
+with slot: iclass=0b1111 {
+    :"if(" U2_5_6 ") " D5 "=or(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i == 0) goto <end>;
+    D5 = S5i | T5i;
+    <end>
+    }
+    :"if(!" U2_5_6 ") " D5 "=or(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i != 0) goto <end>;
+    D5 = S5i | T5i;
+    <end>
+    }
+
+    :"if(" U2_5_6_pred_new ".new) " D5 "=or(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(" U2_5_6_pred_new ".new) " D5 "=or(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        D5 = S5i | T5i;
+        <end>
+    }
+}
+with slot: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=or(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=or(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        D5 = S5i | T5i;
+        <end>
+    }
+}
+with slot: iclass=0b1111 {
+
+    :"if(" U2_5_6 ") " D5 "=xor(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i == 0) goto <end>;
+    D5 = S5i ^ T5i;
+    <end>
+    }
+    :"if(!" U2_5_6 ") " D5 "=xor(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i != 0) goto <end>;
+    D5 = S5i ^ T5i;
+    <end>
+    }
+
+    :"if(" U2_5_6_pred_new ".new) " D5 "=xor(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(" U2_5_6_pred_new ".new) " D5 "=xor(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new == 0) goto <end>;
+    D5 = S5i ^ T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=xor(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=xor(" S5 "," T5 ")" is Rs=1 & MajOp=0b001 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new != 0) goto <end>;
+    D5 = S5i ^ T5i;
+    <end>
+    }
+}
+# ALU32/PRED:Cond sub
+with slot: iclass=0b1111 {
+    :"if(" U2_5_6 ") " D5 "=sub(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_22=0 & imm_21=1 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i == 0) goto <end>;
+    D5 = S5i - T5i;
+    <end>
+    }
+    :"if(!" U2_5_6 ") " D5 "=sub(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_22=0 & imm_21=1 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & U2_5_6i & D5  {
+        if(U2_5_6i != 0) goto <end>;
+    D5 = S5i - T5i;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) " D5 "=sub(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_22=0 & imm_21=1 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(" U2_5_6_pred_new ".new) " D5 "=sub(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_22=0 & imm_21=1 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new == 0) goto <end>;
+    D5 = S5i - T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1111 {
+
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=sub(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_22=0 & imm_21=1 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5  {}
+}
+with slotNV: iclass=0b1111 {
+    :"if(!" U2_5_6_pred_new ".new) " D5 "=sub(" S5 "," T5 ")" is Rs=1 & MajOp=0b011 & imm_23=0 & imm_22=0 & imm_21=1 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & U2_5_6_pred_new & D5 {
+        if(U2_5_6_pred_new != 0) goto <end>;
+    D5 = S5i - T5i;
+    <end>
+    }
+}
+
+# ALU32/PRED:sext
+with slot: iclass=0b0111 {
+    :"if(" U2_pred ") " D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b00 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi == 0) goto <end>;
+    D5 = sext(S5i:1);
+    <end>
+    }
+
+    :"if(" U2_pred_new ".new) " D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(" U2_pred_new ".new) " D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new == 0) goto <end>;
+    D5 = sext(S5i:1);
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(!" U2_pred ") " D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b10 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi != 0) goto <end>;
+    D5 = sext(S5i:1);
+    <end>
+    }
+
+    :"if(!" U2_pred_new ".new) " D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!" U2_pred_new ".new) " D5 "=sxtb(" S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new != 0) goto <end>;
+    D5 = sext(S5i:1);
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(" U2_pred ") " D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b00 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi == 0) goto <end>;
+    D5 = sext(S5i:2);
+    <end>
+    }
+
+    :"if(" U2_pred_new ".new) " D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(" U2_pred_new ".new) " D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new == 0) goto <end>;
+    D5 = sext(S5i:2);
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(!" U2_pred ") " D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b10 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi != 0) goto <end>;
+    D5 = sext(S5i:2);
+    <end>
+    }
+
+    :"if(!" U2_pred_new ".new) " D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!" U2_pred_new ".new) " D5 "=sxth(" S5 ")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new != 0) goto <end>;
+    D5 = sext(S5i:2);
+    <end>
+    }
+}
+
+# ALU32/PRED:trans
+with slot: iclass=0b0111 {
+    NR_PRED_TRANS_S12:s12 is imm_5_12u & imm_16_19 & (hasext0=0 | immext0used=1) [ s12 = imm_5_12u | (imm_16_19 << 8); ] {export *[const]:4 s12;}
+    BR_PRED_TRANS_S12:s12 is imm_5_12u & imm_16_19 [ s12 = imm_5_12u | (imm_16_19 << 8); ] {export *[const]:4 s12;}
+    NR_PRED_TRANS_S12:s12 is imm_5_10u & hasext0=1 & immext0used=0 & immext0 [ s12 = imm_5_10u | immext0; immext0used=1; immext0everused=1; immext0pos=pktid;] {export *[const]:4 s12;}
+    BR_PRED_TRANS_S12:s12 is imm_5_10u & immext0pos=pktid & immext0 [ s12 = imm_5_10u | immext0; ] {export *[const]:4 s12;}
+    NR_PRED_TRANS_S12:s12 is imm_5_10u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 [ s12 = imm_5_10u | immext1; immext1used=1; immext1pos=pktid;] {export *[const]:4 s12;}
+    BR_PRED_TRANS_S12:s12 is imm_5_10u & immext1pos=pktid & immext1 [ s12 = imm_5_10u | immext1; ] {export *[const]:4 s12;}
+
+    :"if("U2_pred_21_22") "D5"="NR_PRED_TRANS_S12 is imm_23_27=0b11100 & U2_pred_21_22 & U2_pred_21_22i & imm_20=0 & imm_16_19 & imm_13=0 & imm_5_12u & D5 &  NR_PRED_TRANS_S12 {
+        if(U2_pred_21_22i == 0) goto <end>;
+        D5 = NR_PRED_TRANS_S12;
+        <end>
+    }
+
+    :"if("U2_pred_new_21_22".new) "D5"="NR_PRED_TRANS_S12 is imm_23_27=0b11100 & U2_pred_new_21_22 & imm_20=0 & imm_16_19 & imm_13=1 & imm_5_12u & D5 &  NR_PRED_TRANS_S12  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if("U2_pred_new_21_22".new) "D5"="BR_PRED_TRANS_S12 is imm_23_27=0b11100 & U2_pred_new_21_22 & imm_20=0 & imm_16_19 & imm_13=1 & imm_5_12u & D5 &  BR_PRED_TRANS_S12 {
+        if(U2_pred_new_21_22 == 0) goto <end>;
+        D5 = BR_PRED_TRANS_S12;
+        <end>
+    }
+}
+with slot: iclass=0b0111 {
+    :"if(!"U2_pred_21_22") "D5"="NR_PRED_TRANS_S12 is imm_23_27=0b11101 & U2_pred_21_22 & U2_pred_21_22i & imm_20=0 & imm_16_19 & imm_13=0 & imm_5_12u & D5 & NR_PRED_TRANS_S12  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!"U2_pred_21_22") "D5"="BR_PRED_TRANS_S12 is imm_23_27=0b11101 & U2_pred_21_22 & U2_pred_21_22i & imm_20=0 & imm_16_19 & imm_13=0 & imm_5_12u & D5 & BR_PRED_TRANS_S12 {
+        if(U2_pred_21_22i != 0) goto <end>;
+        D5 = BR_PRED_TRANS_S12;
+        <end>
+    }
+}
+with slot: iclass=0b0111 {
+    :"if(!"U2_pred_new_21_22".new) "D5"="NR_PRED_TRANS_S12 is imm_23_27=0b11101 & U2_pred_new_21_22 & imm_20=0 & imm_16_19 & imm_13=1 & imm_5_12u & D5 & NR_PRED_TRANS_S12 {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!"U2_pred_new_21_22".new) "D5"="BR_PRED_TRANS_S12 is imm_23_27=0b11101 & U2_pred_new_21_22 & imm_20=0 & imm_16_19 & imm_13=1 & imm_5_12u & D5 & BR_PRED_TRANS_S12 {
+        if(U2_pred_new_21_22 != 0) goto <end>;
+        D5 = BR_PRED_TRANS_S12;
+        <end>
+    }
+}
+with slot: iclass=0b0111 {
+    :"if(!"U2_pred_new_21_22".new) "D5"="s12 is imm_23_27=0b11101 & U2_pred_new_21_22 & imm_20=0 & imm_16_19 & imm_13=1 & imm_5_12u & D5 & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ s12 = imm_5_10u | immext0; immext0used=1;immext0everused=1;]{}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!"U2_pred_new_21_22".new) "D5"="s12 is imm_23_27=0b11101 & U2_pred_new_21_22 & imm_20=0 & imm_16_19 & imm_13=1 & imm_5_12u & D5 & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ s12 = imm_5_10u | immext0; immext0used=1;immext0everused=1;]{
+        if(U2_pred_new_21_22 != 0) goto <end>;
+        D5 = s12;
+        <end>
+    }
+}
+
+# ALU32/PRED:zext
+with slot: iclass=0b0111 {
+    :"if(" U2_pred ") " D5 "=zxtb(" S5 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b00 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi == 0) goto <end>;
+    D5 = zext(S5i:1);
+    <end>
+    }
+
+    :"if(" U2_pred_new ".new) " D5 "=zxtb(" S5 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(" U2_pred_new ".new) " D5 "=zxtb(" S5 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new == 0) goto <end>;
+    D5 = zext(S5i:1);
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(!" U2_pred ") " D5 "=zxtb(" S5 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b10 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi != 0) goto <end>;
+    D5 = zext(S5i:1);
+    <end>
+    }
+
+    :"if(!" U2_pred_new ".new) " D5 "=zxtb(" S5 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!" U2_pred_new ".new) " D5 "=zxtb(" S5 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new != 0) goto <end>;
+    D5 = zext(S5i:1);
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(" U2_pred ") " D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b00 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi == 0) goto <end>;
+    D5 = zext(S5i:2);
+    <end>
+    }
+
+    :"if(" U2_pred_new ".new) " D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(" U2_pred_new ".new) " D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b01 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new == 0) goto <end>;
+    D5 = zext(S5i:2);
+    <end>
+    }
+}
+with slot: iclass=0b0111 {
+
+    :"if(!" U2_pred ") " D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b10 & U2_pred & U2_predi & imm_5_7=0 & D5  {
+        if(U2_predi != 0) goto <end>;
+    D5 = zext(S5i:2);
+    <end>
+    }
+
+    :"if(!" U2_pred_new ".new) " D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5  {}
+}
+with slotNV: iclass=0b0111 {
+    :"if(!" U2_pred_new ".new) " D5 "=zxth(" S5 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_12=0 & imm_10_11=0b11 & U2_pred_new & imm_5_7=0 & D5 {
+        if(U2_pred_new != 0) goto <end>;
+    D5 = zext(S5i:2);
+    <end>
+    }
+}
+
+EXT_ALU32_PRED_CMP_s10:s10  is imm_5_13u & imm_21 & IS_NOT_EXT [ s10 = imm_5_13u | (imm_21 << 9);] { export *[const]:4 s10; }
+EXT_ALU32_PRED_CMP_s10:s10  is imm_5_10u & IS_EXT0 & immext0 [ s10 = (immext0 | imm_5_10u); ] { export *[const]:4 s10; }
+EXT_ALU32_PRED_CMP_s10:s10  is imm_5_10u & IS_EXT1 & immext1 [ s10 = (immext1 | imm_5_10u); ] { export *[const]:4 s10; }
+
+# ALU32/PRED:cmp
+ with slot: iclass=0b0111  {
+     # Compare
+    :D2_pred_new "=cmp.eq("S5", "EXT_ALU32_PRED_CMP_s10")" is Rs = 0 & MajOp=0b101 & imm_22_23=0b00 & S5 & S5i & imm_2_4=0b000 & D2_pred_new & EXT_ALU32_PRED_CMP_s10 {
+        if( S5i == EXT_ALU32_PRED_CMP_s10) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+
+    :D2_pred_new "=!cmp.eq("S5", "EXT_ALU32_PRED_CMP_s10")"is Rs = 0 & MajOp=0b101 & imm_22_23=0b00 & S5 & S5i & imm_2_4=0b100 & D2_pred_new & EXT_ALU32_PRED_CMP_s10 {
+            if( S5i != EXT_ALU32_PRED_CMP_s10) goto <good>;
+            D2_pred_new = 0;
+            goto <end>;
+            <good>
+            D2_pred_new = PTRUE;
+            <end>
+        }
+        :D2_pred_new "=cmp.gt("S5", "EXT_ALU32_PRED_CMP_s10")" is Rs = 0 & MajOp=0b101 & imm_22_23=0b01 & S5 & S5i & imm_2_4=0b000 & D2_pred_new & EXT_ALU32_PRED_CMP_s10{
+            if( S5i s> EXT_ALU32_PRED_CMP_s10) goto <good>;
+            D2_pred_new = 0;
+            goto <end>;
+            <good>
+            D2_pred_new = PTRUE;
+            <end>
+        }
+        :D2_pred_new "=!cmp.gt("S5", "EXT_ALU32_PRED_CMP_s10")" is Rs = 0 & MajOp=0b101 & imm_22_23=0b01 & S5 & S5i & imm_2_4=0b100 & D2_pred_new & EXT_ALU32_PRED_CMP_s10 {
+            if( S5i s<= EXT_ALU32_PRED_CMP_s10) goto <good>;
+            D2_pred_new = 0;
+            goto <end>;
+            <good>
+            D2_pred_new = PTRUE;
+            <end>
+        }
+
+        :D2_pred_new "=cmp.gtu(" S5 "," EXT_ALU32_PRED_CMP_s10 ")" is Rs = 0 & MajOp=0b101 & imm_21_23=0b100 & S5 & S5i & imm_2_4=0b000 & D2_pred_new & EXT_ALU32_PRED_CMP_s10 {
+            if( S5i > EXT_ALU32_PRED_CMP_s10) goto <good>;
+            D2_pred_new = 0;
+            goto <end>;
+            <good>
+            D2_pred_new = PTRUE;
+            <end>
+        }
+        :D2_pred_new "=!cmp.gtu("S5", "EXT_ALU32_PRED_CMP_s10")" is Rs = 0 & MajOp=0b101 & imm_21_23=0b100 & S5 & S5i & imm_2_4=0b100 & D2_pred_new & EXT_ALU32_PRED_CMP_s10 {
+            if( S5i <= EXT_ALU32_PRED_CMP_s10) goto <good>;
+            D2_pred_new = 0;
+            goto <end>;
+            <good>
+            D2_pred_new = PTRUE;
+            <end>
+        }
+}
+with slot: iclass=0b1111  {
+
+    :D2_pred_new "=cmp.eq("S5","T5")" is Rs = 0 & MajOp=0b010 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & imm_2_4=0b000 & D2_pred_new {
+        if( S5i == T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=!cmp.eq("S5","T5")" is Rs = 0 & MajOp=0b010 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & imm_2_4=0b100 & D2_pred_new {
+        if( S5i != T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=cmp.gt("S5","T5")" is Rs = 0 & MajOp=0b010 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & imm_2_4=0b000 & D2_pred_new {
+        if( S5i s> T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=!cmp.gt("S5","T5")" is Rs = 0 & MajOp=0b010 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & imm_2_4=0b100 & D2_pred_new {
+        if( S5i s<= T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+
+    :D2_pred_new "=cmp.gtu("S5","T5")" is Rs = 0 & MajOp=0b010 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & imm_2_4=0b000 & D2_pred_new {
+        if( S5i > T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+
+    :D2_pred_new "=!cmp.gtu("S5","T5")" is Rs = 0 & MajOp=0b010 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & imm_2_4=0b100 & D2_pred_new {
+        if( S5i <= T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+
+    :D2_pred_new "=cmp.gtu("S5","imm_5_13u")" is Rs=0 & MajOp=0b101 & imm_23=1 & imm_21_22=0b00 & S5 & S5i & imm_5_13u & imm_2_4=0b000 & D2_pred_new {
+        if( S5i > imm_5_13u) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+
+    :D2_pred_new "=!cmp.gtu("S5","imm_5_13u")" is Rs=0 & MajOp=0b101 & imm_23=1 & imm_21_22=0b00 & S5 & S5i & imm_5_13u & imm_2_4=0b100 & D2_pred_new {
+        if( S5i <= imm_5_13u) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+}
+#TODO: u9, 1100
+
+# ALU32/PRED:cmp gen
+with slot: iclass=0b0111  {
+    :D5 "=cmp.eq(" S5 "," EXT_imm_5_12 ")" is imm_24_27=0b0011 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=1 & EXT_imm_5_12 & D5 & OUTPUT_D5 {
+        D5 = zext(S5i == EXT_imm_5_12);
+    }
+    :D5 "=!cmp.eq(" S5 "," EXT_imm_5_12 ")" is imm_24_27=0b0011 & imm_23=0 & imm_21_22=0b11 & S5 & S5i & imm_13=1 & EXT_imm_5_12 & D5 & OUTPUT_D5 {
+        D5 = zext(S5i != EXT_imm_5_12);
+    }
+}
+with slot: iclass=0b1111  {
+    :D5 "=cmp.eq(" S5 "," T5 ")" is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = zext(S5i == T5i);
+    }
+    :D5 "=!cmp.eq(" S5 "," T5 ")" is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = zext(S5i != T5i);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/cr.sinc b/Ghidra/Processors/Hexagon/data/languages/cr.sinc
new file mode 100644
index 0000000000..ac57f07475
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/cr.sinc
@@ -0,0 +1,180 @@
+# CR:end loop - not actually any ops
+
+# CR: Corner detection
+define pcodeop fastcorner9;
+with slot: iclass=0b0110  {
+    :D2 "=fastcorner9(" S2 "," T2 ")" is imm_20_27=0b10110000 & imm_18_19=0b00 & S2 & S2i & imm_13=1 & imm_10_12=0b000 & T2 & T2i & imm_7=1 & imm_5_6=0b00 & imm_4=1 & imm_2_3=0b00 & D2 {
+        D2 = fastcorner9(S2i, T2i);
+    }
+    :D2 "=!fastcorner9(" S2 "," T2 ")" is imm_20_27=0b10110001 & imm_18_19=0b00 & S2 & S2i & imm_13=1 & imm_10_12=0b000 & T2 & T2i & imm_7=1 & imm_5_6=0b00 & imm_4=1 & imm_2_3=0b00 & D2 {
+        local tmp:1 = fastcorner9(S2i, T2i);
+        D2 = !tmp;
+    }
+}
+# CR: Logical reduction
+define pcodeop any8;
+define pcodeop all8;
+
+with slot: iclass=0b0110  {
+    :D2 "=any8(" S2 ")" is imm_20_27=0b10111000 & imm_18_19=0b00 & S2 & imm_13=0 & imm_2_12=0 & D2 & S2i{
+        D2 = any8(S2i);
+    }
+    :D2 "=all8(" S2 ")" is imm_20_27=0b10111010 & imm_18_19=0b00 & S2 & imm_13=0 & imm_2_12=0 & D2 & S2i {
+        D2 = all8(S2i);
+    }
+}
+
+EXT_LOOP0_imm: tmp is IS_NOT_EXT & imm_3_4u & imm_8_12 [ tmp = inst_start + ((((imm_3_4u) | (imm_8_12 << 2))<<2) & (~3)); ] { export *[const]:4 tmp; }
+EXT_LOOP0_imm: tmp is IS_EXT0 & imm_3_4u & imm_8_11 & immext0 [ tmp = inst_start + ((((imm_3_4u) | (imm_8_11 << 2))<<0) & (~3)) + immext0; ] { export *[const]:4 tmp; }
+EXT_LOOP0_imm: tmp is IS_EXT1 & imm_3_4u & imm_8_11 & immext1 [ tmp = inst_start + ((((imm_3_4u) | (imm_8_11 << 2))<<0) & (~3)) + immext1; ] { export *[const]:4 tmp; }
+
+# CR: Loops
+with slot: iclass=0b0110  {
+    :"loop0("EXT_LOOP0_imm","S5")" is imm_21_27=0b0000000 & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7=0 & imm_3_4u & imm_0_2=0 & EXT_LOOP0_imm {
+        SA0 = EXT_LOOP0_imm;
+        LC0 = S5i;
+        USR = USR & (~(3 << 8));
+
+    }
+    :"loop1("EXT_LOOP0_imm","S5")" is imm_21_27=0b0000001 & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7=0 & imm_3_4u & imm_0_2=0 & EXT_LOOP0_imm {
+        SA1 = EXT_LOOP0_imm;
+        LC1 = S5i;
+    }
+    :"loop0("EXT_LOOP0_imm","u10")" is imm_21_27=0b1001000 & imm_16_20 & imm_13=0 & imm_8_12 & imm_5_7 & imm_3_4u & imm_2=0 & imm_0_1 & EXT_LOOP0_imm [ u10 = imm_0_1 | (imm_5_7 << 2) | (imm_16_20 << 5);]{
+        SA0 = EXT_LOOP0_imm;
+        LC0 = u10;
+        USR = USR & (~(3 << 8));
+    }
+    :"loop1("EXT_LOOP0_imm","u10")" is imm_21_27=0b1001001 & imm_16_20 & imm_13=0 & imm_8_12 & imm_5_7 & imm_3_4u & imm_2=0 & imm_0_1  & EXT_LOOP0_imm [ u10 = imm_0_1 | (imm_5_7 << 2) | (imm_16_20 << 5);]{
+        SA1 = EXT_LOOP0_imm;
+        LC1 = u10;
+    }
+}
+
+# CR:Pc add
+with slot: iclass=0b0110 {
+    :D5"=add(pc,"EXT_imm_7_12")" is imm_16_27=0b101001001001 & imm_13=0 & imm_7_12 & imm_5_6=0 & D5 & EXT_imm_7_12 & OUTPUT_D5 {
+        D5 = inst_start + EXT_imm_7_12;
+    }
+}
+
+# CR:Pipelined loop
+with slot: iclass=0b0110  {
+    :"P3=sp1loop0(" r7 "," S5 ")" is imm_21_27=0b0000101 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0 & imm_3_4u & imm_0_2 [r7 = (imm_3_4u | (imm_8_12u << 2)) << 2;] {
+        SA0 = inst_start + r7;
+        LC0 = S5i;
+        USR = (USR & 0b11111111111111111111110011111111) | (1 << 8);
+        P3 = 0;
+    }
+    :"P3=sp2loop0(" r7 "," S5 ")" is imm_21_27=0b0000110  & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0 & imm_3_4u & imm_0_2 [r7 = (imm_3_4u | (imm_8_12u << 2)) << 2;] {
+        SA0 = inst_start + r7;
+        LC0 = S5i;
+        USR = (USR & 0b11111111111111111111110011111111) | (2 << 8);
+        P3 = 0;
+    }
+    :"P3=sp3loop0(" r7 "," S5 ")" is imm_21_27=0b0000111  & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0 & imm_3_4u & imm_0_2 [r7 = (imm_3_4u | (imm_8_12u << 2)) << 2;] {
+        SA0 = inst_start + r7;
+        LC0 = S5i;
+        USR = (USR & 0b11111111111111111111110011111111) | (3 << 8);
+        P3 = 0;
+    }
+
+    :"P3=sp1loop0(" r7 "," u10 ")" is imm_21_27=0b1001101 & imm_16_20u & imm_13=0 & imm_8_12u & imm_5_7u & imm_3_4u & imm_2=0 & imm_0_1u [r7 = (imm_3_4u | (imm_8_12u << 2)) << 2; u10 = (imm_0_1u) | (imm_5_7u << 2) | (imm_16_20u << 5);] {
+        SA0 = inst_start + r7;
+        LC0 = u10:4;
+        USR = (USR & 0b11111111111111111111110011111111) | (1 << 8);
+        P3 = 0;
+    }
+    :"P3=sp2loop0(" r7 "," u10 ")" is imm_21_27=0b1001110 & imm_16_20u & imm_13=0 & imm_8_12u & imm_5_7u & imm_3_4u & imm_2=0 & imm_0_1u [r7 = (imm_3_4u | (imm_8_12u << 2)) << 2; u10 = (imm_0_1u) | (imm_5_7u << 2) | (imm_16_20u << 5);] {
+        SA0 = inst_start + r7;
+        LC0 = u10:4;
+        USR = (USR & 0b11111111111111111111110011111111) | (2 << 8);
+        P3 = 0;
+    }
+    :"P3=sp3loop0(" r7 "," u10 ")" is imm_21_27=0b1001111 & imm_16_20u & imm_13=0 & imm_8_12u & imm_5_7u & imm_3_4u & imm_2=0 & imm_0_1u [r7 = (imm_3_4u | (imm_8_12u << 2)) << 2; u10 = (imm_0_1u) | (imm_5_7u << 2) | (imm_16_20u << 5);] {
+        SA0 = inst_start + r7;
+        LC0 = u10:4;
+        USR = (USR & 0b11111111111111111111110011111111) | (3 << 8);
+        P3 = 0;
+    }
+}
+
+
+#CR: Logical predicates
+with slot: iclass=0b0110  {
+    :D2_pred_new"=and("T2_pred", "S2_pred")" is imm_20_27=0b10110000 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & imm_2_7=0 & D2_pred_new {
+        D2_pred_new = T2_predi & S2_predi;
+    }
+
+    :D2_pred_new"=and("S2_pred", and("T2_pred","U2_pred"))" is imm_20_27=0b10110001 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi & T2_predi & U2_predi;
+    }
+
+    :D2_pred_new"=or("T2_pred", "S2_pred")" is imm_20_27=0b10110010 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & imm_2_7=0 & D2_pred_new {
+        D2_pred_new = T2_predi | S2_predi;
+    }
+
+    :D2_pred_new"=and("S2_pred", or("T2_pred","U2_pred"))" is imm_20_27=0b10110011 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi & (T2_predi | U2_predi);
+    }
+
+    :D2_pred_new"=xor("T2_pred", "S2_pred")" is imm_20_27=0b10110100 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & imm_2_7=0 & D2_pred_new {
+        D2_pred_new = T2_predi ^ S2_predi;
+    }
+
+    :D2_pred_new"=or("S2_pred", and("T2_pred","U2_pred"))" is imm_20_27=0b10110101 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi & (T2_predi | U2_predi);
+    }
+
+    :D2_pred"=and("T2_pred", !"S2_pred")" is imm_20_27=0b10110110 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & imm_2_7=0 & D2_pred & D2_pred_new {
+        D2_pred_new = T2_predi & (~S2_predi);
+    }
+
+    :D2_pred_new"=or("S2_pred", or("T2_pred","U2_pred"))" is imm_20_27=0b10110111 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi | (T2_predi | U2_predi);
+    }
+
+    :D2_pred_new"=and("S2_pred", and("T2_pred", !"U2_pred"))" is imm_20_27=0b10111001 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi & (T2_predi & ~U2_predi);
+    }
+
+    :D2_pred_new"=and("S2_pred", or("T2_pred", !"U2_pred"))" is imm_20_27=0b10111011 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi & (T2_predi | ~U2_predi);
+    }
+
+    :D2_pred_new"=not("S2_pred")" is imm_20_27=0b10111100 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_2_12=0 & D2_pred_new {
+        D2_pred_new = ~S2_predi;
+    }
+
+    :D2_pred_new"=or("S2_pred", and("T2_pred", !"U2_pred"))" is imm_20_27=0b10111101 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi | (T2_predi & ~U2_predi);
+    }
+
+    :D2_pred_new"=or("T2_pred", !"S2_pred")" is imm_20_27=0b10111110 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & imm_2_7=0 & D2_pred_new {
+        D2_pred_new = T2_predi | ~S2_predi;
+    }
+
+    :D2_pred_new"=or("S2_pred", or("T2_pred", !"U2_pred"))" is imm_20_27=0b10111111 & imm_18_19=0 & S2_pred & S2_predi & imm_13=0 & imm_10_12=0 & T2_pred & T2_predi & U2_pred & U2_predi & imm_2_5=0 & D2_pred_new {
+        D2_pred_new = S2_predi | (T2_predi | ~U2_predi);
+    }
+}
+
+# CR:User control register transfer
+define pcodeop read_ctrl_reg_pair;
+#TODO: reg pairs
+with slot: iclass=0b0110  {
+    :D5_ctrl = S5 is imm_21_27=0b0010001 & S5 & S5i & imm_5_13=0 & D5_ctrl {
+        D5_ctrl = S5i;
+    }
+    :D5_ctrl_pair = S5_pair is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_5_13=0 & D5_ctrl_pair {
+        #D5_ctrl_pair = S5_pairi;
+        read_ctrl_reg_pair();
+    }
+    :D5_pair "=" S5_ctrl_pair is imm_21_27=0b1000000 & S5_ctrl_pair & imm_5_13=0 & D5_pair {
+        #D5_pair = S5_ctrl_pair;
+        read_ctrl_reg_pair();
+    }
+    :D5 = S5_ctrl is imm_21_27=0b1010000 & S5_ctrl & imm_5_13=0 & D5 & OUTPUT_D5 {
+        D5 = S5_ctrl;
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/duplex.sinc b/Ghidra/Processors/Hexagon/data/languages/duplex.sinc
new file mode 100644
index 0000000000..be892abd7e
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/duplex.sinc
@@ -0,0 +1,659 @@
+EXT_immdup1_8_11w: v is immdup1_8_11 & IS_NOT_EXT [ v = immdup1_8_11 << 2;] { export *[const]:4 v; }
+EXT_immdup1_8_11w: v is immdup1_8_11 & IS_EXT0 & immext0 [ v = immdup1_8_11 | immext0; ] { export *[const]:4 v; }
+EXT_immdup1_8_11w: v is immdup1_8_11 & IS_EXT1 & immext1 [ v = immdup1_8_11 | immext1; ] { export *[const]:4 v; }
+
+
+const_zero:v is epsilon [v=0;] { export *[const]:4 v; }
+const_one:v is epsilon [v=1;] { export *[const]:4 v; }
+
+L1L:immdup0_D4 "=memw(" immdup0_S4 "+" v ")" is immdup0_12=0 & immdup0_8_11 & immdup0_S4 & immdup0_S4i & immdup0_D4 & mode=0  [v = immdup0_8_11 << 2;]{
+    local EA:4 = immdup0_S4i + v;
+    immdup0_D4 = *[ram]:4 EA;
+}
+L1R:immdup1_D4 "=memw(" immdup1_S4 "+" EXT_immdup1_8_11w ")" is immdup1_12=0 & EXT_immdup1_8_11w & immdup1_S4 & immdup1_S4i & immdup1_D4 & mode=0 {
+    local EA:4 = immdup1_S4i + EXT_immdup1_8_11w;
+    immdup1_D4 = *[ram]:4 EA;
+}
+
+
+L1L:immdup0_D4 "=memub(" immdup0_S4 "+" immdup0_8_11 ")" is immdup0_12=1 & immdup0_8_11 & immdup0_S4 & immdup0_S4i & immdup0_D4 & mode=0 {
+    local EA:4 = immdup0_S4i + immdup0_8_11;
+    immdup0_D4 = *[ram]:1 EA;
+}
+L1R:immdup1_D4 "=memub(" immdup1_S4 "+" immdup1_8_11 ")" is immdup1_12=1 & immdup1_8_11 & immdup1_S4 & immdup1_S4i & immdup1_D4 & mode=0 {
+    local EA:4 = immdup1_S4i + immdup1_8_11;
+    immdup1_D4 = *[ram]:1 EA;
+}
+
+# Duplex/S1
+
+S1L:"memw(" immdup0_S4 "+" v ")=" immdup0_D4 is immdup0_12=0 & immdup0_8_11 & immdup0_S4 & immdup0_S4i & immdup0_D4 & immdup0_D4i & mode=0 [v = immdup0_8_11 << 2;]{
+    local EA:4 = immdup0_S4i + v;
+    *[ram]:4 EA = immdup0_D4i;
+}
+S1R:"memw(" immdup1_S4 "+" EXT_immdup1_8_11w ")=" immdup1_D4 is immdup1_12=0 & EXT_immdup1_8_11w & immdup1_S4 & immdup1_S4i & immdup1_D4 & immdup1_D4i & mode=0 {
+    local EA:4 = immdup1_S4i + EXT_immdup1_8_11w;
+    *[ram]:4 EA = immdup1_D4i;
+}
+
+S1L:"memb("immdup0_S4 "+" immdup0_8_11 ")=" immdup0_D4 is immdup0_12=1 & immdup0_8_11 & immdup0_S4 & immdup0_S4i & immdup0_D4 & immdup0_D4i & mode=0 {
+    local EA:4 = immdup0_S4i + immdup0_8_11;
+    *[ram]:1 EA = immdup0_D4i;
+}
+S1R:"memb("immdup1_S4 "+" immdup1_8_11 ")=" immdup1_D4 is immdup1_12=1 & immdup1_8_11 & immdup1_S4 & immdup1_S4i & immdup1_D4 & immdup1_D4i & mode=0 {
+    local EA:4 = immdup1_S4i + immdup1_8_11;
+    *[ram]:1 EA = immdup1_D4i;
+}
+
+ #Duplex/L2
+L2L:immdup0_D4 "=memh(" immdup0_S4 "+" v ")" is immdup0_11_12=0b00 & immdup0_8_10 & immdup0_S4 & immdup0_S4i & immdup0_D4 & mode=0 [v = immdup0_8_10 << 1;] {
+    local EA:4 = immdup0_S4i + v;
+    immdup0_D4 = *[ram]:2 EA;
+}
+L2R:immdup1_D4 "=memh(" immdup1_S4 "+" v ")" is immdup1_11_12=0b00 & immdup1_8_10 & immdup1_S4 & immdup1_S4i & immdup1_D4 & mode=0  [v = immdup1_8_10 << 1;]{
+    local EA:4 = immdup1_S4i + v;
+    immdup1_D4 = *[ram]:2 EA;
+}
+
+L2L:immdup0_D4 "=memuh(" immdup0_S4 "+" v ")" is immdup0_11_12=0b01 & immdup0_8_10 & immdup0_S4 & immdup0_S4i & immdup0_D4 & mode=0 [v = immdup0_8_10 << 1;] {
+    local EA:4 = immdup0_S4i + v;
+    immdup0_D4 = *[ram]:2 EA;
+}
+L2R:immdup1_D4 "=memuh(" immdup1_S4 "+" v ")" is immdup1_11_12=0b01 & immdup1_8_10 & immdup1_S4 & immdup1_S4i & immdup1_D4 & mode=0 [v = immdup1_8_10 << 1;]{
+    local EA:4 = immdup1_S4i + v;
+    immdup1_D4 = *[ram]:2 EA;
+}
+
+
+L2L:immdup0_D4 "=memb(" immdup0_S4 "+" v ")" is immdup0_11_12=0b10 & immdup0_8_10 & immdup0_S4 & immdup0_S4i & immdup0_D4 & mode=0 [v = immdup0_8_10 << 1;] {
+    local EA:4 = immdup0_S4i + v;
+    immdup0_D4 = *[ram]:1 EA;
+}
+L2R:immdup1_D4 "=memb(" immdup1_S4 "+" v ")" is immdup1_11_12=0b10 & immdup1_8_10 & immdup1_S4 & immdup1_S4i & immdup1_D4 & mode=0 [v = immdup1_8_10 << 1;]{
+    local EA:4 = immdup1_S4i + v;
+    immdup1_D4 = *[ram]:1 EA;
+}
+
+L2L:immdup0_D4 "=memw("SP"+" v ")" is immdup0_9_12=0b1110 & immdup0_4_8 & immdup0_D4 & mode=0 & SP [v = immdup0_4_8 << 2;]{
+    local EA:4 = SPc + v;
+    immdup0_D4 = *[ram]:4 EA;
+}
+L2R:immdup1_D4 "=memw("SP"+" v ")" is immdup1_9_12=0b1110 & immdup1_4_8 & immdup1_D4 & mode=0 & SP [v = immdup1_4_8 << 2;] {
+    local EA:4 = SPc + v;
+    immdup1_D4 = *[ram]:4 EA;
+}
+
+L2L:immdup0_D3_pair "=memd("SP"+" v ")" is immdup0_8_12=0b11110 & immdup0_3_7 & immdup0_D3_pair & mode=0 & SP [v = immdup0_3_7 << 3;] {
+    local EA:4 = SPc + v;
+    immdup0_D3_pair = *[ram]:8 EA;
+}
+L2R:immdup1_D3_pair "=memd("SP"+" v ")" is immdup1_8_12=0b11110 & immdup1_3_7 & immdup1_D3_pair & mode=0 & SP [v = immdup1_3_7 << 3;] {
+    local EA:4 = SPc + v;
+    immdup1_D3_pair = *[ram]:8 EA;
+}
+
+L2L:"deallocframe" is immdup0_6_12=0b1111100 & immdup0_3_5=0 & immdup0_2=0 & immdup0_0_1=0 & mode=0 {
+    local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+        LRFP = tmp;
+        SP=EA+8;
+}
+L2R:"deallocframe" is immdup1_6_12=0b1111100 & immdup1_3_5=0 & immdup1_2=0 & immdup1_0_1=0 & mode=0 {
+    local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+        LRFP = tmp;
+        SP=EA+8;
+}
+
+L2L:"dealloc_return" is immdup0_6_12=0b1111101 & immdup0_3_5=0 & immdup0_2=0 & immdup0_0_1=0 & mode=0 {
+        local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+        LRFP = tmp;
+
+        SP = EA+8;
+}
+L2L:"dealloc_return" is immdup0_6_12=0b1111101 & immdup0_3_5=0 & immdup0_2=0 & immdup0_0_1=0 & mode=1100 {
+        local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+
+        local tmp2:8 = tmp>>32;
+        local tmp3:4 = tmp2:4;
+
+        return [tmp3];
+}
+L2R:"dealloc_return" is immdup1_6_12=0b1111101 & immdup1_3_5=0 & immdup1_2=0 & immdup1_0_1=0 & mode=0 {
+        local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+        LRFP = tmp;
+
+        SP = EA+8;
+}
+L2R:"dealloc_return" is immdup1_6_12=0b1111101 & immdup1_3_5=0 & immdup1_2=0 & immdup1_0_1=0 & mode=1100 {
+        local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+
+        local tmp2:8 = tmp>>32;
+        local tmp3:4 = tmp2:4;
+
+        return [tmp3];
+}
+
+define pcodeop ret_t;
+define pcodeop ret_f;
+define pcodeop ret_tnew;
+define pcodeop ret_fnew;
+
+#if(p0) dealloc_ret
+L2L:"ret_t" is immdup0_6_12=0b1111101 & immdup0_3_5=0 & immdup0_0_2=0b100 & mode=0 {
+    ret_t();
+}
+L2R:"ret_t" is immdup1_6_12=0b1111101 & immdup1_3_5=0 & immdup1_0_2=0b100 & mode=0 {
+    ret_t();
+}
+
+#if(!p0) dealloc_ret
+L2L:"ret_f" is immdup0_6_12=0b1111101 & immdup0_3_5=0 & immdup0_0_2=0b101 & mode=0 {
+    ret_f();
+}
+L2R:"ret_f" is immdup1_6_12=0b1111101 & immdup1_3_5=0 & immdup1_0_2=0b101 & mode=0 {
+    ret_f();
+}
+
+L2L:"ret_tnew" is immdup0_6_12=0b1111101 & immdup0_3_5=0 & immdup0_0_2=0b110 & mode=0 {
+    ret_tnew();
+}
+L2R:"ret_tnew" is immdup1_6_12=0b1111101 & immdup1_3_5=0 & immdup1_0_2=0b110 & mode=0 {
+    ret_tnew();
+}
+
+L2L:"ret_fnew" is immdup0_6_12=0b1111101 & immdup0_3_5=0 & immdup0_0_2=0b111 & mode=0 {
+    ret_fnew();
+}
+L2R:"ret_fnew" is immdup1_6_12=0b1111101 & immdup1_3_5=0 & immdup1_0_2=0b111 & mode=0 {
+    ret_fnew();
+}
+
+L2L:"jumpr LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_2=0 & immdup0_0_1=0 & mode=0 {}
+L2L:"jumpr LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_2=0 & immdup0_0_1=0 & mode=1100 {
+    return [LRc];
+}
+L2R:"jumpr LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_2=0 & immdup1_0_1=0 & mode=0 {}
+L2R:"jumpr LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_2=0 & immdup1_0_1=0 & mode=1100 {
+    return [LRc];
+}
+L2L:"if(p0) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b100 & mode=0 {}
+L2L:"if(p0) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b100 & mode=1100 {
+    if(P0c == 0) goto <end>;
+    return [LRc];
+    <end>
+}
+L2R:"if(p0) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b100 & mode=0 {}
+L2R:"if(p0) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b100 & mode=1100 {
+    if(P0c == 0) goto <end>;
+    return [LRc];
+    <end>
+}
+L2L:"if(!p0) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b101 & mode=0 {}
+L2L:"if(!p0) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b101 & mode=1100 {
+    if(P0c != 0) goto <end>;
+    return [LRc];
+    <end>
+}
+L2R:"if(!p0) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b101 & mode=0 {}
+L2R:"if(!p0) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b101 & mode=1100 {
+    if(P0c != 0) goto <end>;
+    return [LRc];
+    <end>
+}
+
+L2L:"if(p0.new) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b110 & mode=0 {}
+L2L:"if(p0.new) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b110 & mode=1100 {
+    if(P0 == 0) goto <end>;
+    return [LRc];
+    <end>
+}
+L2R:"if(p0.new) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b110 & mode=0 {}
+L2R:"if(p0.new) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b110 & mode=1100 {
+    if(P0 == 0) goto <end>;
+    return [LRc];
+    <end>
+}
+L2L:"if(!p0.new) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b111 & mode=0 {}
+L2L:"if(!p0.new) jumpr:nt LR" is immdup0_6_12=0b1111111 & immdup0_3_5=0 & immdup0_0_2=0b111 & mode=1100 {
+    if(P0 != 0) goto <end>;
+    return [LRc];
+    <end>
+}
+L2R:"if(!p0.new) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b111 & mode=0 {}
+L2R:"if(!p0.new) jumpr:nt LR" is immdup1_6_12=0b1111111 & immdup1_3_5=0 & immdup1_0_2=0b111 & mode=1100 {
+    if(P0 != 0) goto <end>;
+    return [LRc];
+    <end>
+}
+
+with : mode=0 {
+
+# Duplex/S2
+    S2L:immdup0_D4 "=memh(" immdup0_S4 "+" v ")" is immdup0_11_12=0b00 & immdup0_8_10 & immdup0_S4 & immdup0_S4i & immdup0_D4 [ v = immdup0_8_10 << 1; ] {
+        local EA:4 = immdup0_S4i + v;
+        immdup0_D4 = *[ram]:2 EA;
+    }
+    S2R:immdup1_D4 "=memh(" immdup1_S4 "+" v ")" is immdup1_11_12=0b00 & immdup1_8_10 & immdup1_S4 & immdup1_S4i & immdup1_D4 [ v = immdup1_8_10 << 1; ] {
+        local EA:4 = immdup1_S4i + v;
+        immdup1_D4 = *[ram]:2 EA;
+    }
+
+    S2L:"memw("SP"+" a ") =" immdup0_D4 is immdup0_9_12=0b0100 & immdup0_4_8 & immdup0_D4 & immdup0_D4i & SP [a = immdup0_4_8 << 2;]{
+        local EA:4 = SPc + a;
+        *[ram]:4 EA = immdup0_D4i;
+    }
+    S2R:"memw("SP"+" a ") =" immdup1_D4 is immdup1_9_12=0b0100 & immdup1_4_8 & immdup1_D4 & immdup1_D4i & SP [a = immdup1_4_8 << 2;]{
+        local EA:4 = SPc + a;
+        *[ram]:4 EA = immdup1_D4i;
+    }
+
+    S2L:"memd("SP"+" a ") =" immdup0_D3_pair is immdup0_9_12=0b0101 & immdup0_3_8 & immdup0_D3_pair & immdup0_D3_pairi & SP [a = immdup0_3_8 << 3;]{
+        local EA:4 = SPc + a;
+#        *[ram]:8 EA = immdup0_D3_pairi;
+
+        local r:4 = &immdup0_D3_pairi;
+        *[ram]:4 EA = r;
+        r = r + 4;
+        EA = EA + 4;
+        *[ram]:4 EA = r;
+    }
+    S2R:"memd("SP"+" a ") =" immdup1_D3_pair is immdup1_9_12=0b0101 & immdup1_3_8 & immdup1_D3_pair & immdup1_D3_pairi & SP [a = immdup1_3_8 << 3;]{
+        local EA:4 = SPc + a;
+#        *[ram]:8 EA = immdup1_D3_pairi;
+
+        local r:4 = &immdup1_D3_pairi;
+        *[ram]:4 EA = r;
+        r = r + 4;
+        EA = EA + 4;
+        *[ram]:4 EA = r;
+    }
+
+    S2L:"memw(" immdup0_S4 "+"v ") =" const_zero is immdup0_8_12=0b10000 & immdup0_S4 & immdup0_S4i & immdup0_0_3 & const_zero [v = immdup0_0_3 << 2;] {
+        local EA:4 = immdup0_S4i + v;
+        *[ram]:4 EA = 0;
+    }
+    S2R:"memw(" immdup1_S4 "+"v ") =" const_zero is immdup1_8_12=0b10000 & immdup1_S4 & immdup1_S4i & immdup1_0_3 & const_zero [v = immdup1_0_3 << 2;] {
+        local EA:4 = immdup1_S4i + v;
+        *[ram]:4 EA = 0;
+    }
+
+    S2L:"memw(" immdup0_S4 "+"v ") =" const_one is immdup0_8_12=0b10001 & immdup0_S4 & immdup0_S4i & immdup0_0_3 & const_one [v = immdup0_0_3 << 2;] {
+        local EA:4 = immdup0_S4i + v;
+        *[ram]:4 EA = 1;
+    }
+    S2R:"memw(" immdup1_S4 "+"v ") =" const_one is immdup1_8_12=0b10001 & immdup1_S4 & immdup1_S4i & immdup1_0_3 & const_one  [v = immdup1_0_3 << 2;] {
+        local EA:4 = immdup1_S4i + v;
+        *[ram]:4 EA = 1;
+    }
+
+    S2L:"memb(" immdup0_S4 "+" immdup0_0_3 ") =" const_zero is immdup0_8_12=0b10010 & immdup0_S4 & immdup0_S4i & immdup0_0_3 & const_zero {
+        local EA:4 = immdup0_S4i + immdup0_0_3;
+        *[ram]:1 EA = 0;
+    }
+    S2R:"memb(" immdup1_S4 "+" immdup1_0_3 ") =" const_zero is immdup1_8_12=0b10010 & immdup1_S4 & immdup1_S4i & immdup1_0_3 & const_zero {
+        local EA:4 = immdup1_S4i + immdup1_0_3;
+        *[ram]:1 EA = 0;
+    }
+
+    S2L:"memb(" immdup0_S4 "+" immdup0_0_3 ") =" const_one is immdup0_8_12=0b10011 & immdup0_S4 & immdup0_S4i & immdup0_0_3 & const_one {
+        local EA:4 = immdup0_S4i + immdup0_0_3;
+        *[ram]:1 EA = 1;
+    }
+    S2R:"memb(" immdup1_S4 "+" immdup1_0_3 ") =" const_one is immdup1_8_12=0b10011 & immdup1_S4 & immdup1_S4i & immdup1_0_3 & const_one {
+        local EA:4 = immdup1_S4i + immdup1_0_3;
+        *[ram]:1 EA = 1;
+    }
+
+    S2L:"allocframe("v")" is immdup0_9_12=0b1110 & immdup0_4_8 & immdup0_0_3=0 [v = immdup0_4_8 << 3;] {
+            local EA:4 = SPc - 8;
+            *[ram]:8 EA = LRFPc;
+            FP = EA;
+            SP = EA - v;
+    }
+    S2R:"allocframe("v")" is immdup1_9_12=0b1110 & immdup1_4_8 & immdup1_0_3=0 [v = immdup1_4_8 << 3;]{
+            local EA:4 = SPc - 8;
+            *[ram]:8 EA = LRFPc;
+            FP = EA;
+            SP = EA - v;
+    }
+
+EXT_immdup0_4_10: immdup0_4_10 is immdup0_4_10 & IS_NOT_EXT { export *[const]:4 immdup0_4_10; }
+EXT_immdup0_4_10: v is immext0 & immdup0_4_9 & IS_EXT0 [ v = immdup0_4_9 | immext0; ] { export *[const]:4 v; }
+EXT_immdup0_4_10: v is immext0 & immdup0_4_9 & IS_EXT1 [ v = immdup0_4_9 | immext0; ] { export *[const]:4 v; }
+
+
+# Duplex/A
+    A1L:immdup0_D4 "=add("immdup0_D4_dup "," immdup0_4_10 ")" is immdup0_11_12=0b00 & immdup0_4_10 & immdup0_D4 & immdup0_D4_dup & immdup0_D4i {
+        immdup0_D4 = immdup0_D4i + immdup0_4_10;
+    }
+    A1R:immdup1_D4 "=add("immdup1_D4_dup"," EXT_immdup0_4_10 ")" is immdup1_11_12=0b00 & immdup1_4_10 & immdup1_D4 & immdup1_D4_dup & immdup1_D4i & EXT_immdup0_4_10 {
+        immdup1_D4 = immdup1_D4i + EXT_immdup0_4_10;
+    }
+
+# seti
+    A1L:immdup0_D4"="immdup0_4_9 is immdup0_10_12=0b010 & immdup0_4_9 & immdup0_D4 {
+        immdup0_D4 = immdup0_4_9;
+    }
+    A1R:immdup1_D4"="immdup1_4_9 is immdup1_10_12=0b010 & immdup1_4_9 & immdup1_D4 & IS_NOT_EXT {
+        immdup1_D4 = immdup1_4_9;
+    }
+    A1R:immdup1_D4"="v is immdup1_10_12=0b010 & immdup1_4_9 & immdup1_D4 & IS_EXT0 [v = immdup1_4_9 | immext0; ] {
+        immdup1_D4 = v;
+    }
+
+    A1L:immdup0_D4"=add(SP, " v ")" is immdup0_10_12=0b011 & immdup0_4_9 & immdup0_D4 [v = immdup0_4_9 << 2; ]{
+        immdup0_D4 = SPc + v;
+    }
+    A1R:immdup1_D4"=add(SP, " v ")" is immdup1_10_12=0b011 & immdup1_4_9 & immdup1_D4 [v = immdup1_4_9 << 2; ]{
+        immdup1_D4 = SPc + v;
+    }
+
+# tfr
+    A1L:immdup0_D4 "=" immdup0_S4 is immdup0_8_12=0b10000 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = immdup0_S4i;
+    }
+    A1R:immdup1_D4 "=" immdup1_S4 is immdup1_8_12=0b10000 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = immdup1_S4i;
+    }
+
+#inc
+    A1L:immdup0_D4 "=add("immdup0_S4",1)"  is immdup0_8_12=0b10001 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = immdup0_S4i + 1;
+    }
+    A1R:immdup1_D4 "=add("immdup1_S4",1)"  is immdup1_8_12=0b10001 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = immdup1_S4i + 1;
+    }
+
+    A1L:immdup0_D4 "=and("immdup0_S4",1)"  is immdup0_8_12=0b10010 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = immdup0_S4i & 1;
+    }
+    A1R:immdup1_D4 "=and("immdup1_S4",1)"  is immdup1_8_12=0b10010 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = immdup1_S4i & 1;
+    }
+
+    A1L:immdup0_D4 "=sub(" immdup0_S4 ",1)" is immdup0_8_12=0b10011 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = immdup0_S4i - 1;
+    }
+    A1R:immdup1_D4 "=sub(" immdup1_S4 ",1)" is immdup1_8_12=0b10011 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = immdup1_S4i - 1;
+    }
+
+    A1L:immdup0_D4"=sxth(" immdup0_S4 ")" is immdup0_8_12=0b10100 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = sext(immdup0_S4i:2);
+    }
+    A1R:immdup1_D4"=sxth(" immdup1_S4 ")" is immdup1_8_12=0b10100 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = sext(immdup1_S4i:2);
+    }
+
+    A1L:immdup0_D4"=sxtb(" immdup0_S4 ")" is immdup0_8_12=0b10101 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = sext(immdup0_S4i:1);
+    }
+    A1R:immdup1_D4"=sxtb(" immdup1_S4 ")" is immdup1_8_12=0b10101 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = sext(immdup1_S4i:1);
+    }
+
+
+
+
+
+    A1L:immdup0_D4"=zxth(" immdup0_S4 ")" is immdup0_8_12=0b10110 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = zext(immdup0_S4i:2);
+    }
+    A1R:immdup1_D4"=zxth(" immdup1_S4 ")" is immdup1_8_12=0b10110 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = zext(immdup1_S4i:2);
+    }
+
+    A1L:immdup0_D4"=zxtb(" immdup0_S4 ")" is immdup0_8_12=0b10111 & immdup0_S4 & immdup0_S4i & immdup0_D4 {
+        immdup0_D4 = zext(immdup0_S4i:1);
+    }
+    A1R:immdup1_D4"=zxtb(" immdup1_S4 ")" is immdup1_8_12=0b10111 & immdup1_S4 & immdup1_S4i & immdup1_D4 {
+        immdup1_D4 = zext(immdup1_S4i:1);
+    }
+
+    A1L:immdup0_D4 "=add(self," immdup0_S4 ")" is immdup0_8_12=0b11000 & immdup0_S4 & immdup0_S4i & immdup0_D4 & immdup0_D4i {
+        immdup0_D4 = immdup0_D4i + immdup0_S4i;
+    }
+    A1R:immdup1_D4 "=add(self," immdup1_S4 ")" is immdup1_8_12=0b11000 & immdup1_S4 & immdup1_S4i & immdup1_D4 & immdup1_D4i {
+        immdup1_D4 = immdup1_D4i + immdup1_S4i;
+    }
+
+
+    A1L:"p0 = cmp.eq(" immdup0_S4 "," immdup0_0_1 ")" is immdup0_8_12=0b11001 & immdup0_S4 & immdup0_S4i & immdup0_2_3=0 & immdup0_0_1 {
+        if(immdup0_S4i != immdup0_0_1) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0;
+        <end>
+    }
+    A1R:"p0 = cmp.eq(" immdup1_S4 "," immdup1_0_1 ")" is immdup1_8_12=0b11001 & immdup1_S4 & immdup1_S4i & immdup1_2_3=0 & immdup1_0_1 {
+        if(immdup1_S4i != immdup1_0_1) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0;
+        <end>
+    }
+
+    A1L:immdup0_D4 "= -1" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_6=0 & immdup0_4_5=0 & immdup0_D4 {
+        immdup0_D4 = -1;
+    }
+    A1R:immdup1_D4 "= -1" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_6=0 & immdup1_4_5=0 & immdup1_D4 {
+        immdup1_D4 = -1;
+    }
+}
+
+
+    A1L:"if(P0.new) " immdup0_D4 "= 0" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_4_6=0b100 & immdup0_D4 & mode=0 {}
+    A1L:"if(P0.new) " immdup0_D4 "= 0" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_4_6=0b100 & immdup0_D4 & mode=200 {
+        if(P0 == 0) goto <end>;
+            immdup0_D4 = 0;
+        <end>
+    }
+
+    A1R:"if(P0.new) " immdup1_D4 "= 0" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_4_6=0b100 & immdup1_D4 & mode=0 {}
+    A1R:"if(P0.new) " immdup1_D4 "= 0" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_4_6=0b100 & immdup1_D4 & mode=200 {
+        if(P0 == 0) goto <end>;
+            immdup1_D4 = 0;
+        <end>
+    }
+
+    A1L:"if(!P0.new) " immdup0_D4 "= 0" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_4_6=0b101 & immdup0_D4 & mode=0 {}
+    A1L:"if(!P0.new) " immdup0_D4 "= 0" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_4_6=0b101 & immdup0_D4 & mode=200 {
+        if(P0 != 0) goto <end>;
+            immdup0_D4 = 0;
+        <end>
+    }
+
+    A1R:"if(!P0.new) " immdup1_D4 "= 0" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_4_6=0b101 & immdup1_D4 & mode=0 {}
+    A1R:"if(!P0.new) " immdup1_D4 "= 0" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_4_6=0b101 & immdup1_D4 & mode=200 {
+        if(P0 != 0) goto <end>;
+            immdup1_D4 = 0;
+        <end>
+    }
+
+
+
+with : mode=0 {
+
+    A1L:"if(P0) " immdup0_D4 "= 0" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_4_6=0b110 & immdup0_D4 {
+        if(P0c == 0) goto <end>;
+            immdup0_D4 = 0;
+        <end>
+    }
+    A1R:"if(P0) " immdup1_D4 "= 0" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_4_6=0b110 & immdup1_D4 {
+        if(P0c == 0) goto <end>;
+            immdup1_D4 = 0;
+        <end>
+    }
+
+    A1L:"if(!P0) " immdup0_D4 "= 0" is immdup0_9_12=0b1101 & immdup0_7_8=0 & immdup0_4_6=0b111 & immdup0_D4 {
+        if(P0c != 0) goto <end>;
+            immdup0_D4 = 0;
+        <end>
+    }
+    A1R:"if(!P0) " immdup1_D4 "= 0" is immdup1_9_12=0b1101 & immdup1_7_8=0 & immdup1_4_6=0b111 & immdup1_D4 {
+        if(P0c != 0) goto <end>;
+            immdup1_D4 = 0;
+        <end>
+    }
+
+A1L:immdup0_D4_pair "= combine("const_zero"," immdup0_5_6 ")" is immdup0_10_12=0b111 & immdup0_9=0 & immdup0_8=0 & immdup0_7=0 & immdup0_5_6 & immdup0_3_4=0b00 & immdup0_D4_pair & const_zero {
+#        immdup0_D4_pair = immdup0_5_6;
+
+        local tmp:4 = &immdup0_D4_pair;
+        *[register]:4 tmp = immdup0_5_6;
+        tmp = tmp + 4;
+        *[register]:4 tmp = 0;
+}
+A1R:immdup1_D4_pair  "= combine("const_zero"," immdup1_5_6 ")" is immdup1_10_12=0b111 & immdup1_9=0 & immdup1_8=0 & immdup1_7=0 & immdup1_5_6 & immdup1_3_4=0b00 & immdup1_D4_pair & const_zero {
+#        immdup1_D4_pair = immdup1_5_6;
+
+        local tmp:4 = &immdup1_D4_pair;
+        *[register]:4 tmp = immdup1_5_6;
+        tmp = tmp + 4;
+        *[register]:4 tmp = 0;
+}
+
+A1L:immdup0_D3_pair "=combine(1," immdup0_5_6 ")" is immdup0_10_12=0b111 & immdup0_9=0 & immdup0_8=0 & immdup0_7=0 & immdup0_5_6 & immdup0_3_4=0b01 & immdup0_D3_pair {
+    immdup0_D3_pair = (1<<32) | immdup0_5_6;
+}
+A1R:immdup1_D3_pair "=combine(1," immdup1_5_6 ")" is immdup1_10_12=0b111 & immdup1_9=0 & immdup1_8=0 & immdup1_7=0 & immdup1_5_6 & immdup1_3_4=0b01 & immdup1_D3_pair {
+    immdup1_D3_pair = (1<<32) | immdup1_5_6;
+}
+
+A1L:immdup0_D3_pair "=combine(2," immdup0_5_6 ")" is immdup0_10_12=0b111 & immdup0_9=0 & immdup0_8=0 & immdup0_7=0 & immdup0_5_6 & immdup0_3_4=0b10 & immdup0_D3_pair {
+    immdup0_D3_pair = (2<<32) | immdup0_5_6;
+}
+A1R:immdup1_D3_pair "=combine(2," immdup1_5_6 ")" is immdup1_10_12=0b111 & immdup1_9=0 & immdup1_8=0 & immdup1_7=0 & immdup1_5_6 & immdup1_3_4=0b10 & immdup1_D3_pair {
+    immdup1_D3_pair = (2<<32) | immdup1_5_6;
+}
+
+A1L:immdup0_D3_pair "=combine(3," immdup0_5_6 ")" is immdup0_10_12=0b111 & immdup0_9=0 & immdup0_8=0 & immdup0_7=0 & immdup0_5_6 & immdup0_3_4=0b11 & immdup0_D3_pair {
+    immdup0_D3_pair = (3<<32) | immdup0_5_6;
+}
+A1R:immdup1_D3_pair "=combine(3," immdup1_5_6 ")" is immdup1_10_12=0b111 & immdup1_9=0 & immdup1_8=0 & immdup1_7=0 & immdup1_5_6 & immdup1_3_4=0b11 & immdup1_D3_pair {
+    immdup1_D3_pair = (3<<32) | immdup1_5_6;
+}
+
+A1L:immdup0_D3_pair "=combine("const_zero"," immdup0_S4 ")" is immdup0_10_12=0b111 & immdup0_9=0 & immdup0_8=1 & immdup0_S4 & immdup0_S4i & immdup0_3=0 & immdup0_D3_pair & immdup0_D3_pairi & const_zero {
+    immdup0_D3_pair = zext(immdup0_S4i);
+}
+A1R:immdup1_D3_pair "=combine("const_zero"," immdup1_S4 ")" is immdup1_10_12=0b111 & immdup1_9=0 & immdup1_8=1 & immdup1_S4 & immdup1_S4i & immdup1_3=0 & immdup1_D3_pair & immdup1_D3_pairi & const_zero {
+    immdup1_D3_pair = zext(immdup1_S4i);
+}
+
+A1L:immdup0_D3_pair "=combine(" immdup0_S4 ", "const_zero")" is immdup0_10_12=0b111 & immdup0_9=0 & immdup0_8=1 & immdup0_S4 & immdup0_S4i & immdup0_3=1 & immdup0_D3_pair & immdup0_D3_pairi & const_zero {
+    immdup0_D3_pair = zext(immdup0_S4i);
+    immdup0_D3_pair = immdup0_D3_pairi << 32;
+}
+A1R:immdup1_D3_pair "=combine(" immdup1_S4 ", "const_zero")" is immdup1_10_12=0b111 & immdup1_9=0 & immdup1_8=1 & immdup1_S4 & immdup1_S4i & immdup1_3=1 & immdup1_D3_pair & immdup1_D3_pairi & const_zero {
+    immdup1_D3_pair = zext(immdup1_S4i);
+    immdup1_D3_pair = immdup1_D3_pairi << 32;
+}
+
+}
+
+
+L1R:"" is mode=1100 {}
+L1L:"" is mode=1100 {}
+
+L2R:"" is mode=1100 {}
+L2L:"" is mode=1100 {}
+
+A1R:"" is mode=1100 {}
+A1L:"" is mode=1100 {}
+
+S1R:"" is mode=1100 {}
+S1L:"" is mode=1100 {}
+
+S2R:"" is mode=1100 {}
+S2L:"" is mode=1100 {}
+
+
+L1R:"" is mode=200 {}
+L1L:"" is mode=200 {}
+
+L2R:"" is mode=200 {}
+L2L:"" is mode=200 {}
+
+A1R:"" is mode=200 {}
+A1L:"" is mode=200 {}
+
+S1R:"" is mode=200 {}
+S1L:"" is mode=200 {}
+
+S2R:"" is mode=200 {}
+S2L:"" is mode=200 {}
+
+
+duplex:"{{"L1R", "L1L"}}" is imm_29_31=0b000 & imm_13=0  & L1L & L1R {
+    build L1R;
+    build L1L;
+}
+duplex:"{{"L1R", "L2L"}}" is imm_29_31=0b000 & imm_13=1 & L2L & L1R {
+    build L1R;
+    build L2L;
+}
+duplex:"{{"L2R", "L2L"}}" is imm_29_31=0b001 & imm_13=0 & L2L & L2R {
+    build L2R;
+    build L2L;
+}
+duplex:"{{"A1R", "A1L"}}" is imm_29_31=0b001 & imm_13=1 & A1L & A1R {
+    build A1L;
+    build A1R;
+}
+duplex:"{{"A1R","L1L "}}" is imm_29_31=0b010 & imm_13=0 & A1R & L1L {
+    build L1L;
+    build A1R;
+}
+duplex:"{{"A1R", "L2L"}}" is imm_29_31=0b010 & imm_13=1 & A1R & L2L {
+    build L2L;
+    build A1R;
+}
+duplex:"{{"A1R", "S1L"}}" is imm_29_31=0b011 & imm_13=0 & A1R & S1L {
+    build S1L;
+    build A1R;
+}
+duplex:"{{"A1R", "S2L"}}" is imm_29_31=0b011 & imm_13=1 & A1R & S2L {
+    build S2L;
+    build A1R;
+}
+duplex:"{{"L1R", "S1L"}}" is imm_29_31=0b100 & imm_13=0 & L1R & S1L {
+    build S1L;
+    build L1R;
+}
+duplex:"{{"L2R", "S1L"}}" is imm_29_31=0b100 & imm_13=1 & L2R & S1L {
+    build S1L;
+    build L2R;
+}
+duplex:"{{"S1R", "S1L"}}" is imm_29_31=0b101 & imm_13=0 & S1R & S1L {
+    build S1L;
+    build S1R;
+}
+duplex:"{{"S1R", "S2L"}}" is imm_29_31=0b101 & imm_13=1 & S1R & S2L {
+    build S2L;
+    build S1R;
+}
+duplex:"{{"L1R", "S2L"}}" is imm_29_31=0b110 & imm_13=0 & L1R & S2L {
+    build S2L;
+    build L1R;
+}
+duplex:"{{"L2R", "S2L"}}" is imm_29_31=0b110 & imm_13=1 & L2R & S2L {
+    build S2L;
+    build L2R;
+}
+duplex:"{{"S2R", "S2L"}}" is imm_29_31=0b111 & imm_13=0 & S2R & S2L {
+    build S2L;
+    build S2R;
+}
+define pcodeop duplex_0f_reserved;
+duplex:"duplex_0xf_reserved" is imm_29_31=0b111 & imm_13=1 {duplex_0f_reserved();}
+
+duplex: "duplex_branch_filler" is mode=1100 {}
+duplex: "duplex_nvh_filler" is mode=200 {}
diff --git a/Ghidra/Processors/Hexagon/data/languages/hexagon.cspec b/Ghidra/Processors/Hexagon/data/languages/hexagon.cspec
new file mode 100644
index 0000000000..91b5caa15f
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/hexagon.cspec
@@ -0,0 +1,266 @@
+<?xml version="1.0" encoding="UTF-8"?>
+
+<compiler_spec>
+    <data_organization>
+        <absolute_max_alignment value="0"/>
+        <machine_alignment value="4"/>
+        <default_alignment value="1"/>
+        <default_pointer_alignment value="4"/>
+        <char_type signed="false"/>
+        <char_size value="1"/>
+        <wchar_size value="4"/>
+        <short_size value="2"/>
+        <integer_size value="4"/>
+        <long_size value="4"/>
+        <long_long_size value="8"/>
+        <float_size value="4"/>
+        <double_size value="8"/>
+        <long_double_size value="8"/>
+        <pointer_size value="4"/>
+        <size_alignment_map>
+            <entry size="1" alignment="1"/>
+            <entry size="2" alignment="2"/>
+            <entry size="4" alignment="4"/>
+            <entry size="8" alignment="4"/>
+        </size_alignment_map>
+    </data_organization>
+    <stackpointer register="SP" space="ram" growth="negative"/>
+    <spacebase name="FP" register="FP" space="ram"/>
+    <spacebase name="SP" register="SP" space="ram"/>
+    <funcptr align="4"/>
+
+    <global>
+        <range space="ram"/>
+    </global>
+
+    <prefersplit style="inhalf">
+        <register name="r1r0"/>
+        <register name="r3r2"/>
+        <register name="r5r4"/>
+        <register name="r7r6"/>
+        <register name="r9r8"/>
+        <register name="r11r10"/>
+        <register name="r13r12"/>
+        <register name="r15r14"/>
+        <register name="r17r16"/>
+        <register name="r19r18"/>
+        <register name="r21r20"/>
+        <register name="r23r22"/>
+        <register name="r25r24"/>
+        <register name="r27r26"/>
+        <register name="SPr28"/>
+        <register name="LRFP"/>
+
+        <register name="r1r0c"/>
+        <register name="r3r2c"/>
+        <register name="r5r4c"/>
+        <register name="r7r6c"/>
+        <register name="r9r8c"/>
+        <register name="r11r10c"/>
+        <register name="r13r12c"/>
+        <register name="r15r14c"/>
+        <register name="r17r16c"/>
+        <register name="r19r18c"/>
+        <register name="r21r20c"/>
+        <register name="r23r22c"/>
+        <register name="r25r24c"/>
+        <register name="r27r26c"/>
+        <register name="SPr28c"/>
+        <register name="LRFPc"/>
+    </prefersplit>
+
+    <aggressivetrim signext="true"/>
+
+    <returnaddress>
+        <register name="LR"/>
+    </returnaddress>
+
+
+    <default_proto>
+        <prototype name="__stdcall" extrapop="0" stackshift="0" strategy="standard">
+            <input>
+                <pentry minsize="1" maxsize="4">
+                    <register name="r0"/>
+                </pentry>
+                <pentry minsize="1" maxsize="4">
+                    <register name="r1"/>
+                </pentry>
+                <pentry minsize="1" maxsize="4">
+                    <register name="r2"/>
+                </pentry>
+                <pentry minsize="1" maxsize="4">
+                    <register name="r3"/>
+                </pentry>
+                <pentry minsize="1" maxsize="4">
+                    <register name="r4"/>
+                </pentry>
+                <pentry minsize="1" maxsize="4">
+                    <register name="r5"/>
+                </pentry>
+                <pentry minsize="1" maxsize="500" align="4">
+                    <addr offset="0" space="stack"/>
+                </pentry>
+            </input>
+            <output>
+                <pentry minsize="1" maxsize="4" extension="zero">
+                    <register name="r0"/>
+                </pentry>
+            </output>
+
+
+            <unaffected>
+
+                <register name="PTRUE"/>
+
+<!--
+
+                <register name="r1"/>
+                <register name="r2"/>
+                <register name="r3"/> -->
+                <register name="r4"/>
+                <register name="r5"/>
+                <register name="r6"/>
+                <register name="r7"/>
+                <register name="r8"/>
+                <register name="r9"/>
+                <register name="r10"/>
+                <register name="r11"/>
+                <register name="r12"/>
+                <register name="r13"/>
+                <register name="r14"/>
+                <register name="r15"/>
+
+
+                <register name="r16"/>
+                <register name="r17"/>
+                <register name="r18"/>
+                <register name="r19"/>
+                <register name="r20"/>
+                <register name="r21"/>
+                <register name="r22"/>
+                <register name="r23"/>
+                <register name="r24"/>
+                <register name="r25"/>
+                <register name="r26"/>
+                <register name="r27"/>
+                <register name="r28"/>
+
+
+                <register name="SP"/>
+                <register name="FP"/>
+
+
+                <register name="P0"/>
+                <register name="P1"/>
+                <register name="P2"/>
+                <register name="P3"/>
+                <register name="LC0"/>
+                <register name="SA0"/>
+                <register name="SA1"/>
+
+
+            </unaffected>
+        </prototype>
+    </default_proto>
+
+    <callfixup name="backup_regs_r20_to_r23">
+          <pcode>
+            <body><![CDATA[
+              local tmp:4 = FP - 0x18;
+              *[ram]:4 tmp = r20;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r21;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r22;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r23;
+              tmp = tmp - 4;
+            ]]></body>
+          </pcode>
+        </callfixup>
+
+            <callfixup name="backup_regs_r16_to_r19">
+          <pcode>
+            <body><![CDATA[
+              local tmp:4 = FP - 0x10;
+              *[ram]:4 tmp = r16;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r17;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r18;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r19;
+              tmp = tmp - 4;
+            ]]></body>
+          </pcode>
+        </callfixup>
+
+        <callfixup name="backup_regs_r18_to_r21">
+          <pcode>
+            <body><![CDATA[
+              local tmp:4 = FP - 0x10;
+              *[ram]:4 tmp = r18;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r19;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r20;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r21;
+              tmp = tmp - 4;
+            ]]></body>
+          </pcode>
+        </callfixup>
+
+
+
+
+
+        <callfixup name="backup_regs_r16_to_r23">
+          <pcode>
+            <body><![CDATA[
+              local tmp:4 = FP - 4;
+              *[ram]:4 tmp = r16;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r17;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r18;
+              tmp = tmp - 4;
+              *[ram]:4 tmp = r19;
+              tmp = tmp - 4;
+               *[ram]:4 tmp = r20;
+              tmp = tmp - 4;
+               *[ram]:4 tmp = r21;
+              tmp = tmp - 4;
+               *[ram]:4 tmp = r22;
+              tmp = tmp - 4;
+               *[ram]:4 tmp = r13;
+              tmp = tmp - 4;
+            ]]></body>
+          </pcode>
+        </callfixup>
+
+
+        <callfixup name="restore_regs_r16_to_r23">
+          <pcode>
+            <body><![CDATA[
+              local tmp:4 = FP - 4;
+              r16 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r17 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r18 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r19 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r20 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r21 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r22 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+              r23 = *[ram]:4 tmp;
+              tmp = tmp - 4;
+            ]]></body>
+          </pcode>
+        </callfixup>
+</compiler_spec>
diff --git a/Ghidra/Processors/Hexagon/data/languages/hexagon.ldefs b/Ghidra/Processors/Hexagon/data/languages/hexagon.ldefs
new file mode 100644
index 0000000000..e0547e07c0
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/hexagon.ldefs
@@ -0,0 +1,16 @@
+<?xml version="1.0" encoding="UTF-8"?>
+
+<language_definitions>
+   <language processor="Hexagon QDSP6"
+            endian="little"
+            size="32"
+            variant="default"
+            version="1.0"
+            slafile="hexagon.sla"
+            processorspec="hexagon.pspec"
+            id="QDSP6:LE:32:default">
+    <description>Hexagon QDSP6 V79</description>
+    <compiler name="default" spec="hexagon.cspec" id="default"/>
+  </language>
+
+</language_definitions>
diff --git a/Ghidra/Processors/Hexagon/data/languages/hexagon.opinion b/Ghidra/Processors/Hexagon/data/languages/hexagon.opinion
new file mode 100644
index 0000000000..165d5acdce
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/hexagon.opinion
@@ -0,0 +1,7 @@
+<opinions>
+
+    <constraint loader="Executable and Linking Format (ELF)" compilerSpecID="default">
+		<constraint primary="164"   processor="Hexagon QDSP6"  size="32" variant="default" />
+    </constraint>
+
+</opinions>
diff --git a/Ghidra/Processors/Hexagon/data/languages/hexagon.pspec b/Ghidra/Processors/Hexagon/data/languages/hexagon.pspec
new file mode 100644
index 0000000000..dd84d91e9f
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/hexagon.pspec
@@ -0,0 +1,16 @@
+<?xml version="1.0" encoding="UTF-8"?>
+
+<processor_spec>
+  <programcounter register="pc"/>
+  <properties>
+      <property key="enableNoReturnAnalysis" value="false" />
+      <property key="assemblyRating:QDSP6:LE:32:default" value="POOR"/>
+  </properties>
+
+  <volatile outputop="cWrite" inputop="cRead">
+      <range space="register" first="0x400" last="0x500"/> <!-- System registers -->
+      <range space="register" first="0x90" last="0xa0"/> <!-- Special registers from S30 up to PC, ignore loop counters-->
+      <range space="register" first="0xd0" last="0x100"/> <!-- Special registers from CS0 onward-->
+  </volatile>
+
+</processor_spec>
diff --git a/Ghidra/Processors/Hexagon/data/languages/hexagon.slaspec b/Ghidra/Processors/Hexagon/data/languages/hexagon.slaspec
new file mode 100644
index 0000000000..c790bbf902
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/hexagon.slaspec
@@ -0,0 +1,1829 @@
+# sleigh specification file for Qualcomm Hexagon Processor (QDSP 6)
+
+# V79 spec can be found here: https://docs.qualcomm.com/bundle/publicresource/topics/80-N2040-60/instruction-set.html
+
+# List of nice-to-haves in SELIGH
+# arbitrary bit-count sext, not just bytes
+# allow (a+b, a) in tokens, keep getting imm64s wrong
+# Allow setting size of local in constructor
+# Fix decompiler for PTRUE
+# Allow setting [a=b;] in imm ctor, have to use [a = b<<0;]
+
+#Status:
+# Disas everything up to v73, most common ops have pcode impl
+
+# ALU32/ALU       Decode + pcode up to v79                                 regcache ever0 nvi
+# ALU32/PERM:     Decode + pcode up to v79                                 regcache ever0 nvi
+# ALU32/PRED:     Decode + pcode up to v79                                 regcache ever0 nvi
+# CR:             Decode + pcode up to v79                                 regcache ever0 nvi
+# JR:             Decode + pcode up to v79                                 regcache ever0 nvi
+# J:              Decode + pcode up to v79                                 regcache ever0 nvi
+# LD:             Decode + pcode up to v79                                 regcache ever0 nvi
+# LD/Dword:       Decode + pcode up to v79                                 regcache ever0 nvi
+# LD/Byte:        Decode + pcode up to v79                                 regcache ever0 nvi
+# LD/Halfword:    Decode + pcode up to v79                                 regcache ever0 nvi
+# LD/ubyte:       Decode + pcode up to v79                                 regcache ever0 nvi
+# LD/uHalfword:   Decode + pcode up to v79                                 regcache ever0 nvi
+# LD/word:        Decode + pcode up to v79                                 regcache ever0 nvi
+# MEMOP:          Decode + pcode up to v79                                 regcache ever0 nvi
+# NV:             Decode + pcode up to v79                                 regcache ever0 nvi
+# NV/HW:          Decode + pcode up to v79                                 regcache ever0 nvi nvst
+# NV/W:           Decode + pcode up to v79                                 regcache ever0 nvi nvst
+# NV/B:           Decode + pcode up to v79                                 regcache ever0 nvi nvst
+# ST:             Decode + pcode up to v79                                 regcache ever0 nvi
+# ST/byte:        Decode + pcode up to v79                                 regcache ever0 nvi
+# ST/Dword:       Decode + pcode up to v79                                 regcache ever0 nvi
+# ST/halfword:    Decode + pcode up to v79                                 regcache ever0 nvi
+# ST/word:        Decode + pcode up to v79                                 regcache ever0 nvi
+# SYSTEM/USER:    Decode + pcode up to v79                                 regcache ever0 nvi
+# SYSTEM/GUEST:   Decode + pcode up to v66 (latest for this section)       regcache ever0 nvi
+# SYSTEM/MONITOR: Decode + pcode up to v66 (latest for this section)       regcache ever0 nvi
+# XTYPE:          Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/ALU:      Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/BIT:      Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/COMPLEX:  Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/FP:       Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/MPY:      Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/PERM:     Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/PRED:     Decode + pcode up to v79                                 regcache ever0 nvi
+# XTYPE/SHIFT:    Decode + pcode up to v79                                 regcache ever0 nvi
+# duplex          Decode + pcode up to v79                                 regcache ever0 nvi
+
+
+# TODOs:
+# check all unsigned / signed imms
+# caching for GP / GD5 / SGP?
+# check shifts in ld / st
+# check everything in ld/st cond, exp. which value extends
+# HVX
+# HMX (is there a spec for this?)
+
+# Slices explained:
+# Hexagon has strange semantics where an instructions effect might not take place immediately
+# e.g. branches are grouped to the end of a packet, and ops with new-value inputs take place after
+# all new-value producing ops so that they can consume their output
+#
+# In order to handle this, we break each instruction up into "slices" and generate all ops in a slice before moving to the next slice
+# like this:
+# +--------+--------+
+# | normal | normal | # normal slice, mode=0, slot table (display and norma ops)
+# +--------+--------+
+# | nv     | nv     | # nv slice, mode=200, slotNV table   (ops with dotnew input, non branching)
+# +--------+--------+
+# | branch | branch | # branch slice, mode=1100, slotB table (branches)
+# +--------+--------+
+#
+# The normal slice handles most common parts of ops and display
+# The NV slice handles parts of ops that consume dotnew inputs but produce new values e.g. alu32_pred if(p0.new) r0=add(r0,1)
+# TODO: the nvst slice handles parts of ops that consume dotnew inputs but don't produce any e.g. if(p0.new) memw(S5+1)=r0.new
+# The branch slice handles the part of an op that branches to a new address
+
+#
+# Input value caching:
+# Because a sub-instruction can overwrite a value that is later read by an earlier instruction
+# we need to cache the value of the inputs, e.g. in the following:
+# {{ r0 = r1; r1 = r0; }}
+# we must cache the value of r1 and r0 at packet start and write first:
+# r0 = (cached) r1;
+# then, r1 = (cached) r0;
+# The cached inputs are saved in the rXc registers, they are referenced by the <name>i tokens, they should only be used in the semantic section so that
+# in the listing view we still see the original register name for searching
+#
+# Handling of immediate extension
+# When an extender is reached it sets the hasext0 flag, when it consumes it it sets immext0used, immext0everused and immext0pos. If another extender is hit it will set hasext=1 and the consumer will set immext1used.
+# The *everused flags track if a consumer is missing and add a marker if so.
+# This only applies to normal slice parsing, if in a difference slice then instead consumers should check for pktid=ext0pos, this is because there are holes in other slices so re-parsing all this state requires pointless duplication.
+# Splitting extenders into slices has a dramatic effect on sla compile times, so we only do this for extenders that are consumed in non-normal slices.
+#
+#
+# TODO: is this needed, dotnew's always reference their new register so have to come after the producer?
+# If a new value input is required then the instruction must run in the new-value-input slice, which is after all normal outputs are complete
+# Then using normal, uncached inputs will give the new value
+#
+#
+# TODO: change access of _pairs to a pair of 4 byte accesses, it seems the decompiler doesn't want to split registers
+#  if the full width version of the register is explicitly referenced in pcode. Also it would allow correct pair syntax
+#  and might help fix the overlapping varnode problem somewhat
+
+#############
+# REGISTERS #
+#############
+
+define endian=little;
+
+define alignment=4;
+
+define space ram     type=ram_space      size=4 wordsize=1 default;
+define space register type=register_space size=4;
+
+define token instr (32)
+    iclass            = (28,31)
+
+    imm_29_31         = (29,31)
+
+    imm_27            = (27,27)
+    imm_26            = (26,26)
+
+    imm_25_27         = (25,27)
+    imm_25_26         = (25,26) signed
+    imm_25_26u        = (25,26)
+
+    imm_24_27         = (24,27)
+
+    imm_23_27         = (23,27)
+    imm_23_24         = (23,24)
+    imm_23            = (23,23)
+    imm_23u           = (23,23)
+
+    imm_22_26         = (22,26)
+    imm_22_27         = (22,27)
+    imm_22_23         = (22,23) signed
+    imm_22_23u        = (22,23)
+    imm_22            = (22,22)
+
+    imm_21_27         = (21,27) signed
+    imm_21_24         = (21,24)
+    imm_21_23         = (21,23)
+    imm_21_23u        = (21,23)
+    imm_21_22         = (21,22) signed
+    imm_21_22u        = (21,22)
+    imm_21            = (21,21) signed
+    imm_21u           = (21,21)
+
+    imm_20_27         = (20,27)
+    imm_20_21         = (20,21) signed
+    imm_20_21u        = (20,21)
+    imm_20            = (20,20) signed
+
+    imm_19_20         = (19,20) signed
+    imm_19            = (19,19) signed
+
+    imm_18_21         = (18,21)
+    imm_18_20         = (18,20)
+    imm_18_19         = (18,19)
+
+    imm_17_27         = (17,27)
+
+    imm_16_27         = (16,27) signed
+    imm_16_25         = (16,25) signed
+    imm_16_24         = (16,24) signed
+    imm_16_24u        = (16,24)
+    imm_16_23         = (16,23)
+    imm_16_22         = (16,22)
+    imm_16_21         = (16,21)
+    imm_16_20         = (16,20)
+    imm_16_20u        = (16,20)
+    imm_16_19         = (16,19)
+    imm_16_18         = (16,18)
+    imm_16_17         = (16,17)
+    imm_16_17u        = (16,17)
+
+    imm_13            = (13,13) signed
+    imm_13u           = (13,13)
+
+    imm_12_13         = (12,13)
+    imm_12            = (12,12)
+
+    imm_11_13         = (11,13) signed
+    imm_11_12         = (11,12)
+    imm_11            = (11,11)
+
+    imm_10_13         = (10,13)
+    imm_10_12         = (10,12)
+    imm_10_11         = (10,11)
+    imm_10            = (10,10)
+
+    imm_9_13          = ( 9,13)
+    imm_9_11          = ( 9,11)
+    imm_9_10          = ( 9,10)
+    imm_9             = ( 9, 9)
+
+    imm_8_13          = ( 8,13)
+    imm_8_13u         = ( 8,13)
+    imm_8_12          = ( 8,12)
+    imm_8_12u         = ( 8,12)
+    imm_8_11          = ( 8,11)
+    imm_8_11u         = ( 8,11)
+    imm_8_10          = ( 8,10)
+    imm_8_9           = ( 8, 9)
+
+    imm_8             = ( 8, 8)
+    imm_8u            = ( 8, 8)
+
+    imm_7_13          = ( 7,13)
+    imm_7_12          = ( 7,12)
+    imm_7_12u         = ( 7,12)
+    imm_7             = ( 7, 7)
+    imm_7u            = ( 7, 7)
+
+    imm_6_7           = ( 6, 7)
+    imm_6_13          = ( 6,13)
+    imm_6             = ( 6, 6)
+    imm_6u            = ( 6, 6)
+
+    imm_5_13          = ( 5,13) signed
+    imm_5_13u         = ( 5,13)
+    imm_5_12          = ( 5,12) signed
+    imm_5_12u         = ( 5,12)
+    imm_5_11          = ( 5,11)
+    imm_5_11u         = ( 5,11)
+    imm_5_10          = ( 5,10)
+    imm_5_10u         = ( 5,10)
+    imm_5_9           = ( 5, 9)
+    imm_5_9u          = ( 5, 9)
+    imm_5_8           = ( 5, 8) signed
+    imm_5_8u          = ( 5, 8)
+    imm_5_7           = ( 5, 7) signed
+    imm_5_7u          = ( 5, 7)
+    imm_5_6           = ( 5, 6)
+    imm_5_6u          = ( 5, 6)
+    imm_5             = ( 5, 5)
+    imm_5u            = ( 5, 5)
+
+    imm_4             = ( 4, 4)
+
+    imm_3_12          = ( 3,12)
+    imm_3_7           = ( 3, 7)
+    imm_3_7u          = ( 3, 7)
+    imm_3_6           = ( 3, 6)
+    imm_3_6u          = ( 3, 6)
+    imm_3_4           = ( 3, 4)
+    imm_3_4u          = ( 3, 4)
+    imm_3             = ( 3, 3)
+    imm_3u            = ( 3, 3)
+
+    imm_2_13          = ( 2,13)
+    imm_2_12          = ( 2,12)
+    imm_2_7           = ( 2, 7)
+    imm_2_6           = ( 2, 6)
+    imm_2_5           = ( 2, 5)
+    imm_2_4           = ( 2, 4)
+    imm_2_4u          = ( 2, 4)
+    imm_2_3           = ( 2, 3)
+    imm_2             = ( 2, 2)
+
+    imm_1_13          = ( 1,13) signed
+    imm_1_13u         = ( 1,13)
+    imm_1_11          = ( 1,11) signed
+    imm_1_7           = ( 1, 7)
+    imm_1_7u          = ( 1, 7)
+    imm_1_6u          = ( 1, 6)
+    imm_1_2           = ( 1, 2)
+    imm_1             = ( 1, 1)
+
+    imm_0_13          = ( 0,13)
+    imm_0_13u         = ( 0,13)
+    imm_0_12          = ( 0,12)
+    imm_0_10          = ( 0,10)
+    imm_0_9           = ( 0, 9)
+    imm_0_7           = ( 0, 7) signed
+    imm_0_7u          = ( 0, 7)
+    imm_0_6           = ( 0, 6)
+    imm_0_6u          = ( 0, 6)
+    imm_0_5           = ( 0, 5)
+    imm_0_5u          = ( 0, 5)
+    imm_0_4           = ( 0, 4)
+    imm_0_4u          = ( 0, 4)
+    imm_0_2           = ( 0, 2)
+    imm_0_1           = ( 0, 1)
+    imm_0_1u          = ( 0, 1)
+    imm_0             = ( 0, 0)
+
+    D4_16_19          = (16,19)
+    D4_8_11           = ( 8,11)
+    S4                = (16,19)
+    S4i               = (16,19)
+    S2                = (16,17)
+    S2i               = (16,17)
+    T2                = ( 8, 9)
+    T2i               = ( 8, 9)
+    D2                = ( 0, 1)
+
+    S2_pred           = (16,17)
+    S2_predi          = (16,17)
+    T2_pred           = ( 8, 9)
+    T2_predi          = ( 8, 9)
+    D2_pred           = ( 0, 1)
+    D2_predi          = ( 0, 1)
+    D2_pred_new       = ( 0, 1)
+    U2_pred_21_22     = (21,22)
+    U2_pred_21_22i    = (21,22)
+    U2_pred_new_21_22 = (21,22)
+    U2_pred           = ( 8, 9)
+    U2_predi          = ( 8, 9)
+    U1_23_24_pred     = (23,24)
+    U1_23_24_predi    = (23,24)
+    U2_5_6            = ( 5, 6)
+    U2_5_6i           = ( 5, 6)
+    U2_5_6_pred_new   = ( 5, 6)
+    U2_5_6_pred_newi  = ( 5, 6)
+    T2_11_12_pred     = (11,12)
+    T2_11_12_predi    = (11,12)
+    T2_11_12_pred_new = (11,12)
+    T2_9_10_pred      = ( 9,10)
+    T2_9_10_predi     = ( 9,10)
+    T2_9_10_pred_new  = ( 9,10)
+
+    T5                = ( 8,12)
+    T5i               = ( 8,12)
+    T5_dup            = ( 8,12)
+    T5_pair           = ( 9,12)
+    T5_pairi          = ( 9,12)
+    T4_8_11           = ( 8,11)
+    T4_8_11i          = ( 8,11)
+
+    Rs                = (27,27)
+    MajOp             = (24,26)
+    MinOp             = (21,23)
+    D7                = ( 0, 7)
+    D6_svctrl         = ( 0, 5)
+
+    D5_pair           = ( 1, 4)
+    D5_pair_val           = ( 1, 4)
+    D5_pairi          = ( 1, 4)
+    D5                = ( 0, 4)
+    D5i               = ( 0, 4)
+    D5ref             = ( 0, 4)
+    D5_dup            = ( 0, 4)
+    D5_ctrl           = ( 0, 4)
+    D5_ctrl_pair      = ( 0, 4)
+    GD5               = ( 0, 4)
+    GD5_pair          = ( 0, 3)
+    S3_new_16_18      = (16,18)
+    S3_16_18i         = (16,18)
+
+    S6_svctrl         = (16,21)
+    S6_svctrl_pair    = (17,21)
+
+    S5                = (16,20)
+    S5_val            = (16,20)
+    S5i               = (16,20)
+    S5_dup            = (16,20)
+    S5_pair           = (17,20)
+    S5_pairi          = (17,20)
+    S5_pair_dup       = (17,20)
+    S5_ctrl           = (16,20)
+    S5_ctrl_pair      = (16,20)
+    alu_X5            = (16,20)
+    alu_X5i           = (16,20)
+    alu_X5_dup        = (16,20)
+    alu_X5_pair       = (17,20)
+    alu_X5_pairi      = (17,20)
+
+    U2                = ( 8, 9)
+    U2i               = ( 8, 9)
+    U2_pred_new       = ( 8, 9)
+
+    T3_0_2            = ( 0, 2)
+    T3_0_2_new        = ( 0, 2)
+    T3_new_8_10       = ( 8,10)
+
+    M1_13             = (13,13)
+
+    parse             = (14,15)
+    imm32             = ( 0,31)
+
+    immdup0_12        = (12,12)
+    immdup0_11_12     = (11,12)
+    immdup0_10_12     = (10,12)
+    immdup0_9         = ( 9, 9)
+    immdup0_8         = ( 8, 8)
+    immdup0_9_12      = ( 9,12)
+    immdup0_8_11      = ( 8,11)
+    immdup0_8_12      = ( 8,12)
+    immdup0_8_10      = ( 8,10)
+    immdup0_7_8       = ( 7, 8)
+    immdup0_7         = ( 7, 7)
+    immdup0_6_12      = ( 6,12)
+    immdup0_6         = ( 6, 6)
+    immdup0_5_8       = ( 5, 8)
+    immdup0_5_6       = ( 5, 6)
+    immdup0_4_10      = ( 4,10) signed
+    immdup0_4_9       = ( 4, 9)
+    immdup0_4_8       = ( 4, 8)
+    immdup0_4_7       = ( 4, 7)
+    immdup0_4_6       = ( 4, 6)
+    immdup0_4_5       = ( 4, 5)
+    immdup0_3_8       = ( 3, 8) signed
+    immdup0_3_7       = ( 3, 7)
+    immdup0_3_5       = ( 3, 5)
+    immdup0_3_4       = ( 3, 4)
+    immdup0_3         = ( 3, 3)
+
+    immdup0_2_3       = ( 2, 3)
+    immdup0_2         = ( 2, 2)
+    immdup0_1_2       = ( 1, 2)
+    immdup0_0_9       = ( 0, 9)
+    immdup0_0_4       = ( 0, 4)
+    immdup0_0_3       = ( 0, 3)
+    immdup0_0_2       = ( 0, 2)
+    immdup0_0_1       = ( 0, 1)
+
+    immdup0_S4        = ( 4, 7)
+    immdup0_S4i       = ( 4, 7)
+    immdup0_D4        = ( 0, 3)
+    immdup0_D4_dup        = ( 0, 3)
+    immdup0_D4i       = ( 0, 3)
+    immdup0_D4_pair   = ( 0, 3)
+    immdup0_D3_pair   = ( 0, 2)
+    immdup0_D3_pairi  = ( 0, 2)
+
+    immdup1_12        = (28,28)
+    immdup1_11_12     = (27,28)
+    immdup1_10_12     = (26,28)
+    immdup1_9_12      = (25,28)
+    immdup1_8_12      = (24,28)
+    immdup1_6_12      = (22,28)
+    immdup1_8_11      = (24,27)
+    immdup1_13        = (29,29)
+    immdup1_8_10      = (24,26)
+    immdup1_4_10      = (20,26) signed
+    immdup1_7_8       = (23,24)
+    immdup1_5_8       = (21,24)
+    immdup1_5_6       = (21,22)
+    immdup1_4_6       = (20,22)
+    immdup1_4_5       = (20,21)
+    immdup1_4_7       = (20,23)
+    immdup1_4_9       = (20,25)
+    immdup1_4_8       = (20,24)
+    immdup1_3_8       = (19,24) signed
+    immdup1_3_7       = (19,23)
+    immdup1_3_4       = (19,20)
+    immdup1_7         = (23,23)
+    immdup1_3_5       = (19,21)
+    immdup1_3         = (19,19)
+    immdup1_2         = (18,18)
+    immdup1_9         = (25,25)
+    immdup1_8         = (24,24)
+    immdup1_0_9       = (16,25)
+    immdup1_0_4       = (16,20)
+    immdup1_0_3       = (16,19)
+    immdup1_2_3       = (18,19)
+    immdup1_0_2       = (16,18)
+    immdup1_1_2       = (17,18)
+    immdup1_6         = (22,22)
+    immdup1_0_1       = (16,17)
+
+    immdup1_S4        = (20,23)
+    immdup1_S4i       = (20,23)
+    immdup1_D4        = (16,19)
+    immdup1_D4_dup        = (16,19)
+    immdup1_D4i       = (16,19)
+    immdup1_D4_pair   = (16,19)
+    immdup1_D3_pair   = (16,18)
+    immdup1_D3_pairi  = (16,18)
+
+        # HVX
+    Qv4               = (22,23)
+    Qt4               = (22,23)
+    Qs4               = ( 8, 9)
+    Qd4               = ( 0, 1)
+    Qx4               = ( 5, 6)
+
+    S2_5_6            = ( 5, 6)
+    VT5               = ( 8,12)
+    VT5_pair          = ( 9,12)
+    VS5               = (16,20)
+    VS5_pair          = (17,20)
+    VD5_pair          = ( 1, 4)
+    VD5               = ( 0, 4)
+;
+
+define register offset=0x300 size=64 [
+    testctx
+];
+
+define context testctx
+    immext0         = (  0, 31) noflow
+    immext1         = ( 32, 63) noflow
+    hasext0         = ( 64, 64) noflow
+    hasext1         = ( 65, 65) noflow
+    immext0used     = ( 66, 66) noflow
+    immext1used     = ( 67, 67) noflow
+    immext0everused = ( 68, 68) noflow
+
+    immext0pos      = ( 69, 71)
+    immext1pos      = ( 74, 76)
+
+    mode            = (128,143) noflow
+
+        # HACK: you can't have a name list on a context register, and get it via ProgramContext on a analyzer
+    or1test         = (160,166) noflow
+    or1test_overlap = (160,166) noflow
+
+    analysed        = (167,167) noflow
+
+    pktid           = (192,194) noflow
+
+    or2test         = (224,230) noflow
+    or2test_overlap = (224,230) noflow
+
+    or3test         = (256,262) noflow
+    or3test_overlap = (256,262) noflow
+;
+
+# high dword: Left
+# lo   dword: Right
+define register offset=0x00 size=8 [
+    r1r0
+    r3r2
+    r5r4
+    r7r6
+    r9r8
+    r11r10
+    r13r12
+    r15r14
+    r17r16
+    r19r18
+    r21r20
+    r23r22
+    r25r24
+    r27r26
+    SPr28
+    LRFP
+];
+
+attach variables [ D5_pair T5_pair S5_pair S5_pair_dup alu_X5_pair immdup0_D4_pair immdup1_D4_pair] [
+r1r0
+r3r2
+r5r4
+r7r6
+r9r8
+r11r10
+r13r12
+r15r14
+r17r16
+r19r18
+r21r20
+r23r22
+r25r24
+r27r26
+SPr28
+LRFP
+];
+
+
+attach variables [ immdup0_D3_pair immdup1_D3_pair ] [
+r1r0
+r3r2
+r5r4
+r7r6
+r17r16
+r19r18
+r21r20
+r23r22
+];
+
+define register offset=0x00 size=4 [
+    r0
+    r1
+    r2
+    r3
+    r4
+    r5
+    r6
+    r7
+    r8
+    r9
+    r10
+    r11
+    r12
+    r13
+    r14
+    r15
+    r16
+    r17
+    r18
+    r19
+    r20
+    r21
+    r22
+    r23
+    r24
+    r25
+    r26
+    r27
+    r28
+    SP
+    FP
+    LR
+];
+
+attach variables [ D5 D5_dup S5 S5_dup alu_X5 alu_X5_dup T5 T5_dup ] [
+r0
+r1
+r2
+r3
+r4
+r5
+r6
+r7
+r8
+r9
+r10
+r11
+r12
+r13
+r14
+r15
+r16
+r17
+r18
+r19
+r20
+r21
+r22
+r23
+r24
+r25
+r26
+r27
+r28
+SP
+FP
+LR
+];
+
+# caching registers
+define register offset=0x1000 size=4 [
+    r0c
+    r1c
+    r2c
+    r3c
+    r4c
+    r5c
+    r6c
+    r7c
+    r8c
+    r9c
+    r10c
+    r11c
+    r12c
+    r13c
+    r14c
+    r15c
+    r16c
+    r17c
+    r18c
+    r19c
+    r20c
+    r21c
+    r22c
+    r23c
+    r24c
+    r25c
+    r26c
+    r27c
+    r28c
+    SPc
+    FPc
+    LRc
+];
+
+define register offset=0x1000 size=8 [
+    r1r0c
+    r3r2c
+    r5r4c
+    r7r6c
+    r9r8c
+    r11r10c
+    r13r12c
+    r15r14c
+    r17r16c
+    r19r18c
+    r21r20c
+    r23r22c
+    r25r24c
+    r27r26c
+    SPr28c
+    LRFPc
+];
+
+attach variables [ D5_pairi S5_pairi T5_pairi alu_X5_pairi] [
+r1r0c
+r3r2c
+r5r4c
+r7r6c
+r9r8c
+r11r10c
+r13r12c
+r15r14c
+r17r16c
+r19r18c
+r21r20c
+r23r22c
+r25r24c
+r27r26c
+SPr28c
+LRFPc
+];
+
+attach variables [ immdup0_D3_pairi immdup1_D3_pairi] [
+r1r0c
+r3r2c
+r5r4c
+r7r6c
+r17r16c
+r19r18c
+r21r20c
+r23r22c
+];
+
+
+attach variables [ S4 T4_8_11 D4_16_19 D4_8_11] [
+r0
+r1
+r2
+r3
+r4
+r5
+r6
+r7
+r16
+r17
+r18
+r19
+r20
+r21
+r22
+r23
+];
+
+attach variables [ S4i T4_8_11i ] [
+r0c
+r1c
+r2c
+r3c
+r4c
+r5c
+r6c
+r7c
+r16c
+r17c
+r18c
+r19c
+r20c
+r21c
+r22c
+r23c
+];
+
+
+attach variables [ immdup0_D4 immdup0_D4_dup immdup1_D4 immdup1_D4_dup immdup0_S4 immdup1_S4 ] [
+r0
+r1
+r2
+r3
+r4
+r5
+r6
+r7
+r16
+r17
+r18
+r19
+r20
+r21
+r22
+r23
+];
+attach variables [ immdup0_S4i immdup1_S4i immdup0_D4i immdup1_D4i ] [
+r0c
+r1c
+r2c
+r3c
+r4c
+r5c
+r6c
+r7c
+r16c
+r17c
+r18c
+r19c
+r20c
+r21c
+r22c
+r23c
+];
+
+attach variables [ S5i T5i alu_X5i D5i ] [
+r0c
+r1c
+r2c
+r3c
+r4c
+r5c
+r6c
+r7c
+r8c
+r9c
+r10c
+r11c
+r12c
+r13c
+r14c
+r15c
+r16c
+r17c
+r18c
+r19c
+r20c
+r21c
+r22c
+r23c
+r24c
+r25c
+r26c
+r27c
+r28c
+SPc
+FPc
+LRc
+];
+
+define register offset=0x80 size=4 [
+    SA0   # 80
+    LC0   # 84
+    SA1   # 88
+    LC1   # 8c
+    P30   # 90
+    Reserve_5 # 94
+    M0    # 98
+    M1    # 9c
+    USR   # a0
+    PC    # a4
+    UGP   # a8
+    GP    # ac
+    CS0   # d0
+    CS1
+    UPCYCLELO
+    UPCYCLEHI
+    FRAMELIMIT
+    FRAMEKEY
+    PKTCOUNTLO
+    PKTCOUNTHI
+    Reserved_20
+    Reserved_21
+    Reserved_22
+    Reserved_23
+    Reserved_24
+    Reserved_25
+    Reserved_26
+    Reserved_27
+    Reserved_28
+    Reserved_29
+    UTIMERLO
+    UTIMERHI
+];
+
+attach variables [M1_13] [M0 M1];
+
+
+ attach variables [ D5_ctrl S5_ctrl ] [
+ SA0
+LC0
+SA1
+LC1
+P30
+Reserve_5
+M0
+M1
+USR
+PC
+UGP
+GP
+CS0
+CS1
+UPCYCLELO
+UPCYCLEHI
+
+FRAMELIMIT
+FRAMEKEY
+PKTCOUNTLO
+PKTCOUNTHI
+Reserved_20
+Reserved_21
+Reserved_22
+Reserved_23
+Reserved_24
+Reserved_25
+Reserved_26
+Reserved_27
+Reserved_28
+Reserved_29
+UTIMERLO
+UTIMERHI
+];
+
+define register offset=0x104 size=1 [
+    P0
+    P1
+    P2
+    P3
+    PTRUE
+];
+
+define register offset=0x2000 size=1 [
+    P0c
+    P1c
+    P2c
+    P3c
+];
+
+attach variables [ U2 D2_pred U2_pred_21_22  T2_pred S2_pred U2_pred U2_5_6 U1_23_24_pred T2_11_12_pred T2_9_10_pred D2 T2 S2] [
+P0
+P1
+P2
+P3
+];
+
+attach variables [D2_predi U2_pred_21_22i T2_predi S2_predi U2_predi U2_5_6i U2i U2_5_6_pred_newi U1_23_24_predi T2_9_10_predi T2_11_12_predi S2i T2i] [
+P0c
+P1c
+P2c
+P3c
+];
+
+
+#TODO: rm
+attach variables [ D2_pred_new U2_pred_new U2_pred_new_21_22 T2_9_10_pred_new T2_11_12_pred_new U2_5_6_pred_new ] [
+P0
+P1
+P2
+P3
+];
+
+define register offset=0x400 size=4 [
+    SGP0
+    SGP1
+    STID
+    ELR
+    BADVA0
+    BADVA1
+    SSR
+    CCR
+    HTID
+    BADVA
+    IMASK
+    RESERVED_11
+    RESERVED_12
+    RESERVED_13
+    RESERVED_14
+    RESERVED_15
+    EVB
+    MODECTL
+    SYSCFG
+    NULL_19
+    IPEND
+    VID
+    IAD
+    NULL_23
+    IEL
+    NULL_25
+    IAHL
+    CFGBASE
+    DIAG
+    REV
+    PCYCLELO
+    PCYCLEHI
+    ISDBST
+    ISDBCFG0
+    ISDBCFG1
+    NULL_35
+    BRKPTPC0
+    BRKPTCFG0
+    BRKPTPC1
+    BRKPTCFG1
+    ISDBMBXIN
+    ISDBMBXOUT
+    ISDBEN
+    ISDBGPR
+    RESERVED_44
+    RESERVED_45
+    RESERVED_46
+    RESERVED_47
+    PMUCNT0
+    PMUCNT1
+    PMUCNT2
+    PMUCNT3
+    PMUEVTCFG
+    PMUCFG
+    RESERVED_54
+    RESERVED_55
+    RESERVED_56
+    RESERVED_57
+    RESERVED_58
+    RESERVED_59
+    RESERVED_60
+    RESERVED_61
+    RESERVED_62
+    RESERVED_63
+];
+
+# TODO: might be wrong way around
+define register offset=0x400 size=8 [
+    SGP0_SGP1
+    ELR_STID
+    BADVA0_BADVA1
+    SSR_CCR
+    HTID_BADVA
+    IMASK_RESERVED_11
+    RESERVED_12_RESERVED_13
+    RESERVED_14_RESERVED_15
+    EVB_MODECTL
+    SYSCFG_NULL_19
+    IPEND_VID
+    IAD_NULL_23
+    IEL_NULL_25
+    IAHL_CFGBASE
+    DIAG_REV
+    PCYCLELO_PCYCLEHI
+    ISDBST_ISDBCFG0
+    ISDBCFG1_NULL_35
+    BRKPTPC0_BRKPTCFG0
+    BRKPTPC1_BRKPTCFG1
+    ISDBMBXIN_ISDBMBXOUT
+    ISDBEN_ISDBGPR
+    RESERVED_44_RESERVED_45
+    RESERVED_46_RESERVED_47
+    PMUCNT0_PMUCNT1
+    PMUCNT2_PMUCNT3
+    PMUEVTCFG_PMUCFG
+    RESERVED_54_RESERVED_55
+    RESERVED_56_RESERVED_57
+    RESERVED_58_RESERVED_59
+    RESERVED_60_RESERVED_61
+    RESERVED_62_RESERVED_63
+];
+
+attach variables [ S6_svctrl_pair ] [
+    SGP0_SGP1
+    ELR_STID
+    BADVA0_BADVA1
+    SSR_CCR
+    HTID_BADVA
+    IMASK_RESERVED_11
+    RESERVED_12_RESERVED_13
+    RESERVED_14_RESERVED_15
+    EVB_MODECTL
+    SYSCFG_NULL_19
+    IPEND_VID
+    IAD_NULL_23
+    IEL_NULL_25
+    IAHL_CFGBASE
+    DIAG_REV
+    PCYCLELO_PCYCLEHI
+    ISDBST_ISDBCFG0
+    ISDBCFG1_NULL_35
+    BRKPTPC0_BRKPTCFG0
+    BRKPTPC1_BRKPTCFG1
+    ISDBMBXIN_ISDBMBXOUT
+    ISDBEN_ISDBGPR
+    RESERVED_44_RESERVED_45
+    RESERVED_46_RESERVED_47
+    PMUCNT0_PMUCNT1
+    PMUCNT2_PMUCNT3
+    PMUEVTCFG_PMUCFG
+    RESERVED_54_RESERVED_55
+    RESERVED_56_RESERVED_57
+    RESERVED_58_RESERVED_59
+    RESERVED_60_RESERVED_61
+    RESERVED_62_RESERVED_63
+];
+
+attach variables [ S6_svctrl D6_svctrl ] [
+    SGP0
+    SGP1
+    STID
+    ELR
+    BADVA0
+    BADVA1
+    SSR
+    CCR
+    HTID
+    BADVA
+    IMASK
+    RESERVED_11
+    RESERVED_12
+    RESERVED_13
+    RESERVED_14
+    RESERVED_15
+    EVB
+    MODECTL
+    SYSCFG
+    NULL_19
+    IPEND
+    VID
+    IAD
+    NULL_23
+    IEL
+    NULL_25
+    IAHL
+    CFGBASE
+    DIAG
+    REV
+    PCYCLELO
+    PCYCLEHI
+    ISDBST
+    ISDBCFG0
+    ISDBCFG1
+    NULL_35
+    BRKPTPC0
+    BRKPTCFG0
+    BRKPTPC1
+    BRKPTCFG1
+    ISDBMBXIN
+    ISDBMBXOUT
+    ISDBEN
+    ISDBGPR
+    RESERVED_44
+    RESERVED_45
+    RESERVED_46
+    RESERVED_47
+    PMUCNT0
+    PMUCNT1
+    PMUCNT2
+    PMUCNT3
+    PMUEVTCFG
+    PMUCFG
+    RESERVED_54
+    RESERVED_55
+    RESERVED_56
+    RESERVED_57
+    RESERVED_58
+    RESERVED_59
+    RESERVED_60
+    RESERVED_61
+    RESERVED_62
+    RESERVED_63
+];
+
+define register offset=0x800 size=4 [
+    G0
+    G1
+    G2
+    G3
+    GUEST_RESERVED_04
+    GUEST_RESERVED_05
+    GUEST_RESERVED_06
+    GUEST_RESERVED_07
+    GUEST_RESERVED_08
+    GUEST_RESERVED_09
+    GUEST_RESERVED_10
+    GUEST_RESERVED_11
+    GUEST_RESERVED_12
+    GUEST_RESERVED_13
+    GUEST_RESERVED_14
+    GUEST_RESERVED_15
+    GUEST_ISDBMBXIN
+    GUEST_ISDBMBXOUT
+    GUEST_RESERVED_18
+    GUEST_RESERVED_19
+    GUEST_RESERVED_20
+    GUEST_RESERVED_21
+    GUEST_RESERVED_22
+    GUEST_RESERVED_23
+    GPCYCLELO
+    GPCYCLEHI
+    GPMUCNT0
+    GPMUCNT1
+    GPMUCNT2
+    GPMUCNT3
+    GUEST_RESERVED_30
+    GUEST_RESERVED_31
+];
+
+define register offset=0x800 size=8 [
+    G0G1
+    G2G3
+    GUEST_RESERVED_04GUEST_RESERVED_05
+    GUEST_RESERVED_06GUEST_RESERVED_07
+    GUEST_RESERVED_08GUEST_RESERVED_09
+    GUEST_RESERVED_10GUEST_RESERVED_11
+    GUEST_RESERVED_12GUEST_RESERVED_13
+    GUEST_RESERVED_14GUEST_RESERVED_15
+    GUEST_ISDBMBXINGUEST_ISDBMBXOUT
+    GUEST_RESERVED_18GUEST_RESERVED_19
+    GUEST_RESERVED_20GUEST_RESERVED_21
+    GUEST_RESERVED_22GUEST_RESERVED_23
+    GPCYCLELOGPCYCLEHI
+    GPMUCNT0GPMUCNT1
+    GPMUCNT2GPMUCNT3
+    GUEST_RESERVED_30GUEST_RESERVED_31
+];
+
+attach variables [GD5] [
+    G0
+    G1
+    G2
+    G3
+    GUEST_RESERVED_04
+    GUEST_RESERVED_05
+    GUEST_RESERVED_06
+    GUEST_RESERVED_07
+    GUEST_RESERVED_08
+    GUEST_RESERVED_09
+    GUEST_RESERVED_10
+    GUEST_RESERVED_11
+    GUEST_RESERVED_12
+    GUEST_RESERVED_13
+    GUEST_RESERVED_14
+    GUEST_RESERVED_15
+    GUEST_ISDBMBXIN
+    GUEST_ISDBMBXOUT
+    GUEST_RESERVED_18
+    GUEST_RESERVED_19
+    GUEST_RESERVED_20
+    GUEST_RESERVED_21
+    GUEST_RESERVED_22
+    GUEST_RESERVED_23
+    GPCYCLELO
+    GPCYCLEHI
+    GPMUCNT0
+    GPMUCNT1
+    GPMUCNT2
+    GPMUCNT3
+    GUEST_RESERVED_30
+    GUEST_RESERVED_31
+];
+
+attach variables [GD5_pair] [
+    G0G1
+    G2G3
+    GUEST_RESERVED_04GUEST_RESERVED_05
+    GUEST_RESERVED_06GUEST_RESERVED_07
+    GUEST_RESERVED_08GUEST_RESERVED_09
+    GUEST_RESERVED_10GUEST_RESERVED_11
+    GUEST_RESERVED_12GUEST_RESERVED_13
+    GUEST_RESERVED_14GUEST_RESERVED_15
+    GUEST_ISDBMBXINGUEST_ISDBMBXOUT
+    GUEST_RESERVED_18GUEST_RESERVED_19
+    GUEST_RESERVED_20GUEST_RESERVED_21
+    GUEST_RESERVED_22GUEST_RESERVED_23
+    GPCYCLELOGPCYCLEHI
+    GPMUCNT0GPMUCNT1
+    GPMUCNT2GPMUCNT3
+    GUEST_RESERVED_30GUEST_RESERVED_31
+];
+
+attach names [or1test_overlap or2test_overlap or3test_overlap] [
+"r0" _ _ _
+"r1" _ _ _
+"r2" _ _ _
+"r3" _ _ _
+"r4" _ _ _
+"r5" _ _ _
+"r6" _ _ _
+"r7" _ _ _
+"r8" _ _ _
+"r9" _ _ _
+"r10" _ _ _
+"r11" _ _ _
+"r12" _ _ _
+"r13" _ _ _
+"r14" _ _ _
+"r15" _ _ _
+"r16" _ _ _
+"r17" _ _ _
+"r18" _ _ _
+"r19" _ _ _
+"r20" _ _ _
+"r21" _ _ _
+"r22" _ _ _
+"r23" _ _ _
+"r24" _ _ _
+"r25" _ _ _
+"r26" _ _ _
+"r27" _ _ _
+"r28" _ _ _
+"FP" _ _ _
+"SP" _ _ _
+"LR" _ _ _
+];
+
+# This is special handling for output register referencing in .new instructions
+# We use an analyser to find the outputs of each sub inst and store in context
+# then map (offset, subins numb) to the correct one
+# TODO: consider doing this with a xbuild down the line
+OR1: or1test_overlap  is or1test & or1test_overlap {
+    local tmp:4 = or1test;
+    export *[register]:4 tmp;
+}
+OR2: or2test_overlap  is or2test & or2test_overlap {
+    local tmp:4 = or2test;
+    export *[register]:4 tmp;
+}
+OR3: or3test_overlap  is or3test & or3test_overlap {
+    local tmp:4 = or3test;
+    export *[register]:4 tmp;
+}
+
+define pcodeop _unimpl_nv;
+
+OUTPUT_D5: is pktid=1 & imm_0_4 [ or1test = imm_0_4 << 2; analysed=1; ] {}
+OUTPUT_D5: is pktid=2 & imm_0_4 [ or2test = imm_0_4 << 2; analysed=1; ] {}
+OUTPUT_D5: is pktid=3 & imm_0_4 [ or3test = imm_0_4 << 2; analysed=1; ] {}
+OUTPUT_D5: is pktid=4 {}
+
+OUTPUT_S5: is pktid=1 & imm_16_20 [ or1test = imm_16_20 << 2; analysed=1; ] {}
+OUTPUT_S5: is pktid=2 & imm_16_20 [ or2test = imm_16_20 << 2; analysed=1; ] {}
+OUTPUT_S5: is pktid=3 & imm_16_20 [ or3test = imm_16_20 << 2; analysed=1; ] {}
+OUTPUT_S5: is pktid=4 {}
+
+OUTPUT_T5: is pktid=1 & imm_8_12 [ or1test = imm_8_12 << 2; analysed=1; ] {}
+OUTPUT_T5: is pktid=2 & imm_8_12 [ or2test = imm_8_12 << 2; analysed=1; ] {}
+OUTPUT_T5: is pktid=3 & imm_8_12 [ or3test = imm_8_12 << 2; analysed=1; ] {}
+OUTPUT_T5: is pktid=4 {}
+
+OUTPUT_D4_16_19: is pktid=1 & imm_16_19 [ or1test = imm_16_19 << 2; analysed=1; ] {}
+OUTPUT_D4_16_19: is pktid=2 & imm_16_19 [ or2test = imm_16_19 << 2; analysed=1; ] {}
+OUTPUT_D4_16_19: is pktid=3 & imm_16_19 [ or3test = imm_16_19 << 2; analysed=1; ] {}
+OUTPUT_D4_16_19: is pktid=4 {}
+
+OUTPUT_D4_8_11: is pktid=1 & imm_8_11 [ or1test = imm_8_11 << 2; analysed=1; ] {}
+OUTPUT_D4_8_11: is pktid=2 & imm_8_11 [ or2test = imm_8_11 << 2; analysed=1; ] {}
+OUTPUT_D4_8_11: is pktid=3 & imm_8_11 [ or3test = imm_8_11 << 2; analysed=1; ] {}
+OUTPUT_D4_8_11: is pktid=4 {}
+
+
+# As per the spec, the (16,18) bits should  be a 2-bit packet reference with a reserved lower bit that should be 0
+# In practise "MPSS.DI.4.0.1.C1.3-86154" has values with a lsb of 1. Lets assume this is an ignored bit
+
+NV_S3_new_16_18: "NOT ANALYSED YET"  is OR1 & analysed=0 { _unimpl_nv(); export OR1; }
+
+NV_S3_new_16_18: "ILLEGAL 1618 pkt:" pktid ", S3:" S3_new_16_18  is OR1 & pktid & S3_new_16_18 & analysed=1 { _unimpl_nv(); export OR1; }
+
+NV_S3_new_16_18: OR1 ".new"  is (S3_new_16_18=0b010 | S3_new_16_18=0b011) & OR1 & pktid=2 & analysed=1 { export OR1; } # p2
+
+NV_S3_new_16_18: OR2 ".new"  is (S3_new_16_18=0b010 | S3_new_16_18=0b011) & OR2 & pktid=3 & analysed=1 { export OR2; } # p3
+NV_S3_new_16_18: OR1 ".new"  is (S3_new_16_18=0b100 | S3_new_16_18=0b101) & OR1 & pktid=3 & analysed=1 { export OR1; } # p3
+
+NV_S3_new_16_18: OR3 ".new"  is (S3_new_16_18=0b010 | S3_new_16_18=0b011) & OR3 & pktid=4 & analysed=1 { export OR3; } # p4
+NV_S3_new_16_18: OR2 ".new"  is (S3_new_16_18=0b100 | S3_new_16_18=0b101) & OR2 & pktid=4 & analysed=1 { export OR2; } # p4
+NV_S3_new_16_18: OR1 ".new"  is (S3_new_16_18=0b110 | S3_new_16_18=0b111) & OR1 & pktid=4 & analysed=1 { export OR1; } # p4
+
+NV_T3_new_8_10: "ILLEGAL 810 pkt:" pktid ", S3:" T3_new_8_10  is OR1 & pktid & T3_new_8_10 { _unimpl_nv(); export OR1; }
+
+NV_T3_new_8_10: OR1 ".new"  is (T3_new_8_10=0b010 | T3_new_8_10=0b011) & OR1 & pktid=2 & analysed=1 { export OR1; } # p2
+
+NV_T3_new_8_10: OR2 ".new"  is (T3_new_8_10=0b010 | T3_new_8_10=0b011) & OR2 & pktid=3 & analysed=1 { export OR2; } # p3
+NV_T3_new_8_10: OR1 ".new"  is (T3_new_8_10=0b100 | T3_new_8_10=0b101) & OR1 & pktid=3 & analysed=1 { export OR1; } # p3
+
+NV_T3_new_8_10: OR3 ".new"  is (T3_new_8_10=0b010 | T3_new_8_10=0b011) & OR3 & pktid=4 & analysed=1 { export OR3; } # p4
+NV_T3_new_8_10: OR2 ".new"  is (T3_new_8_10=0b100 | T3_new_8_10=0b101) & OR2 & pktid=4 & analysed=1 { export OR2; } # p4
+NV_T3_new_8_10: OR1 ".new"  is (T3_new_8_10=0b110 | T3_new_8_10=0b111) & OR1 & pktid=4 & analysed=1 { export OR1; } # p4
+
+NV_T3_0_2_new: "ILLEGAL 302 pkt:" pktid ", S3:" T3_0_2_new  is OR1 & pktid & T3_0_2_new { _unimpl_nv(); export OR1; }
+
+NV_T3_0_2_new: OR1 ".new"  is (T3_0_2_new=0b010 | T3_0_2_new=0b011) & OR1 & pktid=2 & analysed=1 { export OR1; } # p2
+
+NV_T3_0_2_new: OR2 ".new"  is (T3_0_2_new=0b010 | T3_0_2_new=0b011) & OR2 & pktid=3 & analysed=1 { export OR2; } # p3
+NV_T3_0_2_new: OR1 ".new"  is (T3_0_2_new=0b100 | T3_0_2_new=0b101) & OR1 & pktid=3 & analysed=1 { export OR1; } # p3
+
+NV_T3_0_2_new: OR3 ".new"  is (T3_0_2_new=0b010 | T3_0_2_new=0b011) & OR3 & pktid=4 & analysed=1 { export OR3; } # p4
+NV_T3_0_2_new: OR2 ".new"  is (T3_0_2_new=0b100 | T3_0_2_new=0b101) & OR2 & pktid=4 & analysed=1 { export OR2; } # p4
+NV_T3_0_2_new: OR1 ".new"  is (T3_0_2_new=0b110 | T3_0_2_new=0b111) & OR1 & pktid=4 & analysed=1 { export OR1; } # p4
+
+macro rotl32(out, a, b) {
+    local d:4 = b;
+    local n:4 = a;
+    local out1:4 = (n << d) | ( n >> (32 - d));
+    out = out1;
+}
+macro rotl64(out, a, b) {
+    local d:8 = b;
+    local n:8 = a;
+    local out1:8 = (n << d) | ( n >> (64 - d));
+    out = out1;
+}
+
+#TODO: use everywhere
+IS_NOT_EXT:"" is (hasext0=0 | immext0used=1) {}
+IS_EXT0:"" is hasext0=1 & immext0used=0 [immext0used=1; immext0everused=1;] {}
+IS_EXT1:"" is hasext0=1 & immext0used=1 & hasext1=1 [immext1used=1;] {}
+
+EXT_MEMOP_7_12u_0:imm_7_12u  is imm_7_12u & IS_NOT_EXT { export *[const]:4 imm_7_12u; }
+EXT_MEMOP_7_12u_0:u6  is imm_7_12u & IS_EXT0 & immext0 [ u6 = (immext0 | imm_7_12u); ] { export *[const]:4 u6; }
+EXT_MEMOP_7_12u_0:u6  is imm_7_12u & IS_EXT1 & immext1 [ u6 = (immext1 | imm_7_12u); ] { export *[const]:4 u6; }
+
+EXT_imm_7_12:imm_7_12  is imm_7_12 & IS_NOT_EXT { export *[const]:4 imm_7_12; }
+EXT_imm_7_12:u6  is imm_7_12 & IS_EXT0 & immext0 [ u6 = (immext0 | imm_7_12); ] { export *[const]:4 u6; }
+EXT_imm_7_12:u6  is imm_7_12 & IS_EXT1 & immext1 [ u6 = (immext1 | imm_7_12); ] { export *[const]:4 u6; }
+
+NR_EXT_imm_5_12u:imm_5_12u  is imm_5_12u & IS_NOT_EXT { export *[const]:4 imm_5_12u; }
+BR_EXT_imm_5_12u:imm_5_12u  is imm_5_12u { export *[const]:4 imm_5_12u; }
+
+NR_EXT_imm_5_12u:val       is imm_5_10u & IS_EXT0 & immext0 [ val = immext0 | imm_5_10u; immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_imm_5_12u:v is immext0pos=pktid & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_imm_5_12u:val       is imm_5_10u & IS_EXT1 & immext1 [ val = immext1 | imm_5_10u; immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_imm_5_12u:v is immext1pos=pktid & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+# imm_5_12
+EXT_imm_5_12:imm_5_12 is imm_5_12 & IS_NOT_EXT { export *[const]:4 imm_5_12; }
+BR_EXT_imm_5_12:imm_5_12 is imm_5_12 { export *[const]:4 imm_5_12; }
+
+EXT_imm_5_12:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; immext0pos=pktid; ]  { export *[const]:4 v; }
+BR_EXT_imm_5_12:v is immext0pos=pktid & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+
+EXT_imm_5_12:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; immext1pos=pktid; ]  { export *[const]:4 v; }
+BR_EXT_imm_5_12:v is immext1pos=pktid & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+
+
+EXT_imm_5_11u:imm_5_11u  is imm_5_11u & (hasext0=0 | immext0used=1) { export *[const]:4 imm_5_11u; }
+EXT_imm_5_11u:val        is imm_5_11u & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ val = immext0 | imm_5_10u; immext0used=1;immext0everused=1;] { export *[const]:4 val; }
+EXT_imm_5_11u:val        is imm_5_11u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_10u [ val = immext1 | imm_5_10u; immext1used=1;] { export *[const]:4 val; }
+
+NR_EXT_imm_5_10u:imm_5_10u  is imm_5_10u & (hasext0=0 | immext0used=1) { export *[const]:4 imm_5_10u; }
+BR_EXT_imm_5_10u:imm_5_10u  is imm_5_10u                                                           { export *[const]:4 imm_5_10u; }
+
+NR_EXT_imm_5_10u:val        is imm_5_10u & hasext0=1 & immext0used=0 & immext0  [ val = immext0 | imm_5_10u; immext0used=1;immext0everused=1;immext0pos=pktid;] { export *[const]:4 val; }
+BR_EXT_imm_5_10u:val        is imm_5_10u & immext0pos=pktid & immext0  [ val = immext0 | imm_5_10u;] { export *[const]:4 val; }
+
+NR_EXT_imm_5_10u:val        is imm_5_10u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 [ val = immext1 | imm_5_10u; immext1used=1;immext1pos=pktid;] { export *[const]:4 val; }
+BR_EXT_imm_5_10u:val        is imm_5_10u & immext1pos=pktid & immext1 [ val = immext1 | imm_5_10u;] { export *[const]:4 val; }
+
+EXT_imm_0_5u:imm_0_5u  is imm_0_5u & IS_NOT_EXT { export *[const]:4 imm_0_5u; }
+EXT_imm_0_5u:val       is imm_0_5u & IS_EXT0 & immext0 [ val = immext0 | imm_0_5u; ] { export *[const]:4 val; }
+EXT_imm_0_5u:val       is imm_0_5u & IS_EXT1 & immext1 [ val = immext1 | imm_0_5u; ] { export *[const]:4 val; }
+
+NR_EXT_imm_0_5u:imm_0_5u  is imm_0_5u & (hasext0=0 | immext0used=1) { export *[const]:4 imm_0_5u; }
+BR_EXT_imm_0_5u:imm_0_5u  is imm_0_5u                                                           { export *[const]:4 imm_0_5u; }
+
+NR_EXT_imm_0_5u:val       is imm_0_5u & hasext0=1 & immext0used=0 & immext0 [ val = immext0 | imm_0_5u; immext0used=1;immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_EXT_imm_0_5u:val       is imm_0_5u & immext0pos=pktid & immext0 [ val = immext0 | imm_0_5u; ] { export *[const]:4 val; }
+
+NR_EXT_imm_0_5u:val       is imm_0_5u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 [ val = immext1 | imm_0_5u; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_EXT_imm_0_5u:val       is imm_0_5u & immext1pos=pktid & immext1 [ val = immext1 | imm_0_5u; ] { export *[const]:4 val; }
+
+EXT_LD_S11_dword:s11  is imm_25_26 & imm_5_13u & (hasext0=0 | immext0used=1) [ s11 = ((imm_5_13u | (imm_25_26 << 9))<<3);] { export *[const]:4 s11; }
+EXT_LD_S11_dword:s11  is imm_25_26 & imm_5_13u & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ s11 = immext0 | imm_5_10u; immext0used=1;immext0everused=1; ] { export *[const]:4 s11; }
+EXT_LD_S11_dword:s11  is imm_25_26 & imm_5_13u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_10u [ s11 = immext1 | imm_5_10u; immext1used=1; ] { export *[const]:4 s11; }
+
+EXT_LD_S11_hword:s11  is imm_25_26 & imm_5_13u & (hasext0=0 | immext0used=1) [ s11 = ((imm_5_13u | (imm_25_26 << 9))<<1);] { export *[const]:4 s11; }
+EXT_LD_S11_hword:s11  is imm_25_26 & imm_5_13u & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ s11 = immext0 | imm_5_10u; immext0used=1;immext0everused=1; ] { export *[const]:4 s11; }
+EXT_LD_S11_hword:s11  is imm_25_26 & imm_5_13u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_10u [ s11 = immext1 | imm_5_10u; immext1used=1; ] { export *[const]:4 s11; }
+
+EXT_LD_U6:val  is imm_25_26 & (hasext0=0 | immext0used=1) & imm_8_11u & imm_5_6u [ val = imm_5_6u | (imm_8_11u << 2);] { export *[const]:4 val; }
+EXT_LD_U6:val  is imm_25_26 & hasext0=1 & immext0used=0 & immext0 & imm_5_6u & imm_8_11u [val = (imm_5_6u | (imm_8_11u << 2)) | immext0; immext0used=1;immext0everused=1;] { export *[const]:4 val; }
+EXT_LD_U6:val  is imm_25_26 & imm_8_11u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_6u [val = (imm_5_6u | (imm_8_11u << 2)) | immext1; immext1used=1;] { export *[const]:4 val; }
+
+@include "alu32_alu.sinc"
+@include "alu32_perm.sinc"
+@include "alu32_pred.sinc"
+@include "cr.sinc"
+@include "jr.sinc"
+@include "j.sinc"
+
+define pcodeop circ_add;
+define pcodeop brev;
+
+@include "ld.sinc"
+@include "memop.sinc"
+@include "nv.sinc"
+@include "st.sinc"
+@include "system_guest.sinc"
+@include "system_monitor.sinc"
+@include "system_user.sinc"
+
+
+# XTYPE - pain starts here
+@include "xtype_alu.sinc"
+@include "xtype_bit.sinc"
+@include "xtype_complex.sinc"
+@include "xtype_fp.sinc"
+@include "xtype_mpy.sinc"
+@include "xtype_perm.sinc"
+@include "xtype_pred.sinc"
+@include "xtype_shift.sinc"
+### ---- end of normal ops ----
+@include "duplex.sinc"
+
+@include "hvx.sinc"
+
+
+
+macro prelude() {
+
+    # TODO: this is a readonly value
+    PC = inst_start;
+
+    #TODO: this is a HORRIFIC hack
+    # when a predicate is set to true it should be = 0xFF but ghidra can't recognise that a condition is constant if the true condition isn't either 1 or a power of 2?????
+    # When ghidra works, remove this and replace with constant FF everywhere
+    PTRUE = 1;
+
+    # Copy all gprs to cached registers
+    # No, we can't collapse this down to a single large register covering the space, or Ghidra will try and use that register in places
+    P0c = P0;
+    P1c = P1;
+    P2c = P2;
+    P3c = P3;
+
+    r0c = r0;
+    r1c = r1;
+    r2c = r2;
+    r3c = r3;
+    r4c = r4;
+    r5c = r5;
+    r6c = r6;
+    r7c = r7;
+    r8c = r8;
+    r9c = r9;
+    r10c = r10;
+    r11c = r11;
+    r12c = r12;
+    r13c = r13;
+    r14c = r14;
+    r15c = r15;
+    r16c = r16;
+    r17c = r17;
+    r18c = r18;
+    r19c = r19;
+    r20c = r20;
+    r21c = r21;
+    r22c = r22;
+    r23c = r23;
+    r24c = r24;
+    r25c = r25;
+    r26c = r26;
+    r27c = r27;
+    r28c = r28;
+    SPc = SP;
+    FPc = FP;
+    LRc = LR;
+}
+
+define pcodeop missing_ext0;
+define pcodeop missing_ext1;
+
+terminator:""  is epsilon                                                         { }
+terminator:""  is hasext0=1 & immext0used=1 & hasext1=1 & immext1used=0 { missing_ext1(); }
+terminator:""  is hasext0=1 & immext0everused=0                         { missing_ext0(); }
+terminator:""  is hasext0=1 & immext0used=1                             { }
+terminator:""  is hasext0=1 & immext0used=1 & hasext1=1 & immext1used=1 { }
+
+# Fallback for branch mode
+slotB:"" is epsilon {}
+
+# Note: don't set packet id, we hit the immediate ctors of the branches directly after the normal slice
+build_branches:""  is (parse=0b01 | parse=0b10 | parse=0b11) & slotB { build slotB; }
+build_branches:""  is parse=0b00 & duplex [mode=1100; ]                           { build duplex; }
+
+
+build_branches_1:""  is build_branches { build build_branches; }
+build_branches_2:""  is build_branches { build build_branches; }
+build_branches_3:""  is build_branches { build build_branches; }
+build_branches_4:""  is build_branches { build build_branches; }
+
+# fallback from nv input
+slotNV:                      is epsilon { }
+
+build_nv_input:  is parse=0b00 & duplex [mode=200;] { build duplex; }
+build_nv_input:  is (parse=0b01 | parse=0b10 | parse=0b11) & slotNV { build slotNV; }
+
+build_nv_input_1:  is build_nv_input { build build_nv_input; }
+build_nv_input_2:  is build_nv_input { build build_nv_input; }
+build_nv_input_3:  is build_nv_input { build build_nv_input; }
+build_nv_input_4:  is build_nv_input { build build_nv_input; }
+
+slot0: slot                   is slot &  (parse=0b01 | parse=0b10) & iclass [mode=0; pktid=1;] { build slot; }
+slot1: slot                   is slot &  (parse=0b01 | parse=0b10) & iclass [mode=0; pktid=pktid+1;] { build slot; }
+slot2: slot                   is slot &  (parse=0b01 | parse=0b10) & iclass [mode=0; pktid=pktid+1;] { build slot; }
+
+slotX: slot    is slot & parse=0b11 [mode=0; pktid=pktid+1;]   { build slot; }
+slotX: duplex  is duplex & parse=0b00 [mode=0; pktid=pktid+1;] { build duplex; }
+
+macro endloop0() {
+    if(LC0 <= 1) goto <endl0>;
+    LC0 = LC0 - 1;
+    goto [SA0];
+    <endl0>
+}
+macro endloop1() {
+    if(LC1 <= 1) goto <endl1>;
+    LC1 = LC1 - 1;
+    goto [SA1];
+    <endl1>
+}
+
+# 2 ins packets
+:{ slot0 slotX "}:endloop0"           is slot0 & parse=0b10 & build_branches_1 & build_nv_input_1; slotX & build_branches_2 & build_nv_input_2 & terminator [mode=0; pktid=0;] {
+    prelude();
+    build slot0;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+
+    build build_branches_1;
+    build build_branches_2;
+
+    endloop0();
+
+    build terminator;
+}
+   :{ slot0 slotX }                      is slot0 & parse=0b01 & build_branches_1 & build_nv_input_1; slotX & build_branches_2 & build_nv_input_2 & terminator [mode=0;pktid=0;] {
+
+    prelude();
+    build slot0;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+
+    build build_branches_1;
+    build build_branches_2;
+
+    build terminator;
+}
+
+
+# 3 ins packet
+
+
+   :{ slot0 slot1 slotX }                is slot0 & build_branches_1 & build_nv_input_1 & parse=0b01;slot1 & build_branches_2 & build_nv_input_2 & (parse=0b00 | parse=0b01 | parse=0b11);slotX & build_branches_3 & build_nv_input_3 & terminator[mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+
+    build terminator;
+}
+
+
+
+
+   :{ slot0 slot1 slotX "}:endloop0"     is slot0 & build_branches_1 & build_nv_input_1 & parse=0b10 ; slot1 & build_branches_2 & build_nv_input_2 & parse=0b01 ; slotX & build_branches_3 & build_nv_input_3 & terminator[mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+
+    endloop0();
+
+    build terminator;
+}
+
+
+
+   :{ slot0 slot1 slotX "}:endloop1"     is slot0 & build_branches_1 & build_nv_input_1 & parse=0b01 ; slot1 & build_branches_2 & build_nv_input_2 & parse=0b10 ; slotX & build_branches_3 & build_nv_input_3 & terminator[mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+
+    endloop1();
+
+    build terminator;
+}
+   :{ slot0 slot1 slotX "}:endloop0:endloop1"  is slot0 & build_branches_1 & build_nv_input_1 & parse=0b10 ; slot1 & build_branches_2 & build_nv_input_2 & parse=0b10 ; slotX & build_branches_3 & build_nv_input_3 & terminator[mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+
+    endloop0();
+    endloop1();
+
+    build terminator;
+}
+   # 4 ins packets
+
+
+   :{ slot0 slot1 slot2 slotX }          is slot0 & build_branches_1 & build_nv_input_1 & parse=0b01;slot1 & build_branches_2 & build_nv_input_2 & (parse=0b00 | parse=0b01 | parse=0b11);slot2 & build_branches_3 & build_nv_input_3 ; slotX &  build_branches_4 & build_nv_input_4 & terminator [mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slot2;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+    build build_nv_input_4;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+    build build_branches_4;
+
+    build terminator;
+}
+
+   :{ slot0 slot1 slot2 slotX "}:endloop0"  is slot0 & build_branches_1 & build_nv_input_1 & parse=0b10 ; slot1 & build_branches_2 & build_nv_input_2 & parse=0b01 ; slot2 & build_branches_3 & build_nv_input_3 ; slotX &  build_branches_4 & build_nv_input_4 & terminator[mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slot2;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+    build build_nv_input_4;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+    build build_branches_4;
+
+    endloop0();
+
+    build terminator;
+}
+   :{ slot0 slot1 slot2 slotX "}:endloop1"  is slot0 & build_branches_1 & build_nv_input_1 & parse=0b01 ; slot1 & build_branches_2 & build_nv_input_2 & parse=0b10;slot2 & build_branches_3 & build_nv_input_3 ; slotX &  build_branches_4 & build_nv_input_4 & terminator [mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slot2;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+    build build_nv_input_4;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+    build build_branches_4;
+
+    endloop1();
+
+    build terminator;
+}
+   :{ slot0 slot1 slot2 slotX "}:endloop0:endloop1"  is slot0 & build_branches_1 & build_nv_input_1 & parse=0b10 ; slot1 & build_branches_2 & build_nv_input_2 & parse=0b10;slot2 & build_branches_3 & build_nv_input_3 ; slotX &  build_branches_4 & build_nv_input_4 & terminator [mode=0;pktid=0;] {
+    prelude();
+    build slot0;
+    build slot1;
+    build slot2;
+    build slotX;
+
+    build build_nv_input_1;
+    build build_nv_input_2;
+    build build_nv_input_3;
+    build build_nv_input_4;
+
+    build build_branches_1;
+    build build_branches_2;
+    build build_branches_3;
+    build build_branches_4;
+
+    endloop0();
+    endloop1();
+
+    build terminator;
+}
+
+    # 1 instruction packet
+   :{ slotX }                            is slotX & mode=0 & build_branches & build_nv_input_1 & terminator [mode=0;pktid=0;] {
+    prelude();
+    build slotX;
+
+    build build_nv_input_1;
+
+    build build_branches;
+
+    build terminator;
+}
+
+# TODO: endloop lpcfg
+immext_marker0:""  is imm_0_13u & imm_16_27 [immext0 = ((imm_0_13u) | (imm_16_27 << 14)) << 6;] { }
+immext_marker1:""  is imm_0_13u & imm_16_27 [immext1 = ((imm_0_13u) | (imm_16_27 << 14)) << 6;] { }
+
+slot:"immext0(" immext0 ")"  is iclass=0b0000 & imm_16_27 & imm_0_13u & hasext0=0 & (parse=0b00 | parse=0b01 | parse=0b10) & immext_marker0 & immext0 [hasext0=1; pktid=pktid-1;] { build immext_marker0; }
+slot:"immext1(" immext1 ")"  is iclass=0b0000 & imm_16_27 & imm_0_13u & hasext0=1 & immext_marker1 & immext1 [ hasext1=1;pktid=pktid-1; ] { build immext_marker1; }
diff --git a/Ghidra/Processors/Hexagon/data/languages/hvx.sinc b/Ghidra/Processors/Hexagon/data/languages/hvx.sinc
new file mode 100644
index 0000000000..643958f39f
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/hvx.sinc
@@ -0,0 +1,520 @@
+
+
+define register offset=0x9000 size=1 [ Q0 Q1 Q2 Q3 ];
+attach variables [ Qv4 Qt4 Qs4 Qd4 Qx4 ] [ Q0 Q1 Q2 Q3 ];
+
+define pcodeop _vstub;
+
+# HVX/ALL-COMPUTE-RESOURCE
+
+# histogram
+define pcodeop vhist;
+
+with slot: iclass=0b001 {
+    :"vhist" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_19_20=0 & imm_16_18=0b000 & imm_13=1 & imm_12=0 & imm_9_11=0b000 & imm_8=0 & imm_5_7=0b100 & imm_0_4=0 {
+        vhist();
+    }
+    :"vhist" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b010 & imm_13=1 & imm_11_12=0 & imm_9_10=0b000 & imm_8=0 & imm_5_7=0b100 & imm_0_4=0 {
+        vhist(Qv4);
+    }
+}
+
+# weighted histogram
+define pcodeop vwhist256;
+define pcodeop vwhist256_sat;
+define pcodeop vwhist128;
+
+with slot: iclass=0b0001 {
+   :"vwhist256" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_19_20=0 & imm_16_18=0b000 & imm_13=1 & imm_12=0 & imm_5_11=0b0010100 & imm_0_4=0 {
+        vwhist256();
+   }
+
+   :"vwhist256:sat" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_19_20=0 & imm_16_18=0b000 & imm_13=1 & imm_12=0 & imm_5_11=0b0011100 & imm_0_4=0 {
+        vwhist256_sat();
+   }
+
+   :"vwhist128" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_19_20=0 & imm_16_18=0b000 & imm_13=1 & imm_12=0 & imm_9_11=0b010 & imm_8=0 & imm_5_7=0b100 & imm_0_4=0 {
+        vwhist128();
+   }
+
+   :"vwhist128(" imm_8 ")" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_19_20=0 & imm_16_18=0b000 & imm_13=1 & imm_12=0 & imm_9_11=0b011 & imm_8 & imm_5_7=0b100 & imm_0_4=0 {
+        vwhist128(imm_8:1);
+   }
+
+   :"vwhist256(" Qv4 ")" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b010 & imm_13=1 & imm_11_12=0 & imm_5_11=0b010100 & imm_0_4=0 {
+        vwhist256(Qv4);
+   }
+
+   :"vwhist256(" Qv4 "):sat" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b010 & imm_13=1 & imm_11_12=0 & imm_5_11=0b011100 & imm_0_4=0 {
+        vwhist256(Qv4);
+   }
+
+   :"vwhist128(" Qv4 ")" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b010 & imm_13=1 & imm_11_12=0 & imm_9_10=0b10 & imm_8=0 & imm_5_7=0b100 & imm_0_4=0 {
+        vwhist128(Qv4);
+   }
+
+   :"vwhist128(" Qv4 "," imm_8 ")" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b010 & imm_13=1 & imm_11_12=0 & imm_9_10=0b11 & imm_8 & imm_5_7=0b100 & imm_0_4=0 {
+        vwhist128(Qv4, imm_8:1);
+   }
+}
+
+# HVX/ALL-DOUBLE-RESOURCE
+
+# predicate ops
+with slot: iclass=0b0001 {
+   :Qd4 "= and(" Qs4 "," Qt4 ")" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000000 & Qd4 {
+    Qd4 = Qs4 & Qt4;
+   }
+
+   :Qd4 "= or(" Qs4 "," Qt4 ")" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000001 & Qd4 {
+    Qd4 = Qs4 | Qt4;
+   }
+
+   :Qd4 "= xor(" Qs4 "," Qt4 ")" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000011 & Qd4 {
+    Qd4 = Qs4 ^ Qt4;
+   }
+
+   :Qd4 "= or(" Qs4 ",!" Qt4 ")" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000100 & Qd4 {
+    Qd4 = Qs4 | (~Qt4);
+   }
+
+   :Qd4 "= and(" Qs4 ",!" Qt4 ")" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000101 & Qd4 {
+    Qd4 = Qs4 | (~Qt4);
+   }
+
+   :Qd4 ".b = vshuffle(" Qs4 ".h, " Qt4 ".h)" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000110 & Qd4 {
+    _vstub();
+   }
+
+   :Qd4 ".w = vshuffle(" Qs4 ".w, " Qt4 ".w)" is imm_24_27=0b1110 & Qt4 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000111 & Qd4 {
+    _vstub();
+   }
+}
+
+# combine
+with slot: iclass=0b0001 {
+    :"if (!" S2_5_6 ") " VD5_pair "=vcombine(" VT5 "," VS5 ")" is imm_21_27=0b1010010 & VS5 & imm_13=0 & VT5 & imm_7=0 & S2_5_6 & VD5_pair {
+        _vstub();
+    }
+
+    :"if (" S2_5_6 ") " VD5_pair "=vcombine(" VT5 "," VS5 ")" is imm_21_27=0b1010011 & VS5 & imm_13=0 & VT5 & imm_7=0 & S2_5_6 & VD5_pair {
+        _vstub();
+    }
+
+    :VD5_pair "=vcombine(" VT5 "," VS5 ")" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b111 & VD5_pair {
+        _vstub();
+    }
+}
+
+# in-lane shuffle
+with slot: iclass=0b0001 {
+    :VD5_pair ".h =vshuffoe(" VT5 ".h," VS5 ".h)" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5_pair {
+        _vstub();
+    }
+
+    :VD5_pair ".b =vshuffoe(" VT5 ".b," VS5 ".b)" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5_pair {
+        _vstub();
+    }
+}
+
+# swap
+with slot: iclass=0b0001 {
+    :VD5_pair " =vswap(" Qt4 "," VT5 "," VS5 ".h)" is imm_21_27=0b1110101 & VS5 & imm_13=1 & VT5 & imm_7=0 & Qt4 & VD5_pair {
+        _vstub();
+    }
+}
+
+# sign / zero ext
+with slot: iclass=0b0001 {
+    :VD5_pair ".uh = vzxt(" VT5 ".ub)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b10 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".uw = vzxt(" VT5 ".uh)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b10 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".h = vzxt(" VT5 ".b)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b10 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".w = vzxt(" VT5 ".h)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b10 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5_pair {
+        _vstub();
+    }
+}
+
+# arithmetic
+
+with slot: iclass=0b0001 {
+    :VD5_pair ".b = vadd(" VT5_pair ".b," VS5_pair ".b)" is imm_21_27=0b1100011 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b100 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".h = vadd(" VT5_pair ".h," VS5_pair ".h)" is imm_21_27=0b1100011 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b101 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".w = vadd(" VT5_pair ".w," VS5_pair ".w)" is imm_21_27=0b1100011 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b110 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".ub = vadd(" VT5_pair ".ub," VS5_pair ".ub):sat" is imm_21_27=0b1100011 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b111 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".uh = vadd(" VT5_pair ".uh," VS5_pair ".uh):sat" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b000 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".h = vadd(" VT5_pair ".h," VS5_pair ".h):sat" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b001 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".w = vadd(" VT5_pair ".w," VS5_pair ".w):sat" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b010 & VD5_pair {
+        _vstub();
+    }
+
+    :VD5_pair ".b = vsub(" VT5_pair ".b," VS5_pair ".b)" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b011 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".h = vsub(" VT5_pair ".h," VS5_pair ".h)" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b100 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".w = vsub(" VT5_pair ".w," VS5_pair ".w)" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b101 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".ub = vsub(" VT5_pair ".ub," VS5_pair ".ub):sat" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b110 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".uh = vsub(" VT5_pair ".uh," VS5_pair ".uh):sat" is imm_21_27=0b1100100 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b111 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".h = vsub(" VT5_pair ".h," VS5_pair ".h):sat" is imm_21_27=0b1100101 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b000 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".w = vsub(" VT5_pair ".w," VS5_pair ".w):sat" is imm_21_27=0b1100101 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b001 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".b = vadd(" VT5_pair ".b," VS5_pair ".b):sat" is imm_21_27=0b1110101 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b000 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".b = vsub(" VT5_pair ".b," VS5_pair ".b):sat" is imm_21_27=0b1110101 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b001 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".uw = vadd(" VT5_pair ".uw," VS5_pair ".uw):sat" is imm_21_27=0b1110101 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b010 & VD5_pair {
+        _vstub();
+    }
+    :VD5_pair ".uw = vsub(" VT5_pair ".uw," VS5_pair ".uw):sat" is imm_21_27=0b1110101 & VS5_pair & imm_13=0 & VT5_pair & imm_5_7=0b011 & VD5_pair {
+        _vstub();
+    }
+}
+
+# HVX/ALU-RESOURCE
+
+# predicate ops
+
+with slot: iclass=0b0001 {
+    :Qd4 "= not(" Qs4 ")" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b11 & imm_13=0 & imm_10_12=0 & Qs4 & imm_2_7=0b000010 & Qd4 {
+        _vstub();
+    }
+}
+
+# byte cond vector assign
+with slot: iclass=0b0001 {
+    :Qd4 "= vand(" Qv4 "," VT5 ")" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b011 & imm_13=1 & VT5 & imm_5_7=0b000 &  Qd4 {
+        _vstub();
+    }
+    :Qd4 "= vand(!" Qv4 "," VT5 ")" is imm_24_27=0b1110 & Qv4 & imm_21=0 & imm_19_20=0 & imm_16_18=0b011 & imm_13=1 & VT5 & imm_5_7=0b001 &  Qd4 {
+        _vstub();
+    }
+}
+
+# min / max
+with slot: iclass=0b0001 {
+    :VD5 ".ub = vmin(" VT5 ".ub," VS5 ".ub)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uh = vmin(" VT5 ".uh," VS5 ".uh)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vmin(" VT5 ".h," VS5 ".h)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vmin(" VT5 ".w," VS5 ".w)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+    :VD5 ".ub = vmax(" VT5 ".ub," VS5 ".ub)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uh = vmax(" VT5 ".uh," VS5 ".uh)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vmax(" VT5 ".h," VS5 ".h)" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b111 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vmax(" VT5 ".w," VS5 ".w)" is imm_21_27=0b1111001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b000 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vmin(" VT5 ".b," VS5 ".b)" is imm_21_27=0b1111001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vmax(" VT5 ".b," VS5 ".b)" is imm_21_27=0b1111001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5 {
+        _vstub();
+    }
+
+    #TODO FLOATS HERE
+    :VD5 ".sf = vmax(" VT5 ".sf," VS5 ".sf)" is imm_21_27=0b1111110 & VS5 & imm_13=1 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".sf = vmin(" VT5 ".sf," VS5 ".sf)" is imm_21_27=0b1111110 & VS5 & imm_13=1 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".hf = vmin(" VT5 ".hf," VS5 ".hf)" is imm_21_27=0b1111110 & VS5 & imm_13=1 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+    :VD5 ".hf = vmax(" VT5 ".hf," VS5 ".hf)" is imm_21_27=0b1111110 & VS5 & imm_13=1 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+}
+
+# abs
+with slot: iclass=0b0001 {
+    :VD5 ".h = vabs(" VT5 ".h)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b00 & imm_13=0 & VT5 & imm_5_7=0b000 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vabs(" VT5 ".h):sat" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b00 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vabs(" VT5 ".w)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b00 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vabs(" VT5 ".w):sat" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b00 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vabs(" VT5 ".b)" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b01 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vabs(" VT5 ".b):sat" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b01 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5 {
+        _vstub();
+    }
+}
+
+# abs
+with slot: iclass=0b0001 {
+    :VD5 ".w = vadd(" VT5 ".w," VS5".w)" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b000 & VD5 {
+        _vstub();
+    }
+    :VD5 ".ub = vadd(" VT5 ".ub," VS5".ub):sat" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uh = vadd(" VT5 ".uh," VS5".uh):sat" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vadd(" VT5 ".h," VS5".h):sat" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vadd(" VT5 ".w," VS5".w):sat" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vsub(" VT5 ".b," VS5".b)" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vsub(" VT5 ".h," VS5".h)" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vsub(" VT5 ".w," VS5".w)" is imm_21_27=0b1100010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b111 & VD5 {
+        _vstub();
+    }
+    :VD5 ".ub = vsub(" VT5 ".ub," VS5".ub):sat" is imm_21_27=0b1100011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b000 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uh = vsub(" VT5 ".uh," VS5".uh):sat" is imm_21_27=0b1100011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vsub(" VT5 ".h," VS5".h):sat" is imm_21_27=0b1100011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vsub(" VT5 ".w," VS5".w):sat" is imm_21_27=0b1100011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+
+    :VD5 ".w = vadd(" VT5 ".w," VS5".w," Qx4 "):carry" is imm_21_27=0b1100101 & VS5 & imm_13=1 & VT5 & imm_7=0 & Qx4 & VD5 {
+        _vstub();
+    }
+    :VD5 ".w = vsub(" VT5 ".w," VS5".w," Qx4 "):carry" is imm_21_27=0b1100101 & VS5 & imm_13=1 & VT5 & imm_7=1 & Qx4 & VD5 {
+        _vstub();
+    }
+
+    :VD5 ".ub = vadd(" VT5 ".ub," VS5".b):sat" is imm_21_27=0b1110101 & VS5 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+    :VD5 ".ub = vsub(" VT5 ".ub," VS5".b):sat" is imm_21_27=0b1110101 & VS5 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vadd(" VT5 ".b," VS5".b):sat" is imm_21_27=0b1111000 & VS5 & imm_13=0 & VT5 & imm_5_7=0b000 & VD5 {
+        _vstub();
+    }
+
+    :VD5 ".b = vsub(" VT5 ".b," VS5".b):sat" is imm_21_27=0b1111001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uw = vadd(" VT5 ".uw," VS5".uw):sat" is imm_21_27=0b1111011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vadd(" VT5 ".b," VS5".b)" is imm_21_27=0b1111101 & VS5 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vadd(" VT5 ".h," VS5".h)" is imm_21_27=0b1111101 & VS5 & imm_13=0 & VT5 & imm_5_7=0b111 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uw = vsub(" VT5 ".uw," VS5".uw):sat" is imm_21_27=0b1111110 & VS5 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+}
+
+# Logical ops
+with slot: iclass=0b0001 {
+    :VD5 "= vand(" VT5 "," VS5")" is imm_21_27=0b1100001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b101 & VD5 {
+        _vstub();
+    }
+    :VD5 "= vor(" VT5 "," VS5")" is imm_21_27=0b1100001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5 {
+        _vstub();
+    }
+    :VD5 "= vxor(" VT5 "," VS5")" is imm_21_27=0b1100001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b111 & VD5 {
+        _vstub();
+    }
+    :VD5 "= vnot(" VT5 ")" is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+}
+
+# copy
+with slot: iclass=0b0001 {
+    :"if (" U2_5_6 ") " VD5 "=" VT5 is imm_21_27=0b1010000 & imm_16_20=0 & imm_13=0 & VT5 & imm_7=0 & U2_5_6 & VD5 {
+        _vstub();
+    }
+    :"if (!" U2_5_6 ") " VD5 "=" VT5 is imm_21_27=0b1010001 & imm_16_20=0 & imm_13=0 & VT5 & imm_7=0 & U2_5_6 & VD5 {
+        _vstub();
+    }
+
+    :VD5 "=" VT5 is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_19_20=0 & imm_16_18=0b011 & imm_13=1 & VT5 & imm_5_7=0b111 & VD5 {
+        _vstub();
+    }
+}
+
+# temporary assignment
+with slot: iclass=0b0001 {
+    :VD5 ".tmp =" VT5 is imm_24_27=0b1110 & imm_22_23=0 & imm_21=0 & imm_18_20=0 & imm_16_17=0b01 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5 {
+        _vstub();
+    }
+    :VD5_pair ".tmp = vcombine(" VT5 "," VS5 ")" is imm_21_27=0b1110101 & VS5 & imm_13=0 & VT5 & imm_5_7=0b111 & VD5_pair {
+        _vstub();
+    }
+}
+
+# average
+#TODO
+
+# compare vector
+#TODO
+
+# cond accumulate
+#TODO
+
+# mux select
+with slot: iclass=0b0001 {
+    :VD5 "= vmux(" Qt4 "," VT5 "," VS5 ")" is imm_21_27=0b1110111 & VS5 & imm_13=1 & VT5 & imm_7=0 & Qt4 & VD5 {
+        _vstub();
+    }
+}
+
+# saturation
+with slot: iclass=0b0001 {
+    :VD5 ".w = vsatdw(" VT5 ".w," VS5 ".w)" is imm_21_27=0b1101100 & VS5 & imm_13=1 & VT5 & imm_5_7=0b111 & VD5 {
+        _vstub();
+    }
+    :VD5 ".uh = vsat(" VT5 ".uw," VS5 ".uw)" is imm_21_27=0b1111001 & VS5 & imm_13=0 & VT5 & imm_5_7=0b110 & VD5 {
+        _vstub();
+    }
+    :VD5 ".ub = vsat(" VT5 ".h," VS5 ".h)" is imm_21_27=0b1111011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vsat(" VT5 ".w," VS5 ".w)" is imm_21_27=0b1111011 & VS5 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+}
+
+# in lane shuffle
+with slot: iclass=0b0001 {
+    :VD5 ".b = vshuffe(" VT5 ".b," VS5 ".b)" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b001 & VD5 {
+        _vstub();
+    }
+    :VD5 ".b = vshuffo(" VT5 ".b," VS5 ".b)" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b010 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vshuffe(" VT5 ".h," VS5 ".h)" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b011 & VD5 {
+        _vstub();
+    }
+    :VD5 ".h = vshuffo(" VT5 ".h," VS5 ".h)" is imm_21_27=0b1111010 & VS5 & imm_13=0 & VT5 & imm_5_7=0b100 & VD5 {
+        _vstub();
+    }
+}
+
+
+# HVX/DEBUG
+# extract vector element
+with slot: iclass=0b1001 {
+    :D5 " = vextract(" VT5 "," S5")" is imm_21_27=0b0010000 & S5 & imm_13=0 & VT5 & imm_5_7=0b001 & D5 {
+        _vstub();
+    }
+}
+
+# HVX/GATHER
+# vector gather
+with slot: iclass=0b0010 {
+    :"vtmp.w = vgather(" S5 "," imm_13u "," VD5 ".w).w" is imm_21_27=0b1111000 & S5 & imm_13u & imm_11_12=0 & imm_8_10=0b000 & imm_5_7=0 & VD5 {
+        _vstub();
+    }
+    :"vtmp.h = vgather(" S5 "," imm_13u "," VD5 ".h).h" is imm_21_27=0b1111000 & S5 & imm_13u & imm_11_12=0 & imm_8_10=0b001 & imm_5_7=0 & VD5 {
+        _vstub();
+    }
+
+    :"if("Qs4") vtmp.w = vgather(" S5 "," imm_13u "," VD5 ".w).w" is imm_21_27=0b1111000 & S5 & imm_13u & imm_11_12=0 & imm_8_10=0b100 & imm_7=0 & Qs4 & VD5 {
+        _vstub();
+    }
+    :"if("Qs4") vtmp.h = vgather(" S5 "," imm_13u "," VD5 ".h).h" is imm_21_27=0b1111000 & S5 & imm_13u & imm_11_12=0 & imm_8_10=0b101 & imm_7=0 & Qs4 & VD5 {
+        _vstub();
+    }
+}
+
+# HVX/GATHER DOUBLE RESOURCE
+# vector gather
+with slot: iclass=0b0010 {
+    :"vtmp.h = vgather(" S5 "," imm_13u "," VD5_pair ".h).h" is imm_21_27=0b1111000 & S5 & imm_13u & imm_11_12=0 & imm_8_10=0b010 & imm_5_7=0 & VD5_pair {
+        _vstub();
+    }
+
+    :"if("Qs4") vtmp.h = vgather(" S5 "," imm_13u "," VD5_pair ".w).h" is imm_21_27=0b1111000 & S5 & imm_13u & imm_11_12=0 & imm_8_10=0b110 & imm_7=0 & Qs4 & VD5_pair {
+        _vstub();
+    }
+}
+
+# HVX/LOAD
+#TODO
+
+# load aligned
+# load immediate use
+# load temporary immediate use
+# load unaligned
+
+# HVX/MPY DOUBLE RESOURCE
+#TODO
+
+# HVX/MPY RESOURCE
+#TODO
+
+# HVX/PERMUTE RESOURCE
+#TODO
+
+# HVX/PERMUTE SHIFT RESOURCE
+#TODO
+
+# HVX/HVX SCATTER DOUBLE RESOURCE
+#TODO
+
+# HVX/HVX SHIFT RESOURCE
+#TODO
+
+# HVX/MPY STORE
+#TODO
diff --git a/Ghidra/Processors/Hexagon/data/languages/j.sinc b/Ghidra/Processors/Hexagon/data/languages/j.sinc
new file mode 100644
index 0000000000..7b1e151a2c
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/j.sinc
@@ -0,0 +1,1133 @@
+#J
+
+NR_Call_R152: v is imm_22_23 & imm_16_20u & imm_13u & imm_1_7u & (hasext0=0 | immext0used=1) [v = inst_start + (((imm_22_23 << 13) | (imm_16_20u << 8)| (imm_13u << 7) | (imm_1_7u)) << 2);] { export *[ram]:4 v;}
+BR_Call_R152: v is imm_22_23 & imm_16_20u & imm_13u & imm_1_7u [v = inst_start + (((imm_22_23 << 13) | (imm_16_20u << 8)| (imm_13u << 7) | (imm_1_7u)) << 2);] { export *[ram]:4 v;}
+
+NR_Call_R152: v is hasext0=1 & immext0used=0 & immext0 & imm_1_6u [v = inst_start + (imm_1_6u | immext0); immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[ram]:4 v; }
+BR_Call_R152: v is immext0pos=pktid & immext0 & imm_1_6u [v = inst_start + (imm_1_6u | immext0); ] { export *[ram]:4 v; }
+
+NR_Call_R152: v is hasext0=1 & immext0used=1 & hasext1=1 & immext1 & imm_1_6u [v = inst_start + (imm_1_6u | immext1); immext1used=1; immext1pos=pktid;] { export *[ram]:4 v; }
+BR_Call_R152: v is immext1pos=pktid & immext1 & imm_1_6u [v = inst_start + (imm_1_6u | immext1); ] { export *[ram]:4 v; }
+
+
+NR_Call_V: v is imm_1_13u & imm_16_24 & (hasext0=0 | immext0used=1)  [v = inst_start + (((imm_1_13u) | (imm_16_24 << 13)) << 2) ;] { export *[ram]:4 v;}
+BR_Call_V: v is imm_1_13u & imm_16_24 [v = inst_start + (((imm_1_13u) | (imm_16_24 << 13)) << 2); ] { export *[ram]:4 v;}
+
+NR_Call_V: v is hasext0=1 & immext0used=0 & immext0 & imm_1_6u  [v = inst_start + (imm_1_6u | immext0); immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[ram]:4 v;}
+BR_Call_V: v is immext0pos=pktid & immext0 & imm_1_6u  [v = inst_start + (imm_1_6u | immext0); ] { export *[ram]:4 v;}
+
+NR_Call_V: v is hasext0=1 & immext0used=1 & hasext1=1 & immext1 & imm_1_6u  [v = inst_start + (imm_1_6u | immext1); immext1used=1; immext1pos=pktid;] { export *[ram]:4 v;}
+BR_Call_V: v is immext1pos=pktid & immext1 & imm_1_6u  [v = inst_start + (imm_1_6u | immext1); ] { export *[ram]:4 v;}
+
+#J:Call subroutine
+with slot: iclass=0b0101  {
+     :^"call" NR_Call_V is imm_25_27=0b101 & imm_0=0 & NR_Call_V {}
+
+     :"if ("U2") call "NR_Call_R152 is imm_24_27=0b1101 & imm_21=0 & NR_Call_R152 & imm_12=0 & imm_11=0 & imm_10=0 & U2 & imm_0=0 {}
+
+     :"if (!"U2") call "NR_Call_R152 is imm_24_27=0b1101 & imm_21=1 & NR_Call_R152 & imm_12=0 & imm_11=0 & imm_10=0 & U2 & imm_0=0 {}
+ }
+ with slotB: iclass=0b0101 {
+     :^"call" BR_Call_V is imm_25_27=0b101 & imm_16_24 & imm_1_13u & imm_0=0 & BR_Call_V {
+        LR = inst_next;
+        call BR_Call_V;
+     }
+
+     :"if ("U2") call "BR_Call_R152 is imm_24_27=0b1101 & imm_21=0 & BR_Call_R152 & imm_12=0 & imm_11=0 & imm_10=0 & U2 & U2i & imm_0=0 {
+         if(U2i == 0) goto <end>;
+        LR = inst_next;
+        call BR_Call_R152;
+        <end>
+     }
+
+     :"if (!"U2") call "BR_Call_R152 is imm_24_27=0b1101 & imm_21=1 & BR_Call_R152 & imm_12=0 & imm_11=0 & imm_10=0 & U2 & U2i & imm_0=0 {
+         if(U2i != 0) goto <end>;
+        LR = inst_next;
+        call BR_Call_R152;
+        <end>
+     }
+ }
+
+NR_CJ_R9:r9 is  imm_20_21 & imm_1_7u & (hasext0=0 | immext0used=1) [ r9 = inst_start+((imm_1_7u | (imm_20_21 << 7))<<2);] {export *[ram]:4 r9;}
+BR_CJ_R9:r9 is  imm_20_21 & imm_1_7u [ r9 = inst_start+((imm_1_7u | (imm_20_21 << 7))<<2);] {export *[ram]:4 r9;}
+NR_CJ_R9:r9 is  imm_20_21 & imm_1_7u & hasext0=1 & immext0used=0 & immext0 & imm_1_6u [ r9 = inst_start+(imm_1_6u | immext0); immext0used=1; immext0everused=1; immext0pos=pktid;] {export *[ram]:4 r9;}
+BR_CJ_R9:r9 is  imm_20_21 & imm_1_7u & immext0pos=pktid & immext0 & imm_1_6u [ r9 = inst_start+(imm_1_6u | immext0); immext0used=1; immext0everused=1; ] {export *[ram]:4 r9;}
+NR_CJ_R9:r9 is  imm_20_21 & imm_1_7u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 & imm_1_6u [ r9 = inst_start+(imm_1_6u | immext1); immext1used=1; immext1pos=pktid;] {export *[ram]:4 r9;}
+BR_CJ_R9:r9 is  imm_20_21 & imm_1_7u & immext1pos=pktid & immext1 & imm_1_6u [ r9 = inst_start+(imm_1_6u | immext1); immext1used=1; ] {export *[ram]:4 r9;}
+
+#J:Compare and jump
+ with slot: iclass=0b0001  {
+
+
+     :"p0=cmp.eq("S4",#-1); if (p0.new) jump:nt "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt("S4",#-1); if (p0.new) jump:nt "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.tstbit("S4",#0); if (p0.new) jump:nt "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+        local tmp:4 = S4i & 1;
+        if(tmp == 0) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+
+     :"p0=cmp.eq("S4",#-1); if (p0.new) jump:t "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt("S4",#-1); if (p0.new) jump:t "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+
+     :"p0=cmp.tstbit("S4",#0); if (p0.new) jump:t "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+        local tmp:4 = S4i & 1;
+        if(tmp == 0) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+
+     :"p0=cmp.eq("S4",#-1); if (!p0.new) jump:nt "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt("S4",#-1); if (!p0.new) jump:nt "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.tstbit("S4",#0); if (!p0.new) jump:nt "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+        local tmp:4 = S4i & 1;
+        if(tmp != 0) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+
+#np
+     :"p0=cmp.eq("S4",#-1); if (!p0.new) jump:t "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt("S4",#-1); if (!p0.new) jump:t "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0=cmp.tstbit("S4",#0); if (!p0.new) jump:t "NR_CJ_R9 is NR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+        local tmp:4 = S4i & 1;
+        if(tmp != 0) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+
+      :"P0.new=cmp.eq("S4"," imm_8_12u"); if (P0.new) jump:nt "NR_CJ_R9 is imm_27=0 & imm_22_26=0b00000 & S4 & S4i & imm_13=0 & imm_8_12u & imm_0=0 & NR_CJ_R9 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+      :"P0.new=cmp.eq("S4", "imm_8_12u"); if (P0.new) jump:t "NR_CJ_R9 is imm_27=0 & imm_22_26=0b00000 & S4 & S4i & imm_13=1 & imm_8_12u & imm_0=0 & NR_CJ_R9 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+
+     :"p0.new = cmp.eq(" S4 "," imm_8_12u "); if (!p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00001 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+
+     :"p0.new = cmp.eq(" S4 "," imm_8_12u "); if (!p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00001 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+
+     #NP
+     :"p0.new = cmp.gt(" S4 "," imm_8_12u "); if (p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00010 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0.new = cmp.gt(" S4 "," imm_8_12u "); if (p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00010 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0.new = cmp.gt(" S4 "," imm_8_12u "); if (!p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00011 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0.new = cmp.gt(" S4 "," imm_8_12u "); if (!p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00011 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+            P0 = PTRUE;
+            goto <end>;
+        <bad>
+            P0 = 0x0;
+        <end>
+     }
+     :"p0.new = cmp.gtu(" S4 "," imm_8_12u "); if (p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00100 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+    <end>
+     }
+     :"p0.new = cmp.gtu(" S4 "," imm_8_12u "); if (p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00100 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+    <end>
+     }
+     :"p0.new = cmp.gtu(" S4 "," imm_8_12u "); if (!p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00101 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+    <end>
+     }
+     :"p0.new = cmp.gtu(" S4 "," imm_8_12u "); if (!p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b00101 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+    <end>
+     }
+
+     :"p1.new = cmp.eq(" S4 ",-1); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12=0 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 ",-1); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12=0 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.tstbit(" S4 ",0); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12=0 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+         local tmp:1 = (S4i & 1) != 0;
+        if(tmp) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.eq(" S4 ",-1); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12=0 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 ",-1); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12=0 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.tstbit(" S4 ",0); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12=0 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+         local tmp:1 = (S4i & 1) != 0;
+        if(tmp) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+
+
+
+     :"p1.new = cmp.eq(" S4 ",-1); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12=0 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 ",-1); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12=0 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.tstbit(" S4 ",0); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_13=0 & imm_10_12=0 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+         local tmp:1 = (S4i & 1) != 0;
+        if(tmp) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.eq(" S4 ",-1); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12=0 & imm_8_9=0b00 & imm_1_7 & imm_0=0 {
+        if(S4i != -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 ",-1); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12=0 & imm_8_9=0b01 & imm_1_7 & imm_0=0 {
+        if(S4i s<= -1) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.tstbit(" S4 ",0); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_13=1 & imm_10_12=0 & imm_8_9=0b11 & imm_1_7 & imm_0=0 {
+         local tmp:1 = (S4i & 1) != 0;
+        if(tmp) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.eq(" S4 "," imm_8_12u "); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01000 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.eq(" S4 "," imm_8_12u "); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01000 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.eq(" S4 "," imm_8_12u "); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01001 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.eq(" S4 "," imm_8_12u "); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01001 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i != imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+
+
+
+
+
+     :"p1.new = cmp.gt(" S4 "," imm_8_12u "); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01010 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 "," imm_8_12u "); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01010 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 "," imm_8_12u "); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01011 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gt(" S4 "," imm_8_12u "); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01011 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i s<= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gtu(" S4 "," imm_8_12u "); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01100 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gtu(" S4 "," imm_8_12u "); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01100 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gtu(" S4 "," imm_8_12u "); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01101 & imm_20_21 & S4 & S4i & imm_13=0 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+     :"p1.new = cmp.gtu(" S4 "," imm_8_12u "); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &     imm_27=0 & imm_22_26=0b01101 & imm_20_21 & S4 & S4i & imm_13=1 & imm_8_12u & imm_1_7 & imm_0=0 {
+        if(S4i <= imm_8_12u) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+    <end>
+     }
+
+
+# second chunk
+     :"p0=cmp.eq(" S4 "," T4_8_11 "); if (p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.eq(" S4 "," T4_8_11 "); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.eq(" S4 "," T4_8_11 "); if (p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.eq(" S4 "," T4_8_11 "); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+
+     :"p0=cmp.eq(" S4 "," T4_8_11 "); if (!p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.eq(" S4 "," T4_8_11 "); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.eq(" S4 "," T4_8_11 "); if (!p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.eq(" S4 "," T4_8_11 "); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt(" S4 "," T4_8_11 "); if (p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gt(" S4 "," T4_8_11 "); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt(" S4 "," T4_8_11 "); if (p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gt(" S4 "," T4_8_11 "); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+
+     :"p0=cmp.gt(" S4 "," T4_8_11 "); if (!p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gt(" S4 "," T4_8_11 "); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gt(" S4 "," T4_8_11 "); if (!p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gt(" S4 "," T4_8_11 "); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+
+
+
+
+
+
+
+
+
+
+     :"p0=cmp.gtu(" S4 "," T4_8_11 "); if (p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gtu(" S4 "," T4_8_11 "); if (p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gtu(" S4 "," T4_8_11 "); if (p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gtu(" S4 "," T4_8_11 "); if (p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+
+     :"p0=cmp.gtu(" S4 "," T4_8_11 "); if (!p0.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gtu(" S4 "," T4_8_11 "); if (!p1.new) jump:nt" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+     :"p0=cmp.gtu(" S4 "," T4_8_11 "); if (!p0.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P0 = PTRUE;
+        goto <end>;
+        <bad>
+        P0 = 0x0;
+        <end>
+     }
+     :"p1=cmp.gtu(" S4 "," T4_8_11 "); if (!p1.new) jump:t" NR_CJ_R9 is NR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        P1 = PTRUE;
+        goto <end>;
+        <bad>
+        P1 = 0x0;
+        <end>
+     }
+ }
+
+
+
+ j_hint:"jump:t" is imm_13=1 {}
+ j_hint:"jump:nt" is imm_13=0 {}
+
+
+#J:Compare and jump (branch slot)
+ with slotB: iclass=0b0001 {
+
+    #TODO: do rest of these
+     :P0 "=cmp.eq("S4",#-1); if (p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i != -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.gt("S4",#-1); if (p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i s<= -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.tstbit("S4",#0); if (p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b00110 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 & P0 & j_hint {
+        local tmp:4 = S4i & 1;
+        if(tmp == 0) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P0 "=cmp.eq("S4",#-1); if (!p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 & P0 & j_hint {
+         if(S4i == -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.gt("S4",#-1); if (!p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i s> -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.tstbit("S4",#0); if (!p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b00111 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 & P0 & j_hint {
+        local tmp:4 = S4i & 1;
+        if(tmp != 0) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+      :P0 "=cmp.eq("S4", "imm_8_12u"); if (P0.new)" j_hint BR_CJ_R9 is imm_27=0 & imm_22_26=0b00000 & S4 & S4i & imm_8_12u & imm_0=0 & BR_CJ_R9 & P0 & j_hint {
+         if(S4i != imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.eq(" S4 "," imm_8_12u "); if (!p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b00001 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i == imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P0 "=cmp.gt(" S4 "," imm_8_12u "); if (p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b00010 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i s<= imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.gt(" S4 "," imm_8_12u "); if (!p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b00011 & imm_20_21 & S4 & S4i  & imm_8_12u & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i s> imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P0 "=cmp.gtu(" S4 "," imm_8_12u "); if (p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b00100 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i <= imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.gtu(" S4 "," imm_8_12u "); if (!p0.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b00101 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P0 & j_hint {
+        if(S4i > imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+
+     # p1 versions
+
+     :P1 "=cmp.eq("S4",#-1); if (p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i != -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gt("S4",#-1); if (p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i s<= -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.tstbit("S4",#0); if (p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b01110 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 & P1 & j_hint {
+        local tmp:4 = S4i & 1;
+        if(tmp == 0) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+
+     :P1 "=cmp.eq("S4",#-1); if (!p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b00 & imm_1_7 & imm_0=0 & P1 & j_hint {
+         if(S4i == -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gt("S4",#-1); if (!p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26=0b01111 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b01 & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i s> -1) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.tstbit("S4",#0); if (!p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 & imm_27=0 & imm_22_26= 0b01111 & imm_20_21 & S4 & S4i & imm_10_12 & imm_8_9=0b11 & imm_1_7 & imm_0=0 & P1 & j_hint {
+        local tmp:4 = S4i & 1;
+        if(tmp != 0) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P1 "=cmp.eq("S4", "imm_8_12u"); if (P1.new)" j_hint BR_CJ_R9 is imm_27=0 & imm_22_26=0b01000 & S4 & S4i & imm_8_12u & imm_0=0 & BR_CJ_R9 & P1 & j_hint {
+         if(S4i != imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.eq(" S4 "," imm_8_12u "); if (!p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b01001 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i == imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+
+
+
+     :P1 "=cmp.gt(" S4 "," imm_8_12u "); if (p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b01010 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i s<= imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gt(" S4 "," imm_8_12u "); if (!p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b01011 & imm_20_21 & S4 & S4i  & imm_8_12u & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i s> imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P1 "=cmp.gtu(" S4 "," imm_8_12u "); if (p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b01100 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i <= imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gtu(" S4 "," imm_8_12u "); if (!p1.new)" j_hint BR_CJ_R9 is BR_CJ_R9 &     imm_27=0 & imm_22_26=0b01101 & imm_20_21 & S4 & S4i & imm_8_12u & imm_1_7 & imm_0=0 & P1 & j_hint {
+        if(S4i > imm_8_12u) goto <bad>;
+            goto BR_CJ_R9;
+        <bad>
+     }
+
+
+# second chunk
+     :P0 "=cmp.eq(" S4 "," T4_8_11 "); if (p0.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.eq(" S4 "," T4_8_11 "); if (p1.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i != T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.eq(" S4 "," T4_8_11 "); if (p0.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i != T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+
+     }
+     :P1 "=cmp.eq(" S4 "," T4_8_11 "); if (p1.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010000 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i != T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P0 "=cmp.eq(" S4 "," T4_8_11 "); if (!p0.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i == T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P1 "=cmp.eq(" S4 "," T4_8_11 "); if (!p1.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i == T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P0 "=cmp.eq(" S4 "," T4_8_11 "); if (!p0.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i == T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P1 "=cmp.eq(" S4 "," T4_8_11 "); if (!p1.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010001 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i == T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P0 "=cmp.gt(" S4 "," T4_8_11 "); if (p0.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gt(" S4 "," T4_8_11 "); if (p1.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.gt(" S4 "," T4_8_11 "); if (p0.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gt(" S4 "," T4_8_11 "); if (p1.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010010 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i s<= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P0 "=cmp.gt(" S4 "," T4_8_11 "); if (!p0.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i s> T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P1 "=cmp.gt(" S4 "," T4_8_11 "); if (!p1.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i s> T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P0 "=cmp.gt(" S4 "," T4_8_11 "); if (!p0.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i s> T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P1 "=cmp.gt(" S4 "," T4_8_11 "); if (!p1.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010011 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i s> T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+
+
+
+
+
+     :P0 "=cmp.gtu(" S4 "," T4_8_11 "); if (p0.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gtu(" S4 "," T4_8_11 "); if (p1.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P0 "=cmp.gtu(" S4 "," T4_8_11 "); if (p0.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+     :P1 "=cmp.gtu(" S4 "," T4_8_11 "); if (p1.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010100 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i <= T4_8_11i) goto <bad>;
+        goto BR_CJ_R9;
+        <bad>
+     }
+
+     :P0 "=cmp.gtu(" S4 "," T4_8_11 "); if (!p0.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b00 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i > T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P1 "=cmp.gtu(" S4 "," T4_8_11 "); if (!p1.new) jump:nt" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b01 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i > T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P0 "=cmp.gtu(" S4 "," T4_8_11 "); if (!p0.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b10 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P0 {
+        if(S4i > T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+     :P1 "=cmp.gtu(" S4 "," T4_8_11 "); if (!p1.new) jump:t" BR_CJ_R9 is BR_CJ_R9 &   imm_27=0 & imm_22_26=0b010101 & imm_20_21 & S4 & S4i & imm_12_13=0b11 & T4_8_11 & T4_8_11i & imm_1_7 & imm_0=0 & P1 {
+        if(S4i > T4_8_11i) goto <end>;
+        goto BR_CJ_R9;
+        <end>
+     }
+ }
+NR_JImm: loc is imm_16_24 & imm_1_13u & (hasext0=0 | immext0used=1) [loc = inst_start+(((imm_16_24 << 13) | (imm_1_13u)) << 2);]{export *[ram]:4 loc; }
+    BR_JImm: loc is imm_16_24 & imm_1_13u [loc = inst_start+(((imm_16_24 << 13) | (imm_1_13u)) << 2);]{export *[ram]:4 loc; }
+    NR_JImm: loc is imm_16_24 & imm_1_13u & hasext0=1 & immext0used=0 & immext0 & imm_1_6u [loc = inst_start + (immext0 | imm_1_6u); immext0used=1; immext0everused=1; immext0pos=pktid;] {export *[ram]:4 loc;}
+    BR_JImm: loc is imm_16_24 & imm_1_13u & immext0pos=pktid & immext0 & imm_1_6u [loc = inst_start + (immext0 | imm_1_6u); ] {export *[ram]:4 loc;}
+    NR_JImm: loc is imm_16_24 & imm_1_13u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 & imm_1_6u [loc = inst_start + (immext1 | imm_1_6u); immext1used=1; immext1pos=pktid;] {export *[ram]:4 loc;}
+    BR_JImm: loc is imm_16_24 & imm_1_13u & immext1pos=pktid & immext1 & imm_1_6u [loc = inst_start + (immext1 | imm_1_6u); ] {export *[ram]:4 loc;}
+
+
+    NR_IfImm: r15 is imm_1_7u & imm_13u & imm_16_20u & imm_22_23 & (hasext0=0 | immext0used=1) [r15 = inst_start + ((imm_1_7u | (imm_13u << 7) | (imm_16_20u << 8) | (imm_22_23 << 13)) << 2);] {export *[ram]:4 r15;}
+    BR_IfImm: r15 is imm_1_7u & imm_13u & imm_16_20u & imm_22_23 [r15 = inst_start + ((imm_1_7u | (imm_13u << 7) | (imm_16_20u << 8) | (imm_22_23 << 13)) << 2);] {export *[ram]:4 r15;}
+    NR_IfImm: r15 is imm_1_7u & imm_13u & imm_16_20u & imm_22_23 & hasext0=1 & immext0used=0 & immext0 & imm_1_6u [r15 = inst_start + (immext0 | imm_1_6u); immext0used=1; immext0everused=1; immext0pos=pktid; ] {export *[ram]:4 r15;}
+    BR_IfImm: r15 is imm_1_7u & imm_13u & imm_16_20u & imm_22_23 & immext0pos=pktid & immext0 & imm_1_6u [r15 = inst_start + (immext0 | imm_1_6u); ] {export *[ram]:4 r15;}
+    NR_IfImm: r15 is imm_1_7u & imm_13u & imm_16_20u & imm_22_23 & hasext0=1 & immext0used=1 & hasext1=1 & immext1 & imm_1_6u [r15 = inst_start + (immext1 | imm_1_6u); immext1used=1; immext1pos=pktid; ] {export *[ram]:4 r15;}
+    BR_IfImm: r15 is imm_1_7u & imm_13u & imm_16_20u & imm_22_23 & immext1pos=pktid & immext1 & imm_1_6u [r15 = inst_start + (immext1 | imm_1_6u); ] {export *[ram]:4 r15;}
+
+ # J/Jump to address
+with slot: iclass=0b0101  {
+    :"jump" NR_JImm  is imm_25_27=0b100 & imm_0=0 & NR_JImm {}
+
+     :"if ("U2") jump:t "NR_IfImm is  imm_24_27=0b1100 & imm_21=0 & imm_11_12=0b00 & imm_10=0 & U2 & U2i & imm_0=0 & NR_IfImm {}
+     :"if ("U2") jump:t "NR_IfImm is  imm_24_27=0b1100 & imm_21=0 & imm_11_12=0b10 & imm_10=0 & U2 & U2i & imm_0=0 & NR_IfImm {}
+     :"if (!"U2") jump:t "NR_IfImm is  imm_24_27=0b1100 & imm_21=1 & imm_11_12=0b00 & imm_10=0 & U2 & U2i & imm_0=0 & NR_IfImm {}
+     :"if (!"U2") jump:t "NR_IfImm is  imm_24_27=0b1100 & imm_21=1 & imm_11_12=0b10 & imm_10=0 & U2 & U2i & imm_0=0 & NR_IfImm {}
+}
+with slotB: iclass=0b0101 {
+    :"jump" BR_JImm  is imm_25_27=0b100 & imm_0=0 & BR_JImm {
+       goto BR_JImm;
+    }
+
+     :"if ("U2") jump:t "BR_IfImm is  imm_24_27=0b1100 & imm_21=0 & imm_11_12=0b00 & imm_10=0 & U2 & U2i & imm_0=0 & BR_IfImm {
+         if(U2i == 0) goto <end>;
+         goto BR_IfImm;
+         <end>
+     }
+
+     :"if ("U2") jump:t "BR_IfImm is  imm_24_27=0b1100 & imm_21=0 & imm_11_12=0b10 & imm_10=0 & U2 & U2i & imm_0=0 & BR_IfImm {
+         if(U2i == 0) goto <end>;
+         goto BR_IfImm;
+         <end>
+     }
+
+     :"if (!"U2") jump:t "BR_IfImm is  imm_24_27=0b1100 & imm_21=1 & imm_11_12=0b00 & imm_10=0 & U2 & U2i & imm_0=0 & BR_IfImm {
+         if(U2i != 0) goto <end>;
+         goto BR_IfImm;
+         <end>
+     }
+
+     :"if (!"U2") jump:t "BR_IfImm is  imm_24_27=0b1100 & imm_21=1 & imm_11_12=0b10 & imm_10=0 & U2 & U2i & imm_0=0 & BR_IfImm {
+         if(U2i != 0) goto <end>;
+         goto BR_IfImm;
+         <end>
+     }
+ }
+
+# J/Jump to address cond new
+with slot: iclass=0b0101  {
+     :"if ("U2_pred_new".new) jump:nt "NR_Call_R152 is imm_24_27=0b1100 & NR_Call_R152 & imm_21=0 & imm_11_12=0b01 & imm_10=0 & U2_pred_new & imm_0=0  {}
+
+     :"if ("U2_pred_new".new) jump:t "NR_Call_R152 is imm_24_27=0b1100 & NR_Call_R152 & imm_21=0 & imm_11_12=0b11 & imm_10=0 & U2_pred_new & imm_0=0  {}
+
+     :"if (!"U2_pred_new".new) jump:nt "NR_Call_R152 is imm_24_27=0b1100 & NR_Call_R152 & imm_21=1 & imm_11_12=0b01 & imm_10=0 & U2_pred_new & imm_0=0  {}
+
+     :"if (!"U2_pred_new".new) jump:t "NR_Call_R152 is imm_24_27=0b1100 & NR_Call_R152 & imm_21=1 & imm_11_12=0b11 & imm_10=0 & U2_pred_new & imm_0=0  {}
+}
+with slotB: iclass=0b0101 {
+     :"if ("U2_pred_new".new) jump:nt "BR_Call_R152 is imm_24_27=0b1100 & BR_Call_R152 & imm_21=0 & imm_11_12=0b01 & imm_10=0 & U2_pred_new & imm_0=0 {
+         if(U2_pred_new == 0) goto <end>;
+         goto BR_Call_R152;
+         <end>
+     }
+
+      :"if ("U2_pred_new".new) jump:t "BR_Call_R152 is imm_24_27=0b1100 & BR_Call_R152 & imm_21=0 & imm_11_12=0b11 & imm_10=0 & U2_pred_new & imm_0=0 {
+         if(U2_pred_new == 0) goto <end>;
+          goto BR_Call_R152;
+          <end>
+     }
+
+     :"if (!"U2_pred_new".new) jump:nt "BR_Call_R152 is imm_24_27=0b1100 & BR_Call_R152 & imm_21=1 & imm_11_12=0b01 & imm_10=0 & U2_pred_new & imm_0=0 {
+         if(U2_pred_new != 0) goto <end>;
+         goto BR_Call_R152;
+         <end>
+     }
+
+     :"if (!"U2_pred_new".new) jump:t "BR_Call_R152 is imm_24_27=0b1100 & BR_Call_R152 & imm_21=1 & imm_11_12=0b11 & imm_10=0 & U2_pred_new & imm_0=0 {
+         if(U2_pred_new != 0) goto <end>;
+         goto BR_Call_R152;
+         <end>
+     }
+}
+
+# J/Jump to address cond reg
+
+j_cond_r_hint:"jump:nt" is imm_12=0 {}
+j_cond_r_hint:"jump:t" is imm_12=1 {}
+
+Jmp_R13: v is imm_21 & imm_13 & imm_1_11 [v = inst_start + (((imm_21 << 12)| (imm_13 << 11) | (imm_1_11)) << 2); ] { export *[ram]:4 v; }
+
+with slot: iclass=0b0110  {
+     :"if("S5"!=#0)" j_cond_r_hint Jmp_R13 is imm_22_27=0b000100 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint  {}
+
+     :"if("S5">=#0)" j_cond_r_hint Jmp_R13 is imm_22_27=0b000101 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint  {}
+
+     :"if("S5"==#0)" j_cond_r_hint Jmp_R13  is imm_22_27=0b000110 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint  {}
+
+     :"if("S5"<=#0)" j_cond_r_hint Jmp_R13  is imm_22_27=0b000111 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint  {}
+ }
+
+
+ with slotB: iclass=0b0110 {
+     :"if("S5"!=#0)" j_cond_r_hint Jmp_R13 is imm_22_27=0b000100 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint {
+        if(S5i == 0) goto <end>;
+        goto Jmp_R13;
+        <end>
+     }
+
+     :"if("S5">=#0)" j_cond_r_hint Jmp_R13 is imm_22_27=0b000101 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint {
+         if(S5i s>= 0) goto <end>;
+        goto Jmp_R13;
+        <end>
+     }
+
+     :"if("S5"==#0)" j_cond_r_hint Jmp_R13  is imm_22_27=0b000110 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint {
+         if(S5i == 0) goto <end>;
+        goto Jmp_R13;
+        <end>
+     }
+
+     :"if("S5"<=#0)" j_cond_r_hint Jmp_R13  is imm_22_27=0b000111 & Jmp_R13 & S5 & S5i & imm_0=0 & j_cond_r_hint {
+         if(S5i s<= 0) goto <end>;
+        goto Jmp_R13;
+        <end>
+     }
+ }
+
+NR_TransJmp_R9: v is imm_20_21 & imm_1_7u & (hasext0=0 | immext0used=1) [v = inst_start + (((imm_20_21 << 7) | (imm_1_7u)) << 2); ] {
+            export *[ram]:4 v;
+          }
+          BR_TransJmp_R9: v is imm_20_21 & imm_1_7u [v = inst_start + (((imm_20_21 << 7) | (imm_1_7u)) << 2); ] {
+            export *[ram]:4 v;
+          }
+
+        NR_TransJmp_R9: v is imm_20_21 & imm_1_7 & hasext0=1 & immext0used=0 & imm_1_6u [v = inst_start + (imm_1_6u | immext0); immext0used=1;immext0everused=1; immext0pos=pktid;] {
+            export *[ram]:4 v;
+          }
+        BR_TransJmp_R9: v is imm_20_21 & imm_1_7 & immext0pos=pktid  & imm_1_6u [v = inst_start + (imm_1_6u | immext0);] {
+            export *[ram]:4 v;
+          }
+
+# J/Transfer and jump
+with slot: iclass=0b0001  {
+     :D4_16_19"="imm_8_13u"; jump "NR_TransJmp_R9 is imm_24_27=0b0110 & imm_22_23=0 & D4_16_19 & imm_8_13u & NR_TransJmp_R9 & imm_0=0 & OUTPUT_D4_16_19 {
+        D4_16_19 = imm_8_13u;
+     }
+
+     :D4_8_11"="S4"; jump "NR_TransJmp_R9 is imm_24_27=0b0111 & imm_22_23=0 & S4 & S4i & imm_12_13=0 & D4_8_11 & NR_TransJmp_R9 & imm_0=0 & OUTPUT_D4_8_11 {
+        D4_8_11 = S4i;
+     }
+}
+with slotB: iclass=0b0001 {
+
+     :D4_16_19"="imm_8_13u"; jump "BR_TransJmp_R9 is imm_24_27=0b0110 & imm_22_23=0 & D4_16_19 & imm_8_13u & BR_TransJmp_R9 & imm_0=0 {
+        goto BR_TransJmp_R9;
+     }
+
+     :D4_8_11"="S4"; jump "BR_TransJmp_R9 is imm_24_27=0b0111 & imm_22_23=0 & S4 & imm_12_13=0 & D4_8_11 & BR_TransJmp_R9 & imm_0=0 {
+        goto BR_TransJmp_R9;
+     }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/jr.sinc b/Ghidra/Processors/Hexagon/data/languages/jr.sinc
new file mode 100644
index 0000000000..22c4dbc31a
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/jr.sinc
@@ -0,0 +1,139 @@
+
+# JR
+# JR:Call sub from reg
+with slot: iclass=0b0101  {
+    :"callr "S5 is imm_21_27=0b0000101 & S5 & S5i & imm_0_13=0 {}
+    :"callrh "S5 is imm_21_27=0b0000110 & S5 & S5i & imm_0_13=0 {}
+    :"if ("U2_pred") callr" S5 is imm_21_27=0b0001000 & S5 & S5i & imm_10_13=0 & U2_pred & U2_predi & imm_0_7=0 {}
+    :"if (!"U2_pred") callr" S5 is imm_21_27=0b0001001 & S5 & S5i & imm_10_13=0 & U2_pred & U2_predi & imm_0_7=0 {}
+}
+with slotB: iclass=0b0101 {
+    :"callr "S5 is imm_21_27=0b0000101 & S5 & S5i & imm_0_13=0 {
+        LR=inst_next;
+        call [S5i];
+    }
+
+    :"callrh "S5 is imm_21_27=0b0000110 & S5 & S5i & imm_0_13=0 {
+        LR=inst_next;
+        call [S5i];
+    }
+
+    :"if ("U2_pred") callr" S5 is imm_21_27=0b0001000 & S5 & S5i & imm_10_13=0 & U2_pred & U2_predi & imm_0_7=0 {
+        if(U2_predi == 0) goto <end>;
+        call [S5i];
+        <end>
+    }
+
+    :"if (!"U2_pred") callr" S5 is imm_21_27=0b0001001 & S5 & S5i & imm_10_13=0 & U2_pred & U2_predi & imm_0_7=0 {
+        if(U2_predi != 0) goto <end>;
+        call [S5i];
+        <end>
+    }
+}
+
+# JR:Hinted call sub from reg - duped with call sub from reg
+
+# JR:Hint indirect jmp
+define pcodeop hintjr;
+with slot: iclass=0b0101  {
+    :"hintjr("S5")" is imm_21_27=0b0010101 & S5 & S5i & imm_0_13=0b00000000000000 {
+        hintjr(S5i);
+    }
+}
+
+
+# JR:Jump to addr from reg
+ with slot: iclass=0b0101  {
+      :"jumpr" S5 is imm_21_27=0b0010100 & S5 & S5i & imm_0_13=0 {}
+
+     :"jumpr LR" is imm_21_27=0b0010100 & imm_16_20=31 & imm_0_13=0 {}
+
+     :"jumprh" S5 is imm_21_27=0b0010110 & S5 & S5i & imm_0_13=0 {}
+
+     :"if("U2_pred") jumpr:nt "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b00 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {}
+
+     :"if("U2_pred") jumpr:nt LR" is imm_21_27=0b0011010 & S5=31 & imm_13=0 & imm_11_12=0b00 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {}
+
+     :"if("U2_pred".NEW) jumpr:nt "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b01 & imm_10=0 & U2_pred & imm_0_7=0 {}
+
+     :"if("U2_pred") jumpr:t "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b10 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {}
+
+     :"if("U2_pred".NEW) jumpr:t "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b11 & imm_10=0 & U2_pred & imm_0_7=0 {}
+
+     :"if(!"U2_pred") jumpr:nt "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b00 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {}
+
+     :"if(!"U2_pred".NEW) jumpr:nt "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b01 & imm_10=0 & U2_pred & imm_0_7=0 {}
+
+     :"if(!"U2_pred") jumpr:t "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b10 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {}
+
+     :"if(!"U2_pred".NEW) jumpr:t "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b11 & imm_10=0 & U2_pred & imm_0_7=0 {}
+ }
+
+  with slotB: iclass=0b0101 {
+     :"jumpr" S5 is imm_21_27=0b0010100 & S5 & S5i & imm_0_13=0 {
+         goto [S5i];
+     }
+
+     :"jumpr LR" is imm_21_27=0b0010100 & imm_16_20=31 & imm_0_13=0 {
+        return [LRc];
+     }
+
+     :"jumprh" S5 is imm_21_27=0b0010110 & S5 & S5i & imm_0_13=0 {
+         goto [S5i];
+     }
+
+     :"if("U2_pred") jumpr:nt "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b00 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {
+         if(U2_predi == 0) goto <end>;
+         goto [S5i];
+        <end>
+     }
+     :"if("U2_pred") jumpr:nt LR" is imm_21_27=0b0011010 & S5=31 & imm_13=0 & imm_11_12=0b00 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {
+        if(U2_predi == 0) goto <end>;
+        return [LRc];
+        <end>
+     }
+
+     :"if("U2_pred".NEW) jumpr:nt "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b01 & imm_10=0 & U2_pred & imm_0_7=0 {
+         if(U2_pred == 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+
+     :"if("U2_pred") jumpr:t "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b10 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {
+        if(U2_predi == 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+
+     :"if("U2_pred".NEW) jumpr:t "S5 is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & imm_11_12=0b11 & imm_10=0 & U2_pred & imm_0_7=0 {
+        if(U2_pred == 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+
+     :"if(!"U2_pred") jumpr:nt "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b00 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {
+        if(U2_predi != 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+
+     :"if(!"U2_pred".NEW) jumpr:nt "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b01 & imm_10=0 & U2_pred & imm_0_7=0 {
+        if(U2_pred != 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+
+     :"if(!"U2_pred") jumpr:t "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b10 & imm_10=0 & U2_pred & U2_predi & imm_0_7=0 {
+        if(U2_predi != 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+
+     :"if(!"U2_pred".NEW) jumpr:t "S5 is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & imm_11_12=0b11 & imm_10=0 & U2_pred & imm_0_7=0 {
+        if(U2_pred != 0) goto <end>;
+        goto [S5i];
+        <end>
+     }
+ }
+
+# JR:Hint addr jmp from reg - duped with jupm to addr from reg
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld.sinc b/Ghidra/Processors/Hexagon/data/languages/ld.sinc
new file mode 100644
index 0000000000..c125e6515f
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld.sinc
@@ -0,0 +1,369 @@
+
+
+NR_LD_COND_u6: val is imm_8u & imm_16_20u & (hasext0=0 | immext0used=1) [val = imm_8u | (imm_16_20u << 1);] {export *[const]:4 val;}
+BR_LD_COND_u6: val is imm_8u & imm_16_20u [val = imm_8u | (imm_16_20u << 1);] {export *[const]:4 val;}
+NR_LD_COND_u6: val is imm_8u & imm_16_20u & hasext0=1 & immext0used=0 & immext0 [val = immext0 | imm_8u | (imm_16_20u << 1); immext0used=1; immext0everused=1; immext0pos=pktid;] {export *[const]:4 val;}
+BR_LD_COND_u6: val is imm_8u & imm_16_20u & immext0pos=pktid & immext0 [val = immext0 | imm_8u | (imm_16_20u << 1); ] {export *[const]:4 val;}
+NR_LD_COND_u6: val is imm_8u & imm_16_20u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 [val = immext1 | imm_8u | (imm_16_20u << 1); immext1pos=pktid; immext1used=1;] {export *[const]:4 val;}
+BR_LD_COND_u6: val is imm_8u & imm_16_20u & immext1pos=pktid & immext1 [val = immext1 | imm_8u | (imm_16_20u << 1); ] {export *[const]:4 val;}
+
+
+LD_U6_SL: u6 is imm_5_6u & imm_8_11u & (hasext0=0 | immext0used=1) [u6 = imm_5_6u | (imm_8_11u << 2);] { export *[const]:4 u6;}
+LD_U6_SL: u6 is imm_5_6u & imm_8_11u & hasext0=1 & immext0used=0 & immext0 [u6 = immext0 | imm_5_6u | (imm_8_11u << 2); immext0used=1; immext0everused=1;] { export *[const]:4 u6;}
+LD_U6_SL: u6 is imm_5_6u & imm_8_11u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 [u6 = immext1 | imm_5_6u | (imm_8_11u << 2); immext1used=1;] { export *[const]:4 u6;}
+
+@include "ld_dword.sinc"
+@include "ld_byte.sinc"
+@include "ld_halfword.sinc"
+
+
+#LD:memory copy, missing from v79
+define pcodeop pmemcpy;
+with slot: iclass=0b1001  {
+    :D5_pair "=pmemcpy(" T5 "," S5_pair ")" is imm_21_27=0b1001111 & S5_pair & S5_pairi & T5i & imm_13=0 & T5 & imm_5_7=0b000 & D5_pair {
+        D5_pair = pmemcpy(T5i, S5_pairi);
+    }
+}
+
+#LD:piecemeal memory copy, missing from v79
+define pcodeop movlen;
+define pcodeop linecpy;
+with slot: iclass=0b0110  {
+    :D5 "=movlen(" T5 "," S5_pair ")" is imm_21_27=0b1111111 & S5_pair & S5_pairi & T5i & imm_13=0 & T5 & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = movlen(T5i, S5_pairi);
+    }
+}
+with slot: iclass=0b1001  {
+    :D5_pair "=linecpy(" T5 "," S5_pair ")" is imm_21_27=0b1001111 & S5_pair & S5_pairi & T5i & imm_13=0 & T5 & imm_5_7=0b001 & D5_pair {
+        D5_pair = linecpy(T5i, S5_pairi);
+    }
+    # pmemcpy: see memory copy
+}
+
+@include "ld_unsigned_byte.sinc"
+@include "ld_uhalfword.sinc"
+@include "ld_word.sinc"
+
+#LD:Dealloc
+with slot: iclass=0b1001  {
+    :D5_pair"=deallocframe("S5"):raw" is imm_21_27=0b0000000 & S5 & S5i & imm_13=0 & imm_5_12=0 & D5_pair & imm_0=0 {
+        local EA:4 = S5i;
+        local tmp:8 = *[ram]:8 EA;
+        D5_pair = tmp;
+        SP=EA+8;
+    }
+    :"deallocframe" is imm_21_27=0b0000000 & S5_val=30 & imm_13=0 & imm_5_12=0 & D5_pair_val=15 & imm_0=0  {
+        local EA:4 = FPc;
+        local tmp:8 = *[ram]:8 EA;
+        LRFP = tmp;
+        SP=EA+8;
+    }
+}
+
+#LD:Dealloc return
+with slot: iclass=0b1001 {
+    :D5_pair"=dealloc_return("S5"):raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0 & imm_5_9=0 & D5_pair & imm_0=0  {
+        local EA:4 = S5i;
+        local tmp:8 = *[ram]:8 EA;
+        D5_pair = tmp;
+
+        SP = EA+8;
+    }
+}
+with slotB: iclass=0b1001 {
+    :D5_pair"=dealloc_return("S5"):raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0 & imm_5_9=0 & D5_pair & imm_0=0 {
+        local EA:4 = S5i;
+        local tmp:8 = *[ram]:8 EA;
+
+        local tmp2:8 = tmp>>32;
+        local tmp3:4 = tmp2:4;
+
+        return [tmp3];
+    }
+
+    #TODO: cond ones v79
+}
+
+# if (Pv) Rdd=dealloc_return(Rs):raw
+with slot: iclass=0b1001 {
+    :"if("T2_pred")" D5_pair "=dealloc_return(" S5 "):raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b0100 & T2_pred & T2_predi & imm_5_7=0 & D5_pair {
+        if(T2_predi == 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+            D5_pair = tmp;
+            SP = EA+8;
+        <end>
+    }
+}
+with slotB: iclass=0b1001 {
+    :"if("T2_pred")" D5_pair "=dealloc_return(" S5 "):raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b0100 & T2_pred & T2_predi & imm_5_7=0 & D5_pair {
+        if(T2_predi == 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+
+            local tmp2:8 = tmp>>32;
+            local tmp3:4 = tmp2:4;
+
+            return [tmp3];
+        <end>
+    }
+}
+
+#if (!Pv) Rdd=dealloc_return(Rs):raw
+with slot: iclass=0b1001 {
+    :"if(!"T2_pred")" D5_pair "=dealloc_return(" S5 "):raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b1100 & T2_pred & T2_predi & imm_5_7=0 & D5_pair {
+        if(T2_predi != 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+            D5_pair = tmp;
+            SP = EA+8;
+        <end>
+    }
+}
+with slotB: iclass=0b1001 {
+    :"if(!"T2_pred")" D5_pair "=dealloc_return(" S5 "):raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b1100 & T2_pred & T2_predi & imm_5_7=0 & D5_pair {
+        if(T2_predi != 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+
+            local tmp2:8 = tmp>>32;
+            local tmp3:4 = tmp2:4;
+
+            return [tmp3];
+        <end>
+    }
+}
+
+ld_deallocret_hint:"t" is imm_12=1 {}
+ld_deallocret_hint:"nt" is imm_12=0 {}
+
+# if (Pv.new) Rdd=dealloc_return(Rs):t/nt:raw
+with slot: iclass=0b1001 {
+    :"if("T2_pred".new)" D5_pair "=dealloc_return(" S5 "):"ld_deallocret_hint":raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b0110 & T2_pred & T2_predi & imm_5_7=0 & D5_pair & ld_deallocret_hint {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_pred".new)" D5_pair "=dealloc_return(" S5 "):"ld_deallocret_hint":raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b0110 & T2_pred & T2_predi & imm_5_7=0 & D5_pair & ld_deallocret_hint {
+        if(T2_pred == 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+            D5_pair = tmp;
+            SP = EA+8;
+        <end>
+    }
+}
+with slotB: iclass=0b1001 {
+    :"if("T2_pred".new)" D5_pair "=dealloc_return(" S5 "):"ld_deallocret_hint":raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b0110 & T2_pred & T2_predi & imm_5_7=0 & D5_pair & ld_deallocret_hint {
+        if(T2_pred == 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+
+            local tmp2:8 = tmp>>32;
+            local tmp3:4 = tmp2:4;
+
+            return [tmp3];
+        <end>
+    }
+}
+
+# if (!Pv.new) Rdd=dealloc_return(Rs):t/nt:raw
+with slot: iclass=0b1001 {
+    :"if(!"T2_pred".new)" D5_pair "=dealloc_return(" S5 "):"ld_deallocret_hint":raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b1110 & T2_pred & T2_predi & imm_5_7=0 & D5_pair & ld_deallocret_hint {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_pred".new)" D5_pair "=dealloc_return(" S5 "):"ld_deallocret_hint":raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b1110 & T2_pred & T2_predi & imm_5_7=0 & D5_pair & ld_deallocret_hint {
+        if(T2_pred != 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+            D5_pair = tmp;
+            SP = EA+8;
+        <end>
+    }
+}
+with slotB: iclass=0b1001 {
+    :"if(!"T2_pred".new)" D5_pair "=dealloc_return(" S5 "):"ld_deallocret_hint":raw" is imm_21_27=0b0110000 & S5 & S5i & imm_10_13=0b1110 & T2_pred & T2_predi & imm_5_7=0 & D5_pair & ld_deallocret_hint {
+        if(T2_pred != 0) goto <end>;
+            local EA:4 = S5i;
+            local tmp:8 = *[ram]:8 EA;
+
+            local tmp2:8 = tmp>>32;
+            local tmp3:4 = tmp2:4;
+
+            return [tmp3];
+        <end>
+    }
+}
+
+#LD:Ld and unpack by to hw
+define pcodeop membh;
+define pcodeop memubh;
+
+with slot: iclass=0b1001  {
+    :D5 "=membh(" S5 "+" s11 ")" is imm_27=0 & imm_25_26 & imm_21_24=0b0001 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 [s11 = (imm_5_13u | (imm_25_26 << 9)) << 1;] {
+        D5 = membh(S5i + s11:4);
+    }
+    :D5 "=memubh(" S5 "+" s11 ")" is imm_27=0 & imm_25_26 & imm_21_24=0b0011 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 [s11 = (imm_5_13u | (imm_25_26 << 9)) << 1;] {
+        D5 = memubh(S5i + s11:4);
+    }
+    :D5_pair "=memubh(" S5 "+" s11 ")" is imm_27=0 & imm_25_26 & imm_21_24=0b0101 & S5 & S5i & imm_5_13u & D5_pair [s11 = (imm_5_13u | (imm_25_26 << 9)) << 2;] {
+        D5_pair = memubh(S5i + s11:4);
+    }
+    :D5_pair "=membh(" S5 "+" s11 ")" is imm_27=0 & imm_25_26 & imm_21_24=0b0111 & S5 & S5i & imm_5_13u & D5_pair [s11 = (imm_5_13u | (imm_25_26 << 9)) << 2;] {
+        D5_pair = membh(S5i + s11:4);
+    }
+
+
+    :D5 "=membh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1000000 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5 "=membh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1000001 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5 "=memubh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1000011 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5 "=memubh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1000011 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5_pair "=memubh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1000101 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5_pair [s4 = imm_5_8 << 2;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+    :D5_pair "=memubh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1000101 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local EA:4 = S5i;
+        S5 = circ_add(S5, (M1_13:1) << 3, M1_13);
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+    :D5_pair "=membh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1000111 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5_pair [s4 = imm_5_8 << 2;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5_pair = membh(*[ram]:2 EA);
+    }
+    :D5_pair "=membh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1000111 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local EA:4 = S5i;
+        S5 = circ_add(S5, (M1_13:1) << 3, M1_13);
+        D5_pair = membh(*[ram]:2 EA);
+    }
+
+    :D5"=membh("S5"="u6")" is imm_21_27=0b1010001 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5"=membh("S5"++"v")" is imm_21_27=0b1010001 & S5 & S5i & imm_12_13=0b00 & imm_9_11 & imm_5_8 & D5 & OUTPUT_D5 [v = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+v;
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5"=memubh("S5"="u6")" is imm_21_27=0b1010011 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5"=memubh("S5"++"v")" is imm_21_27=0b1010011 & S5 & S5i & imm_12_13=0b00 & imm_9_11 & imm_5_8 & D5 & OUTPUT_D5 [v = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+v;
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5_pair"=memubh("S5"="u6")" is imm_21_27=0b1010101 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5_pair [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+
+    :D5_pair"=memubh("S5"++"v")" is imm_21_27=0b1010101 & S5 & S5i & imm_12_13=0b00 & imm_9_11 & imm_5_8 & D5_pair [v = imm_5_8 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+v;
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+    :D5_pair"=membh("S5"="u6")" is imm_21_27=0b1010111 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5_pair [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        D5_pair = membh(*[ram]:2 EA);
+    }
+    :D5_pair"=membh("S5"++"v")" is imm_21_27=0b1010111 & S5 & S5i & imm_12_13=0b00 & imm_9_11 & imm_5_8 & D5_pair [v = imm_5_8 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+v;
+        D5_pair = membh(*[ram]:2 EA);
+    }
+
+
+
+    :D5"=membh(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1100001 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5 & LD_U6_SL & OUTPUT_D5 [ u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5 "=membh(" S5 "++" M1_13 ")" is imm_21_27=0b1100001 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5"=memubh(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1100011 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5 & LD_U6_SL & OUTPUT_D5 [ u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5 "=memubh(" S5 "++" M1_13 ")" is imm_21_27=0b1100011 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5_pair"=memubh(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1100101 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5_pair & LD_U6_SL [ u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+    :D5_pair "=memubh(" S5 "++" M1_13 ")" is imm_21_27=0b1100101 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+    :D5_pair"=membh(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1100111 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5_pair & LD_U6_SL [ u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5_pair = membh(*[ram]:2 EA);
+    }
+    :D5_pair "=membh(" S5 "++" M1_13 ")" is imm_21_27=0b1100111 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5_pair = membh(*[ram]:2 EA);
+    }
+
+    :D5 "=membh(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1110001 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5 = membh(*[ram]:2 EA);
+    }
+    :D5 "=memubh(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1110011 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5 = memubh(*[ram]:2 EA);
+    }
+    :D5_pair "=memubh(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1110101 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local rx_h:2 = S5i(2);
+
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5_pair = memubh(*[ram]:2 EA);
+    }
+    :D5_pair "=membh(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1110111 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local rx_h:2 = S5i(2);
+
+        local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5_pair = membh(*[ram]:2 EA);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld_byte.sinc b/Ghidra/Processors/Hexagon/data/languages/ld_byte.sinc
new file mode 100644
index 0000000000..e5576cda6c
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld_byte.sinc
@@ -0,0 +1,274 @@
+#LD:Load by
+with slot: iclass=0b0011  {
+    :D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b1010000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & OUTPUT_D5 [ u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:1 EA);
+    }
+}
+
+LD_MEMB_GP_ADD:"GP+"v is imm_5_13u & imm_16_20u & imm_25_26 & IS_NOT_EXT [v = (imm_5_13u | imm_16_20u << 8 | imm_16_20u<<9 | imm_25_26 <<14);] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+LD_MEMB_GP_ADD:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ] { export *[const]:4 v; }
+LD_MEMB_GP_ADD:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100  {
+    :D5"=memb("LD_MEMB_GP_ADD")" is imm_27=1 & imm_25_26 & imm_21_24=0b1000 & imm_16_20u & imm_5_13u & D5 & LD_MEMB_GP_ADD & OUTPUT_D5  {
+        D5 = sext(*[ram]:1 LD_MEMB_GP_ADD);
+    }
+}
+with slot: iclass=0b1001  {
+    :D5"=memb("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1000 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & (hasext0=0 | immext0used=1) [ s11 = ((imm_5_13u | (imm_25_26 << 9)));]{
+        local EA:4 = S5i + s11;
+        D5 = sext(*[ram]:1 EA);
+    }
+    :D5"=memb("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1000 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ s11 = ((imm_5_13u | immext0 )); immext0used=1;immext0everused=1;]{
+        local EA:4 = S5i + s11;
+        D5 = sext(*[ram]:1 EA);
+    }
+    :D5"=memb("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1000 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_10u [ s11 = ((imm_5_13u | immext1 )); immext1used=1;]{
+        local EA:4 = S5i + s11;
+        D5 = sext(*[ram]:1 EA);
+    }
+
+    :D5 "=memb(" S5 "++" imm_5_8 ":circ(" M1_13 "))"  is imm_21_27=0b1001000 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, imm_5_8:1, M1_13);
+        D5 = sext(*[ram]:1 EA);
+    }
+    :D5 "=memb(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1001000 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5  {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5 = sext(*[ram]:1 EA);
+    }
+
+    :D5"=memb("S5"="EXT_LD_U6")" is imm_21_27=0b1011000 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & D5 & EXT_LD_U6 & OUTPUT_D5 {
+        local EA:4 = EXT_LD_U6;
+        D5 = sext(*[ram]:1 EA);
+        S5 = EA;
+    }
+
+    :D5"=memb(" S5 "++" imm_5_8 ")" is imm_21_27=0b1011000 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+imm_5_8;
+        D5 = sext(*[ram]:1 EA);
+    }
+    :D5"=memb(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1101000 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5 & LD_U6_SL & OUTPUT_D5 [ u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = sext(*[ram]:1 EA);
+    }
+
+    :D5 "=memb(" S5 "++" M1_13 ")" is imm_21_27=0b1101000 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = sext(*[ram]:1 EA);
+    }
+    :D5 "=memb(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1111000 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5 = sext(*[ram]:1 EA);
+    }
+}
+
+
+
+#LD:Load by cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ")" D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0000000 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+    :"if(!" U2_5_6 ")" D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0001000 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010000 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010000 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011000 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memb(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011000 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if("T2_11_12_pred") "D5"=memb("S5"+"NR_EXT_imm_5_10u")" is imm_21_27=0b0001000 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & NR_EXT_imm_5_10u & D5   {
+        if(T2_11_12_predi == 0) goto <end>;
+    local EA:4 = S5i + NR_EXT_imm_5_10u;
+    D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+    :"if("T2_11_12_pred_new".new) "D5"=memb("S5"+"NR_EXT_imm_5_10u")" is imm_21_27=0b0011000 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & NR_EXT_imm_5_10u & D5  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if("T2_11_12_pred_new".new) "D5"=memb("S5"+"BR_EXT_imm_5_10u")" is imm_21_27=0b0011000 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & BR_EXT_imm_5_10u & D5 {
+        if(T2_11_12_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_imm_5_10u;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!"T2_11_12_pred") "D5"=memb("S5"+"NR_EXT_imm_5_10u")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & NR_EXT_imm_5_10u & D5  {
+        if(T2_11_12_predi != 0) goto <end>;
+    local EA:4 = S5i + NR_EXT_imm_5_10u;
+    D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+    :"if(!"T2_11_12_pred_new".new) "D5"=memb("S5"+"NR_EXT_imm_5_10u")" is imm_21_27=0b0111000 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & NR_EXT_imm_5_10u & D5  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!"T2_11_12_pred_new".new) "D5"=memb("S5"+"BR_EXT_imm_5_10u")" is imm_21_27=0b0111000 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & BR_EXT_imm_5_10u & D5 {
+        if(T2_11_12_pred_new != 0) goto <end>;
+    local EA:4 = S5i + BR_EXT_imm_5_10u;
+    D5 = sext(*[ram]:1 EA);
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred") "D5"=memb("S5"++#"s4")" is imm_21_27=0b1011000 & S5 & S5i & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5"=memb("S5"++#"s4")" is imm_21_27=0b1011000 & S5 & S5i & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+
+    :"if("T2_9_10_pred".new) "D5"=memb("S5"++#"s4")" is imm_21_27=0b1011000 & S5 & S5i & imm_11_13=0b110 &   T2_9_10_pred & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memb("S5"++#"s4")" is imm_21_27=0b1011000 & S5 & S5i & imm_11_13=0b110 &   T2_9_10_pred & imm_5_8 & D5 [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+    :"if("T2_9_10_pred".new) "D5"=memb("S5"++#"s4")" is imm_21_27=0b1011000 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memb("S5"++#"s4")" is imm_21_27=0b1011000 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & imm_5_8 & D5 [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+    :"if("T2_9_10_pred") "D5"=memb("NR_LD_COND_u6")" is imm_21_27=0b1111000 & imm_16_20 & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5"=memb("NR_LD_COND_u6")" is imm_21_27=0b1111000 & imm_16_20 & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+    :"if("T2_9_10_pred".new) "D5"=memb("NR_LD_COND_u6")" is imm_21_27=0b1111000 & imm_16_20 & imm_11_13=0b110 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memb("BR_LD_COND_u6")" is imm_21_27=0b1111000 & imm_16_20 & imm_11_13=0b110 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & BR_LD_COND_u6 {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memb("NR_LD_COND_u6")" is imm_21_27=0b1111000 & imm_16_20 & imm_11_13=0b111 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memb("BR_LD_COND_u6")" is imm_21_27=0b1111000 & imm_16_20 & imm_11_13=0b111 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & BR_LD_COND_u6 {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5 = sext(*[ram]:1 EA);
+        <end>
+    }
+}
+
+#LD:Load by into shifted vector
+with slot: iclass=0b1001  {
+    :D5_pair"=memb_fifo("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b0100 & S5 & S5i & imm_5_13u & D5_pair & D5_pairi & (hasext0=0 | immext0used=1) [ s11 = ((imm_5_13u | (imm_25_26 << 9)));]{
+        local EA:4 = S5i + s11;
+        local tmp:1 = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+
+    :D5_pair "=memb_fifo(" S5 "++" imm_5_8 ":circ(" M1_13 "))"  is imm_21_27=0b1000100 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5_pair & D5_pairi {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, imm_5_8:1, M1_13);
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+    :D5_pair "=memb_fifo(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1000100 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5_pair & D5_pairi {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+
+    :D5_pair"=memb_fifo("S5"="u6")" is imm_21_27=0b1010100 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5_pair & D5_pairi [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+
+    :D5_pair"=memb_fifo(" S5 "++" imm_5_8 ")" is imm_21_27=0b1010100 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5_pair & D5_pairi {
+        local EA:4 = S5i;
+        S5 = S5+imm_5_8;
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+    :D5_pair"=memb_fifo(" S5 "<<" u2 "+" U6 ")" is imm_21_27=0b1100100 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5_pair & D5_pairi [ u2 = imm_7u | (imm_13u << 1); U6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = (S5i << u2) + U6;
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+
+    :D5_pair "=memb_fifo(" S5 "++" M1_13 ")" is imm_21_27=0b1100100 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair & D5_pairi {
+        local EA:4 = S5i;
+        S5 = S5+M1_13;
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+    :D5_pair "=memb_fifo(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1110100 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair & D5_pairi {
+        local rx_h:2 = S5i(2);
+        local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        local tmp = *[ram]:1 EA;
+        D5_pair = (D5_pairi << 8) | zext(tmp);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld_dword.sinc b/Ghidra/Processors/Hexagon/data/languages/ld_dword.sinc
new file mode 100644
index 0000000000..2f2b4d6ad3
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld_dword.sinc
@@ -0,0 +1,228 @@
+#LD:Load dword
+with slot: iclass=0b0011  {
+    :D5_pair"=memd("S5"+"T5"<<"u2")" is imm_21_27=0b1010110  & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5_pair [u2 = imm_7u | (imm_13u<<1); ]{
+        local EA:4 = S5i + (T5i << u2);
+        D5_pair = *[ram]:8 EA;
+    }
+}
+
+LD_MEMD_GP_ADD:"GP+"v is imm_5_13u & imm_16_20u & imm_25_26 & IS_NOT_EXT [v = (imm_5_13u | imm_16_20u << 8 | imm_16_20u<<9 | imm_25_26 <<14)<<3;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+LD_MEMD_GP_ADD:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ] { export *[const]:4 v; }
+LD_MEMD_GP_ADD:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100  {
+    :D5_pair "=memd("LD_MEMD_GP_ADD")" is imm_27=1 & imm_25_26u & imm_21_24=0b1110 & imm_16_20u & imm_5_13u & D5_pair & LD_MEMD_GP_ADD {
+        D5_pair = *[ram]:8 LD_MEMD_GP_ADD;
+    }
+}
+with slot: iclass=0b1001  {
+    :D5_pair"=memd("S5 "+" EXT_LD_S11_dword")" is imm_27=0 & imm_21_24=0b1110 & S5 & S5i & D5_pair & EXT_LD_S11_dword {
+        local EA:4 = S5 + EXT_LD_S11_dword;
+        D5_pair = *[ram]:8 EA;
+    }
+    :D5_pair "=memd(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1001110 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5_pair [s4 = imm_5_8 << 3;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5_pair = *[ram]:8 EA;
+    }
+    :D5_pair "=memd(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1001110 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5_pair = *[ram]:8 EA;
+    }
+
+    :D5_pair "=memd(" S5 "=" EXT_LD_U6 ")" is imm_21_27=0b1011110 & S5 & S5i & imm_12_13=0b01 & EXT_LD_U6 & D5_pair {
+        local EA:4 = EXT_LD_U6;
+        D5_pair = *[ram]:8 EA;
+        S5 = EXT_LD_U6;
+    }
+
+    :D5_pair "=memd(" S5 "++" s4 ")" is imm_21_27=0b1011110 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5_pair  [s4 = imm_5_8 << 3;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        D5_pair = *[ram]:8 EA;
+    }
+
+
+    :D5_pair "=memd(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1101110 & S5 & S5i & imm_13u & imm_12=1 & imm_7u & LD_U6_SL & D5_pair [u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = LD_U6_SL + (S5i << u2);
+        D5_pair = *[ram]:8 EA;
+    }
+
+    :D5_pair "=memd(" S5 "++" M1_13 ")" is imm_21_27=0b1101110 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5_pair = *[ram]:8 EA;
+    }
+    :D5_pair "=memd(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1111110 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair {
+        local rx_h:2 = S5i(2);
+        local EA:4 = zext(rx_h | brev(S5i:2));
+        S5 = S5i+M1_13;
+        D5_pair = *[ram]:8 EA;
+    }
+}
+
+#LD:Load ac dword
+define pcodeop memd_aq;
+with slot: iclass=0b1001  {
+    :D5_pair "=memd_aq(" S5 ")" is imm_21_27=0b0010000 & S5 & S5i & imm_11_13=0b011 & imm_8_10=0 & imm_5_7=0b000 & D5_pair {
+        D5_pair = memd_aq(S5i);
+    }
+}
+
+#LD:Load dword cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ")" D5_pair "=memd(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0000110 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5_pair  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5_pair = *[ram]:8 EA;
+    <end>
+    }
+    :"if(!" U2_5_6 ")" D5_pair "=memd(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0001110 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5_pair  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5_pair = *[ram]:8 EA;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5_pair "=memd(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010110 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5_pair  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new)" D5_pair "=memd(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010110 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5_pair [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5_pair = *[ram]:8 EA;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5_pair "=memd(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011110 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5_pair  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5_pair "=memd(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011110 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5_pair [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5_pair = *[ram]:8 EA;
+    <end>
+    }
+}
+
+
+NR_EXT_COND_D_u6:v  is imm_5_10u & IS_NOT_EXT [ v = imm_5_10u << 3;] { export *[const]:4 v; }
+BR_EXT_COND_D_u6:v  is imm_5_10u [ v = imm_5_10u << 3;] { export *[const]:4 v; }
+
+NR_EXT_COND_D_u6:val       is imm_5_10u & IS_EXT0 & immext0 [ val = immext0 | imm_5_10u; immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_D_u6:v is immext0pos=pktid & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_COND_D_u6:val       is imm_5_10u & IS_EXT1 & immext1 [ val = immext1 | imm_5_10u; immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_D_u6:v is immext1pos=pktid & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+#TODO: by, hw, ub, w
+
+with slot: iclass=0b0100 {
+    :"if("T2_11_12_pred") "D5_pair"=memd("S5"+#"NR_EXT_COND_D_u6")" is imm_21_27=0b0001110 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10 & D5_pair & NR_EXT_COND_D_u6 {
+        if(T2_11_12_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_EXT_COND_D_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+    :"if("T2_11_12_pred_new".new) "D5_pair"=memd("S5"+#"NR_EXT_COND_D_u6")" is imm_21_27=0b0011110 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10 & D5_pair & NR_EXT_COND_D_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if("T2_11_12_pred_new".new) "D5_pair"=memd("S5"+#"BR_EXT_COND_D_u6")" is imm_21_27=0b0011110 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10 & D5_pair & BR_EXT_COND_D_u6 {
+        if(T2_11_12_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_COND_D_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!"T2_11_12_pred") "D5_pair"=memd("S5"+#"NR_EXT_COND_D_u6")" is imm_21_27=0b0101110 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10 & D5_pair & NR_EXT_COND_D_u6 {
+        if(T2_11_12_predi != 0) goto <end>;
+        local EA:4 = S5i + NR_EXT_COND_D_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+    :"if(!"T2_11_12_pred_new".new) "D5_pair"=memd("S5"+#"NR_EXT_COND_D_u6")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10 & D5_pair & NR_EXT_COND_D_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!"T2_11_12_pred_new".new) "D5_pair"=memd("S5"+#"BR_EXT_COND_D_u6")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10 & D5_pair & BR_EXT_COND_D_u6 {
+        if(T2_11_12_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_COND_D_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred") "D5_pair"=memd("S5"++#"s4")" is imm_21_27=0b1011110 & S5 & S5i & imm_11_13=0b100 &   T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5_pair   [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5_pair"=memd("S5"++#"s4")" is imm_21_27=0b1011110 & S5 & S5i & imm_11_13=0b101 &   T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5_pair   [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+    :"if("T2_9_10_pred".new) "D5_pair"=memd("S5"++#"s4")" is imm_21_27=0b1011110 & S5 & S5i & imm_11_13=0b110 &   T2_9_10_pred & imm_5_8 & D5_pair  [s4 = imm_5_8 << 3;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5_pair"=memd("S5"++#"s4")" is imm_21_27=0b1011110 & S5 & S5i & imm_11_13=0b110 &   T2_9_10_pred & imm_5_8 & D5_pair [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5_pair"=memd("S5"++#"s4")" is imm_21_27=0b1011110 & S5 & S5i & imm_11_13=0b111 &   T2_9_10_pred & imm_5_8 & D5_pair   [s4 = imm_5_8 << 3;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5_pair"=memd("S5"++#"s4")" is imm_21_27=0b1011110 & S5 & S5i & imm_11_13=0b111 &   T2_9_10_pred & imm_5_8 & D5_pair [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred") "D5_pair"=memd("NR_LD_COND_u6")" is imm_21_27=0b1111110 & imm_16_20u & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_8u & imm_7=1 & imm_5_6=0 & D5_pair & NR_LD_COND_u6    {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5_pair"=memd("NR_LD_COND_u6")" is imm_21_27=0b1111110 & imm_16_20u & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_8u & imm_7=1 & imm_5_6=0 & D5_pair & NR_LD_COND_u6   {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+
+    :"if("T2_9_10_pred".new) "D5_pair"=memd("NR_LD_COND_u6")" is imm_21_27=0b1111110 & imm_16_20u & imm_11_13=0b110 & T2_9_10_pred & imm_8u & imm_7=1 & imm_5_6=0 & D5_pair & NR_LD_COND_u6   {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5_pair"=memd("BR_LD_COND_u6")" is imm_21_27=0b1111110 & imm_16_20u & imm_11_13=0b110 & T2_9_10_pred & imm_8u & imm_7=1 & imm_5_6=0 & D5_pair & BR_LD_COND_u6 {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+    :"if(!"T2_9_10_pred".new) "D5_pair"=memd("NR_LD_COND_u6")" is imm_21_27=0b1111110 & imm_16_20u & imm_11_13=0b111 & T2_9_10_pred & imm_8u & imm_7=1 & imm_5_6=0 & D5_pair & NR_LD_COND_u6   {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5_pair"=memd("BR_LD_COND_u6")" is imm_21_27=0b1111110 & imm_16_20u & imm_11_13=0b111 & T2_9_10_pred & imm_8u & imm_7=1 & imm_5_6=0 & D5_pair & BR_LD_COND_u6 {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5_pair = *[ram]:8 EA;
+        <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld_halfword.sinc b/Ghidra/Processors/Hexagon/data/languages/ld_halfword.sinc
new file mode 100644
index 0000000000..d614370221
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld_halfword.sinc
@@ -0,0 +1,274 @@
+
+#LD:Load halfword into shifted vector
+with slot: iclass=0b1001 {
+    :D5_pair"=memhw_fifo("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b0010 & S5 & S5i & imm_5_13u & D5_pair & D5_pairi & IS_NOT_EXT [ s11 = ((imm_5_13u | (imm_25_26 << 9))) << 1;]{
+        local EA:4 = S5i + s11;
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+
+    :D5_pair "=memhw_fifo(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1000010 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5_pair & D5_pairi [ s4 = imm_5_8 << 1;]  {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+    :D5_pair "=memhw_fifo(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1000010 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5_pair & D5_pairi {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+
+    :D5_pair"=memhw_fifo("S5"="u6")" is imm_21_27=0b1010010 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5_pair & D5_pairi [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+
+    :D5_pair"=memhw_fifo(" S5 "++" s4 ")" is imm_21_27=0b1010010 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5_pair & D5_pairi [ s4 = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+    :D5_pair"=memhw_fifo(" T5 "<<" u2 "+" U6 ")" is imm_21_27=0b1100010 & T5 & T5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5_pair & D5_pairi [ u2 = imm_7u | (imm_13u << 1); U6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = (T5i << u2) + U6;
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+
+    :D5_pair "=memhw_fifo(" S5 "++" M1_13 ")" is imm_21_27=0b1100010 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair & D5_pairi {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+    :D5_pair "=memhw_fifo(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1110010 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5_pair & D5_pairi {
+        local rx_h:2 = S5i(2);
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        local tmp:2 = *[ram]:2 EA;
+        D5_pair = (D5_pairi << 16) | zext(tmp);
+    }
+}
+
+#ld:load hw
+with slot: iclass=0b0011  {
+    :D5"=memh("S5"+"T5"<<"u2")" is imm_21_27=0b1010010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & OUTPUT_D5 [u2 = imm_7u | (imm_13u<<1); ]{
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:2 EA);
+    }
+}
+
+LD_MEMH_GP_ADD:"GP+"v is imm_5_13u & imm_16_20u & imm_25_26 & IS_NOT_EXT [v = (imm_5_13u | imm_16_20u << 8 | imm_16_20u<<9 | imm_25_26 <<14)<<1;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+LD_MEMH_GP_ADD:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ] { export *[const]:4 v; }
+LD_MEMH_GP_ADD:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100 {
+    :D5"=memh("LD_MEMH_GP_ADD")" is imm_27=1 & imm_25_26 & imm_21_24=0b1010 & imm_16_20u & imm_5_13u & D5 & LD_MEMH_GP_ADD & OUTPUT_D5  {
+        D5 = sext(*[ram]:2 LD_MEMH_GP_ADD);
+    }
+}
+with slot: iclass=0b1001  {
+    :D5 "=memh(" S5 "+" EXT_LD_S11_hword ")" is imm_27=0 & imm_21_24=0b1010 & S5 & S5i & D5 & EXT_LD_S11_hword & OUTPUT_D5 {
+        local EA:4 = S5i + EXT_LD_S11_hword;
+        D5 = sext(*[ram]:2 EA);
+    }
+
+    :D5 "=memh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1001010 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5 = sext(*[ram]:2 EA);
+    }
+    :D5 "=memh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1001010 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5, (M1_13:1) << 3, M1_13);
+        D5 = sext(*[ram]:2 EA);
+    }
+
+    :D5"=memh("S5"="u6")" is imm_21_27=0b1011010 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 [ u6 = imm_5_6u | (imm_8_11u << 2);] {
+        local EA:4 = u6;
+        S5 = u6;
+        D5 = sext(*[ram]:2 EA);
+    }
+
+    :D5"=memh("S5"++"v")" is imm_21_27=0b1011010 & S5 & S5i & imm_12_13=0b00 & imm_9_11 & imm_5_8 & D5 & OUTPUT_D5 [v = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+v;
+        D5 = sext(*[ram]:2 EA);
+    }
+
+    :D5"=memh(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1101010 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11u & imm_7u & imm_5_6u & D5 & LD_U6_SL & OUTPUT_D5 [ u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = sext(*[ram]:2 EA);
+    }
+    :D5 "=memh(" S5 "++" M1_13 ")" is imm_21_27=0b1101010 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = sext(*[ram]:2 EA);
+    }
+    :D5 "=memh(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1111010 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+
+        local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5+M1_13;
+        D5 = sext(*[ram]:2 EA);
+    }
+}
+
+#ld:load hw cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ")" D5 "=memh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0000010 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5   [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(!" U2_5_6 ")" D5 "=memh(" S5 "+" T5 "<<" u2 ")"  is imm_21_27=0b0001010 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5   [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010010 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5   [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010010 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011010 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5   [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011010 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+}
+
+NR_EXT_COND_H_u6:v  is imm_5_10u & IS_NOT_EXT [ v = imm_5_10u << 1;] { export *[const]:4 v; }
+BR_EXT_COND_H_u6:v  is imm_5_10u [ v = imm_5_10u << 1;] { export *[const]:4 v; }
+
+NR_EXT_COND_H_u6:val       is imm_5_10u & IS_EXT0 & immext0 [ val = immext0 | imm_5_10u; immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_H_u6:v is immext0pos=pktid & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_COND_H_u6:val       is imm_5_10u & IS_EXT1 & immext1 [ val = immext1 | imm_5_10u; immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_H_u6:v is immext1pos=pktid & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+with slot: iclass=0b0100 {
+    :"if(" T2_11_12_pred ")" D5 "=memh(" S5 "+" NR_EXT_COND_H_u6 ")" is imm_21_27=0b0001010 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_EXT_COND_H_u6 {
+        if(T2_11_12_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_EXT_COND_H_u6;
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(" T2_11_12_pred_new ".new)" D5 "=memh(" S5 "+" NR_EXT_COND_H_u6 ")" is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_EXT_COND_H_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" T2_11_12_pred_new ".new)" D5 "=memh(" S5 "+" BR_EXT_COND_H_u6 ")" is imm_21_27=0b0011010 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_EXT_COND_H_u6 {
+        if(T2_11_12_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_COND_H_u6;
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" T2_11_12_pred ")" D5 "=memh(" S5 "+" NR_EXT_COND_H_u6 ")" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_EXT_COND_H_u6 {
+        if(T2_11_12_predi != 0) goto <end>;
+        local EA:4 = S5i + NR_EXT_COND_H_u6;
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(!" T2_11_12_pred_new ".new)" D5 "=memh(" S5 "+" NR_EXT_COND_H_u6 ")" is imm_21_27=0b0111010 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_EXT_COND_H_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" T2_11_12_pred_new ".new)" D5 "=memh(" S5 "+" BR_EXT_COND_H_u6 ")" is imm_21_27=0b0111010 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_EXT_COND_H_u6 {
+        if(T2_11_12_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_COND_H_u6;
+        D5 = sext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred") "D5"=memh("S5"++"s4")" is imm_21_27=0b1011010 & S5 & S5i & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5"=memh("S5"++"s4")" is imm_21_27=0b1011010 & S5 & S5i & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+    :"if("T2_9_10_pred".new) "D5"=memh("S5"++"s4")" is imm_21_27=0b1011010 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memh("S5"++"s4")" is imm_21_27=0b1011010 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5 [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5"=memh("S5"++"s4")" is imm_21_27=0b1011010 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 3;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5"=memh("S5"++"s4")" is imm_21_27=0b1011010 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5 [s4 = imm_5_8 << 3;] {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+    :"if("T2_9_10_pred") "D5"=memhw("NR_LD_COND_u6")"  is imm_21_27=0b1111010 & imm_16_20 & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5"=memhw("NR_LD_COND_u6")"  is imm_21_27=0b1111010 & imm_16_20 & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+    :"if("T2_9_10_pred".new) "D5"=memhw("NR_LD_COND_u6")" is imm_21_27=0b1111010 & imm_16_20 & imm_11_13=0b110 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memhw("BR_LD_COND_u6")" is imm_21_27=0b1111010 & imm_16_20 & imm_11_13=0b110 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & BR_LD_COND_u6 {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5"=memhw("NR_LD_COND_u6")" is imm_21_27=0b1111010 & imm_16_20 & imm_11_13=0b111 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5"=memhw("BR_LD_COND_u6")" is imm_21_27=0b1111010 & imm_16_20 & imm_11_13=0b111 & T2_9_10_pred & imm_8 & imm_7=1 & imm_5_6=0 & D5 & BR_LD_COND_u6 {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5 = sext(*[ram]:2 EA);
+        <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld_uhalfword.sinc b/Ghidra/Processors/Hexagon/data/languages/ld_uhalfword.sinc
new file mode 100644
index 0000000000..442bc3853a
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld_uhalfword.sinc
@@ -0,0 +1,220 @@
+
+#ld:load uhw
+with slot: iclass=0b0011  {
+    :D5"=memuh(" S5 "+" T5 "<<" u2")" is imm_21_27=0b1010011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & OUTPUT_D5 [ u2 = (imm_7u) | (imm_13u << 1);]  {
+        local EA:4 = S5i + (T5i  << u2);
+        D5 = zext(*[ram]:2 EA);
+    }
+}
+
+LD_MEMUH_GP_ADD:"GP+"v is imm_5_13u & imm_16_20u & imm_25_26 & IS_NOT_EXT [v = (imm_5_13u | imm_16_20u << 8 | imm_16_20u<<9 | imm_25_26 <<14)<<1;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+LD_MEMUH_GP_ADD:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ] { export *[const]:4 v; }
+LD_MEMUH_GP_ADD:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100  {
+    :D5"=memuh("LD_MEMUH_GP_ADD")" is imm_27=1 & imm_21_24=0b1011 & D5 & LD_MEMUH_GP_ADD & OUTPUT_D5 {
+        D5 = zext(*[ram]:2 LD_MEMUH_GP_ADD);
+    }
+}
+
+with slot: iclass=0b1001  {
+    :D5"=memuh("S5"+"EXT_LD_S11_hword")" is imm_27=0 & imm_21_24=0b1011 & S5 & S5i & D5 & EXT_LD_S11_hword & OUTPUT_D5 {
+        local EA:4 = S5i + EXT_LD_S11_hword;
+        D5 = zext(*[ram]:2 EA);
+    }
+
+    :D5 "=memuh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1001011 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5 = zext(*[ram]:2 EA);
+    }
+    :D5 "=memuh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1001011 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5 = zext(*[ram]:2 EA);
+    }
+
+    :D5"=memuh("S5"="EXT_LD_U6")" is imm_21_27=0b1011011 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & EXT_LD_U6 & OUTPUT_D5 {
+        local EA:4 = EXT_LD_U6;
+        D5 = zext(*[ram]:2 EA);
+        S5 = EA;
+    }
+
+    :D5 "=memuh(" S5 "++" s4 ")" is imm_21_27=0b1011011 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        D5 = zext(*[ram]:2 EA);
+    }
+    :D5 "=memuh(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1101011 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11 & imm_7u & imm_5_6 & D5 & LD_U6_SL & OUTPUT_D5 [u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = zext(*[ram]:2 EA);
+    }
+    :D5 "=memuh(" S5 "++" M1_13 ")" is imm_21_27=0b1101011 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = zext(*[ram]:2 EA);
+    }
+    :D5 "=memuh(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1111011 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+        local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5 = zext(*[ram]:2 EA);
+    }
+}
+
+#ld:load uhw cond
+with slot: iclass=0b0011 {
+
+    :"if(" U2_5_6 ")" D5 "=memuh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0000011 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(!" U2_5_6 ")" D5 "=memuh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0001011 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memuh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010011 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memuh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010011 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memuh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011011 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memuh(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011011 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+}
+
+NR_EXT_COND_UH_u6:v  is imm_5_10u & IS_NOT_EXT [ v = imm_5_10u << 1;] { export *[const]:4 v; }
+BR_EXT_COND_UH_u6:v  is imm_5_10u [ v = imm_5_10u << 1;] { export *[const]:4 v; }
+
+NR_EXT_COND_UH_u6:val       is imm_5_10u & IS_EXT0 & immext0 [ val = immext0 | imm_5_10u; immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_UH_u6:v is immext0pos=pktid & immext0 & imm_5_10u [v = imm_5_10u | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_COND_UH_u6:val       is imm_5_10u & IS_EXT1 & immext1 [ val = immext1 | imm_5_10u; immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_UH_u6:v is immext1pos=pktid & immext1 & imm_5_10u [v = imm_5_10u | immext1; ]  { export *[const]:4 v; }
+
+
+with slot: iclass=0b0100 {
+    :"if(" T2_11_12_pred ")" D5 "=memuh(" S5 "+" NR_EXT_COND_UH_u6 ")" is imm_21_27=0b0001011 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_EXT_COND_UH_u6 {
+        if( T2_11_12_predi == 0) goto <end>;
+    local EA:4 = S5i + NR_EXT_COND_UH_u6;
+    D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(" T2_11_12_pred_new ".new)" D5 "=memuh(" S5 "+" NR_EXT_COND_UH_u6 ")" is imm_21_27=0b0011011 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_EXT_COND_UH_u6 {
+        if( T2_11_12_pred_new == 0) goto <end>;
+    local EA:4 = S5i + NR_EXT_COND_UH_u6;
+    D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(!" T2_11_12_pred ")" D5 "=memuh(" S5 "+" NR_EXT_COND_UH_u6 ")" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_EXT_COND_UH_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" T2_11_12_pred ")" D5 "=memuh(" S5 "+" BR_EXT_COND_UH_u6 ")" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & BR_EXT_COND_UH_u6 {
+        if( T2_11_12_predi != 0) goto <end>;
+    local EA:4 = S5i + BR_EXT_COND_UH_u6;
+    D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" T2_11_12_pred_new ".new)" D5 "=memuh(" S5 "+" NR_EXT_COND_UH_u6 ")"  is imm_21_27=0b0111011 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_EXT_COND_UH_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" T2_11_12_pred_new ".new)" D5 "=memuh(" S5 "+" BR_EXT_COND_UH_u6 ")"  is imm_21_27=0b0111011 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_EXT_COND_UH_u6 {
+        if( T2_11_12_pred_new != 0) goto <end>;
+    local EA:4 = S5i + BR_EXT_COND_UH_u6;
+    D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred") "D5"=memuh("S5"++"s4")" is imm_21_27=0b1011011 & S5 & S5i & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 1;] {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = zext(*[ram]:2 EA);
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5"=memuh("S5"++"s4")" is imm_21_27=0b1011011 & S5 & S5i & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 1;] {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = zext(*[ram]:2 EA);
+        <end>
+    }
+    :"if("T2_9_10_pred".new) "D5"=memuh("S5"++"s4")" is imm_21_27=0b1011011 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred & imm_5_8 & D5  [s4 = imm_5_8 << 1;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memuh("S5"++"s4")" is imm_21_27=0b1011011 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred & imm_5_8 & D5 [s4 = imm_5_8 << 1;] {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = zext(*[ram]:2 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5 "=memuh("S5"++"s4")" is imm_21_27=0b1011011 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & imm_5_8 & D5  [s4 = imm_5_8 << 1;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5 "=memuh("S5"++"s4")" is imm_21_27=0b1011011 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & imm_5_8 & D5 [s4 = imm_5_8 << 1;] {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = zext(*[ram]:2 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+
+    :"if(" T2_9_10_pred ")" D5 "=memuh(" NR_LD_COND_u6 ")" is imm_21_27=0b1111011 & imm_16_20u & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6 {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(!" T2_9_10_pred ")" D5 "=memuh(" NR_LD_COND_u6 ")" is imm_21_27=0b1111011 & imm_16_20u & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6 {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = NR_LD_COND_u6;
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memuh(" NR_LD_COND_u6 ")" is imm_21_27=0b1111011 & imm_16_20u & imm_11_13=0b110 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6 {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memuh(" BR_LD_COND_u6 ")" is imm_21_27=0b1111011 & imm_16_20u & imm_11_13=0b110 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & BR_LD_COND_u6 {
+        if(T2_9_10_pred_new == 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5 = zext(*[ram]:2 EA);
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!"T2_9_10_pred_new".new) "D5"=memuh("NR_LD_COND_u6")" is imm_21_27=0b1111011 & imm_16_20u & imm_11_13=0b111 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6 {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred_new".new) "D5"=memuh("BR_LD_COND_u6")" is imm_21_27=0b1111011 & imm_16_20u & imm_11_13=0b111 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & BR_LD_COND_u6 {
+        if(T2_9_10_pred_new != 0) goto <end>;
+        local EA:4 = BR_LD_COND_u6;
+        D5 = zext(*[ram]:2 EA);
+        <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld_unsigned_byte.sinc b/Ghidra/Processors/Hexagon/data/languages/ld_unsigned_byte.sinc
new file mode 100644
index 0000000000..7efedcd448
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld_unsigned_byte.sinc
@@ -0,0 +1,227 @@
+
+#ld:load ub
+with slot: iclass=0b0011  {
+    :D5"=memub("S5"+"T5" << #"u2")" is imm_21_27=0b1010001 & S5 & S5i & imm_13 & T5 & T5i & imm_7 & imm_5_6=0 & D5 & OUTPUT_D5 [ u2 = (imm_7) | (imm_13 << 1);]  {
+        local tmp2:4 = S5i + (T5i << u2);
+        local tmp3:1 = *[ram]:1 tmp2;
+    D5=zext(tmp3);
+    }
+}
+
+LD_MEMUB_GP_ADD:"GP+"v is imm_5_13u & imm_16_20u & imm_25_26 & IS_NOT_EXT [v = (imm_5_13u | imm_16_20u << 8 | imm_16_20u<<9 | imm_25_26 <<14);] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+LD_MEMUB_GP_ADD:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ] { export *[const]:4 v; }
+LD_MEMUB_GP_ADD:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100  {
+    :D5"=memub("LD_MEMUB_GP_ADD")" is imm_27=1 & imm_21_24=0b1001 & D5 & LD_MEMUB_GP_ADD & OUTPUT_D5 {
+	D5=zext(*[ram]:1 LD_MEMUB_GP_ADD);
+    }
+}
+with slot: iclass=0b1001  {
+    :D5"=memub("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1001 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & (hasext0=0 | immext0used=1)[ s11 = imm_5_13u | (imm_25_26 << 9); ]  {
+        local tmp:4 = s11;
+        local tmp2:4 = S5i + tmp;
+        local tmp3:1 = *[ram]:1 tmp2;
+    D5=zext(tmp3);
+    }
+    :D5"=memub("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1001 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [ s11 = imm_5_10u | immext0; immext0used=1; immext0everused=1;]  {
+        local tmp:4 = s11;
+        local tmp2:4 = S5i + tmp;
+        local tmp3:1 = *[ram]:1 tmp2;
+    D5=zext(tmp3);
+    }
+    :D5"=memub("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1001 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_10u [ s11 = imm_5_10u | immext1; immext1used=1; ]  {
+        local tmp:4 = s11;
+        local tmp2:4 = S5i + tmp;
+        local tmp3:1 = *[ram]:1 tmp2;
+    D5=zext(tmp3);
+    }
+    :D5 "=memub(" S5 "++" imm_5_8 ":circ(" M1_13 "))"  is imm_21_27=0b1001001 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, imm_5_8:1, M1_13);
+        D5 = zext(*[ram]:1 EA);
+    }
+    :D5 "=memub(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1001001 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5 = zext(*[ram]:1 EA);
+    }
+
+    :D5 "=memub(" S5 "=" EXT_LD_U6 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & EXT_LD_U6 & OUTPUT_D5 {
+        local EA:4 = EXT_LD_U6;
+        D5 = zext(*[ram]:1 EA);
+        S5 = EA;
+    }
+    :D5 "=memub(" S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+imm_5_8;
+        D5 = zext(*[ram]:1 EA);
+    }
+    :D5 "=memub(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1101001 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11 & imm_7u & imm_5_6 & D5 & LD_U6_SL & OUTPUT_D5 [u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = zext(*[ram]:1 EA);
+    }
+
+    :D5 "=memb(" S5 "++" M1_13 ")" is imm_21_27=0b1101001 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = zext(*[ram]:1 EA);
+    }
+    :D5 "=memb(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1111001 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5 = zext(*[ram]:1 EA);
+    }
+}
+
+
+#ld:load ub cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ")" D5 "=memub(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0000001 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+    :"if(!" U2_5_6 ")" D5 "=memub(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0001001 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memub(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010001 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memub(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010001 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memub(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011001 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memub(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011001 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+}
+
+#todo: nv slot
+
+NR_ld_uby_cond_u6_1: val is imm_5_10u & (hasext0=0 | immext0used=1) [val = imm_5_10u << 0;] { export *[const]:4 val; }
+BR_ld_uby_cond_u6_1: val is imm_5_10u [val = imm_5_10u << 0;] { export *[const]:4 val; }
+NR_ld_uby_cond_u6_1: val is imm_5_10u & hasext0=1 & immext0used=0 & immext0 [val = imm_5_10u | immext0; immext0used=1;immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_ld_uby_cond_u6_1: val is imm_5_10u & immext0pos=pktid & immext0 [val = imm_5_10u | immext0;] { export *[const]:4 val; }
+NR_ld_uby_cond_u6_1: val is imm_5_10u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 [val = imm_5_10u | immext1; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_ld_uby_cond_u6_1: val is imm_5_10u & immext1pos=pktid & immext1 [val = imm_5_10u | immext1; ] { export *[const]:4 val; }
+
+with slot: iclass=0b0100 {
+    :"if (" T2_11_12_pred ") " D5 "=memub(" S5 "+" NR_ld_uby_cond_u6_1 ")" is imm_21_27=0b0001001 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_ld_uby_cond_u6_1  {
+        if(T2_11_12_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_ld_uby_cond_u6_1;
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+    :"if (" T2_11_12_pred_new ".new) " D5 "=memub(" S5 "+" NR_ld_uby_cond_u6_1 ")" is imm_21_27=0b0011001 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_ld_uby_cond_u6_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if (" T2_11_12_pred_new ".new) " D5 "=memub(" S5 "+" BR_ld_uby_cond_u6_1 ")" is imm_21_27=0b0011001 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_ld_uby_cond_u6_1 {
+        if(T2_11_12_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_ld_uby_cond_u6_1;
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if (!" T2_11_12_pred ") " D5 "=memub(" S5 "+" NR_ld_uby_cond_u6_1 ")" is imm_21_27=0b0101001 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_ld_uby_cond_u6_1  {
+        if(T2_11_12_predi != 0) goto <end>;
+        local EA:4 = S5i + imm_5_10u;
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+    :"if (!" T2_11_12_pred_new ".new) " D5 "=memub(" S5 "+" NR_ld_uby_cond_u6_1 ")" is imm_21_27=0b0111001 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_ld_uby_cond_u6_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if (!" T2_11_12_pred_new ".new) " D5 "=memub(" S5 "+" BR_ld_uby_cond_u6_1 ")" is imm_21_27=0b0111001 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_ld_uby_cond_u6_1 {
+        if(T2_11_12_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_ld_uby_cond_u6_1;
+        D5 = zext(*[ram]:1 EA);
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(" T2_9_10_pred ")" D5 "=memub("S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5   {
+        if(T2_9_10_predi == 0) goto <end>;
+            D5 = zext(*[ram]:1 S5i);
+            S5 = S5i + imm_5_8;
+        <end>
+    }
+    :"if(!" T2_9_10_pred ")" D5 "=memub("S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5   {
+        if(T2_9_10_predi != 0) goto <end>;
+            D5 = zext(*[ram]:1 S5i);
+            S5 = S5i + imm_5_8;
+        <end>
+    }
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memub("S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred_new & imm_5_8 & D5   {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memub("S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred_new & imm_5_8 & D5 {
+        if(T2_9_10_pred_new != 0) goto <end>;
+            D5 = zext(*[ram]:1 S5i);
+            S5 = S5i + imm_5_8;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!" T2_9_10_pred_new ".new)" D5 "=memub("S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred_new & imm_5_8 & D5  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!" T2_9_10_pred_new ".new)" D5 "=memub("S5 "++" imm_5_8 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred_new & imm_5_8 & D5 {
+        if(T2_9_10_pred_new != 0) goto <end>;
+            D5 = zext(*[ram]:1 S5i);
+            S5 = S5i + imm_5_8;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+    :"if(" T2_9_10_pred ")" D5 "=memub(" NR_LD_COND_u6 ")" is imm_21_27=0b1111001 & imm_16_20 & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_8 & imm_7=1 & imm_5_6=0 & D5 & NR_LD_COND_u6  {
+        if(T2_9_10_predi == 0) goto <end>;
+            local EA:4 = NR_LD_COND_u6;
+            D5 = zext(*[ram]:1 EA);
+        <end>
+    }
+    :"if(!" T2_9_10_pred ")" D5 "=memub(" NR_LD_COND_u6 ")" is imm_21_27=0b1111001 & imm_16_20 & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_8 & imm_7=1 & imm_5_6=0 & D5  & NR_LD_COND_u6  {
+        if(T2_9_10_predi != 0) goto <end>;
+            local EA:4 = NR_LD_COND_u6;
+            D5 = zext(*[ram]:1 EA);
+        <end>
+    }
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memub(" NR_LD_COND_u6 ")" is imm_21_27=0b1111001 & imm_16_20 & imm_11_13=0b110 & T2_9_10_pred_new & imm_8 & imm_7=1 & imm_5_6=0 & D5  & NR_LD_COND_u6  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memub(" BR_LD_COND_u6 ")" is imm_21_27=0b1111001 & imm_16_20 & imm_11_13=0b110 & T2_9_10_pred_new & imm_8 & imm_7=1 & imm_5_6=0 & D5  & BR_LD_COND_u6 {
+        if(T2_9_10_pred_new == 0) goto <end>;
+            local EA:4 = BR_LD_COND_u6;
+            D5 = zext(*[ram]:1 EA);
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!" T2_9_10_pred_new ".new)" D5 "=memub(" NR_LD_COND_u6 ")" is imm_21_27=0b1111001 & imm_16_20 & imm_11_13=0b111 & T2_9_10_pred_new & imm_8 & imm_7=1 & imm_5_6=0 & D5  & NR_LD_COND_u6  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!" T2_9_10_pred_new ".new)" D5 "=memub(" BR_LD_COND_u6 ")" is imm_21_27=0b1111001 & imm_16_20 & imm_11_13=0b111 & T2_9_10_pred_new & imm_8 & imm_7=1 & imm_5_6=0 & D5  & BR_LD_COND_u6 {
+        if(T2_9_10_pred_new != 0) goto <end>;
+            local EA:4 = BR_LD_COND_u6;
+            D5 = zext(*[ram]:1 EA);
+        <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/ld_word.sinc b/Ghidra/Processors/Hexagon/data/languages/ld_word.sinc
new file mode 100644
index 0000000000..87d1c00f20
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/ld_word.sinc
@@ -0,0 +1,264 @@
+
+
+#LD:Load word
+with slot: iclass=0b0011  {
+    :D5"=memw("S5"+"T5"<<"u2")" is imm_21_27=0b1010100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & OUTPUT_D5 [ u2 = (imm_7u) | (imm_13u << 1);]  {
+        local EA:4 = S5i + (T5i << u2);
+        D5 = *[ram]:4 EA;
+    }
+}
+
+LD_MEMW_GP_ADD:"GP+"v is imm_5_13u & imm_16_20u & imm_25_26 & IS_NOT_EXT [v = (imm_5_13u | imm_16_20u << 8 | imm_16_20u<<9 | imm_25_26 <<14);] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+LD_MEMW_GP_ADD:v is IS_EXT0 & immext0 & imm_5_10u [v = imm_5_10u | immext0; ] { export *[const]:4 v; }
+LD_MEMW_GP_ADD:v is IS_EXT1 & immext1 & imm_5_10u [v = imm_5_10u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100  {
+    :D5"=memw("LD_MEMW_GP_ADD")" is imm_27=1 & imm_21_24=0b1100 & D5 & LD_MEMW_GP_ADD & OUTPUT_D5 {
+        D5 = *[ram]:4 LD_MEMW_GP_ADD;
+    }
+}
+with slot: iclass=0b1001  {
+    :D5"=memw("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1100 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & (hasext0=0 | immext0used=1) [s11 = (imm_5_13u | (imm_25_26 << 9))<<2;] {
+        local EA:4 = S5i + s11;
+        D5 = *[ram]:4 EA;
+    }
+    :D5"=memw("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1100 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & hasext0=1 & immext0used=0 & immext0 & imm_5_10u [s11 = (immext0) | imm_5_10u; immext0used=1; immext0everused=1;] {
+        local EA:4 = S5i + s11;
+        D5 = *[ram]:4 EA;
+    }
+    :D5"=memw("S5"+"s11")" is imm_27=0 & imm_25_26 & imm_21_24=0b1100 & S5 & S5i & imm_5_13u & D5 & OUTPUT_D5 & hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_5_10u [s11 = (immext1) | imm_5_10u; immext1used=1;] {
+        local EA:4 = S5i + s11;
+        D5 = *[ram]:4 EA;
+    }
+    :D5 "=memh(" S5 "++" s4 ":circ(" M1_13 "))"  is imm_21_27=0b1001100 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 2;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        D5 = *[ram]:4 EA;
+    }
+    :D5 "=memh(" S5 "++I:circ(" M1_13 "))" is imm_21_27=0b1001100 & S5 & S5i & M1_13 & imm_12=0 & imm_10_11=0 & imm_9=1 & imm_8=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1) << 3, M1_13);
+        D5 = *[ram]:4 EA;
+    }
+
+    :D5 "=memw(" S5 "=" u6")" is imm_21_27=0b1011100 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 & (hasext0=0 | immext0used=1) [u6 = imm_5_6u | (imm_8_11u<<2);] {
+        local EA:4 = u6;
+    D5 = *[ram]:4 EA;
+    S5 = EA;
+    }
+    :D5 "=memw(" S5 "=" u6")" is imm_21_27=0b1011100 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 & hasext0=1 & immext0used=0 & immext0 [u6 = immext0 | (imm_5_6u | (imm_8_11u<<2)); immext0used=1; immext0everused=1;] {
+        local EA:4 = u6;
+    D5 = *[ram]:4 EA;
+    S5 = EA;
+    }
+    :D5 "=memw(" S5 "=" u6")" is imm_21_27=0b1011100 & S5 & S5i & imm_12_13=0b01 & imm_8_11u & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 & hasext0=1 & hasext1=1 & immext0used=1 & immext1 [u6 = immext1 | (imm_5_6u | (imm_8_11u<<2)); immext1used=1;] {
+        local EA:4 = u6;
+    D5 = *[ram]:4 EA;
+    S5 = EA;
+    }
+
+    :D5 "=memw(" S5 "++" s4 ")" is imm_21_27=0b1011100 & S5 & S5i & imm_12_13=0b00 & imm_9_11=0 & imm_5_8 & D5 & OUTPUT_D5 [s4 = imm_5_8 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        D5 = *[ram]:4 EA;
+    }
+    :D5 "=memw(" S5 "<<" u2 "+" LD_U6_SL ")" is imm_21_27=0b1101100 & S5 & S5i & imm_13u & imm_12=1 & imm_8_11 & imm_7u & imm_5_6 & D5 & LD_U6_SL & OUTPUT_D5 [u2 = imm_7u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + LD_U6_SL;
+        D5 = *[ram]:4 EA;
+    }
+
+    :D5 "=memw(" S5 "++" M1_13 ")" is imm_21_27=0b1101100 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local EA:4 = S5i;
+        S5 = S5i+M1_13;
+        D5 = *[ram]:4 EA;
+    }
+    :D5 "=memw(" S5 "++" M1_13 ":brev)" is imm_21_27=0b1111100 & S5 & S5i & M1_13 & imm_12=0 & imm_8_12=0 & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        local rx_h:2 = S5i(2);
+    local rx_l:2 = brev(S5i:2);
+        local EA:4 = zext(rx_h | rx_l);
+        S5 = S5i+M1_13;
+        D5 = *[ram]:4 EA;
+    }
+}
+
+#LD:Load ac word
+define pcodeop memw_aq;
+with slot: iclass=0b1001  {
+    :D5 "=memw_aq(" S5 ")" is imm_21_27=0b0010000 & S5 & S5i & imm_11_13=0b001 & imm_8_10=0 & imm_5_7=0b000 & D5 {
+        D5 = memw_aq(S5i);
+    }
+}
+
+
+#NR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & (hasext0=0 | immext0used=1) [s6 = (imm_3_7u | (imm_13u << 5)) << 2;] { export *[const]:4 s6; }
+#BR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u [s6 = (imm_3_7u | (imm_13u << 5)) << 2;] { export *[const]:4 s6; }
+#NR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & hasext0=1 & immext0used=0 & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; immext0used=1;immext0everused=1; immext0pos=pktid;] { export *[const]:4 s6; }
+#BR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & immext0pos=pktid & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; ] { export *[const]:4 s6; }
+#NR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; immext1used=1; immext1pos=pktid;] { export *[const]:4 s6; }
+#BR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & immext1pos=pktid & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; ] { export *[const]:4 s6; }
+
+#LD:Load word cond
+NR_ld_w_cond_u6_1: val is imm_5_10u & (hasext0=0 | immext0used=1) [val = imm_5_10u << 2;] { export *[const]:4 val; }
+BR_ld_w_cond_u6_1: val is imm_5_10u [val = imm_5_10u << 2;] { export *[const]:4 val; }
+NR_ld_w_cond_u6_1: val is imm_5_10u & hasext0=1 & immext0used=0 & immext0 [val = imm_5_10u | immext0; immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_ld_w_cond_u6_1: val is imm_5_10u & immext0pos=pktid & immext0 [val = imm_5_10u | immext0; ] { export *[const]:4 val; }
+NR_ld_w_cond_u6_1: val is imm_5_10u & hasext1=1 & hasext0=1 & immext0used=1 & immext1 [val = imm_5_10u | immext1; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_ld_w_cond_u6_1: val is imm_5_10u & immext1pos=pktid & immext1 [val = imm_5_10u | immext1; ] { export *[const]:4 val; }
+
+
+
+NR_ld_w_cond_u6_2: val is imm_16_20u & imm_8u & (hasext0=0 | immext0used=1) [val = imm_8u | (imm_16_20u << 1);] { export *[const]:4 val; }
+BR_ld_w_cond_u6_2: val is imm_16_20u & imm_8u [val = imm_8u | (imm_16_20u << 1);] { export *[const]:4 val; }
+
+NR_ld_w_cond_u6_2: val is imm_16_20u & imm_8u & hasext0=1 & immext0used=0 & immext0 [val = imm_8u | (imm_16_20u << 1) | immext0; immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_ld_w_cond_u6_2: val is imm_16_20u & imm_8u & immext0pos=pktid & immext0 [val = imm_8u | (imm_16_20u << 1) | immext0; ] { export *[const]:4 val; }
+
+NR_ld_w_cond_u6_2: val is imm_16_20u & imm_8u & hasext0=1 & hasext1=1 & immext0used=1 & immext1 [val = imm_8u | (imm_16_20u << 1) | immext1; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_ld_w_cond_u6_2: val is imm_16_20u & imm_8u & immext1pos=pktid & immext1 [val = imm_8u | (imm_16_20u << 1) | immext1; ] { export *[const]:4 val; }
+
+
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ")" D5 "=memw(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0000100 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+    :"if(!" U2_5_6 ")" D5 "=memw(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0001100 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6 & U2_5_6i & D5  [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memw(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010100 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new)" D5 "=memw(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0010100 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memw(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011100 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new)" D5 "=memw(" S5 "+" T5 "<<" u2 ")" is imm_21_27=0b0011100 & S5 & S5i & imm_13u & T5 & T5i & imm_8_12 & imm_7u & U2_5_6_pred_new & D5 [u2 = imm_7u | (imm_13u << 1);] {
+        if(U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(" T2_11_12_pred ")" D5 "=memw(" S5 "+" NR_ld_w_cond_u6_1 ")" is imm_21_27=0b0001100 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_ld_w_cond_u6_1  {
+        local cond:1 = T2_11_12_predi != 0;
+        if(!cond) goto <end>;
+    local EA:4 = S5i + NR_ld_w_cond_u6_1;
+    D5 = *[ram]:4 EA;
+    <end>
+    }
+    :"if(" T2_11_12_pred_new ".new)" D5 "=memw(" S5 "+" NR_ld_w_cond_u6_1 ")" is imm_21_27=0b0011100 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_ld_w_cond_u6_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" T2_11_12_pred_new ".new)" D5 "=memw(" S5 "+" BR_ld_w_cond_u6_1 ")" is imm_21_27=0b0011100 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_ld_w_cond_u6_1 {
+        local cond:1 = T2_11_12_pred_new != 0;
+        if(!cond) goto <end>;
+    local EA:4 = S5i + BR_ld_w_cond_u6_1;
+    D5 = *[ram]:4 EA;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" T2_11_12_pred ")" D5 "=memw(" S5 "+" NR_ld_w_cond_u6_1 ")" is imm_21_27=0b0101100 & S5 & S5i & imm_13=0 & T2_11_12_pred & T2_11_12_predi & imm_5_10u & D5 & NR_ld_w_cond_u6_1  {
+        local cond:1 = T2_11_12_predi != 0;
+        if(cond) goto <end>;
+    local EA:4 = S5i + NR_ld_w_cond_u6_1;
+    D5 = *[ram]:4 EA;
+    <end>
+    }
+    :"if(!" T2_11_12_pred_new ".new)" D5 "=memw(" S5 "+" NR_ld_w_cond_u6_1 ")" is imm_21_27=0b0111100 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & NR_ld_w_cond_u6_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" T2_11_12_pred_new ".new)" D5 "=memw(" S5 "+" BR_ld_w_cond_u6_1 ")" is imm_21_27=0b0111100 & S5 & S5i & imm_13=0 & T2_11_12_pred_new & imm_5_10u & D5 & BR_ld_w_cond_u6_1 {
+        local cond:1 = T2_11_12_pred_new != 0;
+        if(cond) goto <end>;
+    local EA:4 = S5i + BR_ld_w_cond_u6_1;
+    D5 = *[ram]:4 EA;
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if("T2_9_10_pred") "D5"=memw("S5"++"s4")" is imm_21_27=0b1011100 & S5 & S5i & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 2;] {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = *[ram]:4 EA;
+        <end>
+    }
+    :"if(!"T2_9_10_pred") "D5"=memw("S5"++"s4")" is imm_21_27=0b1011100 & S5 & S5i & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_5_8 & D5  [s4 = imm_5_8 << 2;] {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = *[ram]:4 EA;
+        <end>
+    }
+    :"if("T2_9_10_pred".new) "D5"=memw("S5"++"s4")" is imm_21_27=0b1011100 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred & imm_5_8 & D5  [s4 = imm_5_8 << 2;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if("T2_9_10_pred".new) "D5"=memw("S5"++"s4")" is imm_21_27=0b1011100 & S5 & S5i & imm_11_13=0b110 & T2_9_10_pred & imm_5_8 & D5 [s4 = imm_5_8 << 2;] {
+        if(T2_9_10_pred == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = *[ram]:4 EA;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5 "=memw("S5"++"s4")" is imm_21_27=0b1011100 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & imm_5_8 & D5  [s4 = imm_5_8 << 2;] {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!"T2_9_10_pred".new) "D5 "=memw("S5"++"s4")" is imm_21_27=0b1011100 & S5 & S5i & imm_11_13=0b111 & T2_9_10_pred & imm_5_8 & D5 [s4 = imm_5_8 << 2;] {
+        if(T2_9_10_pred != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        D5 = *[ram]:4 EA;
+        <end>
+    }
+}
+with slot: iclass=0b1001 {
+
+    :"if(" T2_9_10_pred ")" D5 "=memw(" NR_ld_w_cond_u6_2 ")" is imm_21_27=0b1111100 & imm_16_20u & imm_11_13=0b100 & T2_9_10_pred & T2_9_10_predi & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_ld_w_cond_u6_2  {
+        if(T2_9_10_predi == 0) goto <end>;
+        local EA:4 = NR_ld_w_cond_u6_2;
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+    :"if(!" T2_9_10_pred ")" D5 "=memw(" NR_ld_w_cond_u6_2 ")" is imm_21_27=0b1111100 & imm_16_20u & imm_11_13=0b101 & T2_9_10_pred & T2_9_10_predi & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_ld_w_cond_u6_2  {
+        if(T2_9_10_predi != 0) goto <end>;
+        local EA:4 = NR_ld_w_cond_u6_2;
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memw(" NR_ld_w_cond_u6_2 ")" is imm_21_27=0b1111100 & imm_16_20u & imm_11_13=0b110 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_ld_w_cond_u6_2  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(" T2_9_10_pred_new ".new)" D5 "=memw(" BR_ld_w_cond_u6_2 ")" is imm_21_27=0b1111100 & imm_16_20u & imm_11_13=0b110 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & BR_ld_w_cond_u6_2 {
+        if(T2_9_10_pred_new == 0) goto <end>;
+        local EA:4 = BR_ld_w_cond_u6_2;
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+}
+with slot: iclass=0b1001 {
+    :"if(!" T2_9_10_pred_new ".new)" D5 "=memw(" NR_ld_w_cond_u6_2 ")" is imm_21_27=0b1111100 & imm_16_20u & imm_11_13=0b111 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & NR_ld_w_cond_u6_2  {}
+}
+with slotNV: iclass=0b1001 {
+    :"if(!" T2_9_10_pred_new ".new)" D5 "=memw(" BR_ld_w_cond_u6_2 ")" is imm_21_27=0b1111100 & imm_16_20u & imm_11_13=0b111 & T2_9_10_pred_new & imm_8u & imm_7=1 & imm_5_6=0 & D5 & BR_ld_w_cond_u6_2 {
+        if(T2_9_10_pred_new != 0) goto <end>;
+        local EA:4 = BR_ld_w_cond_u6_2;
+        D5 = *[ram]:4 EA;
+    <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/memop.sinc b/Ghidra/Processors/Hexagon/data/languages/memop.sinc
new file mode 100644
index 0000000000..ca13d4ff34
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/memop.sinc
@@ -0,0 +1,171 @@
+
+# MEMOP/byte
+with slot: iclass=0b0011  {
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")+="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b00 & D5 & D5i & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp + D5i:1;
+        *[ram]:1 EA = tmp;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")-="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b01 & D5 & D5i & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp - D5i:1;
+        *[ram]:1 EA = tmp;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")&="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b10 & D5 & D5i & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp & D5i:1;
+        *[ram]:1 EA = tmp;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")|="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b11 & D5 & D5i & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp | D5i:1;
+        *[ram]:1 EA = tmp;
+    }
+
+
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")+="imm_0_4u is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b00 & imm_0_4u & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp + imm_0_4u;
+        *[ram]:1 EA = tmp;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")-="imm_0_4u is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b01 & imm_0_4u & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp - imm_0_4u;
+        *[ram]:1 EA = tmp;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")=clrbit("imm_0_4u")" is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b10 & imm_0_4u & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp & (~(1 << imm_0_4u));
+        *[ram]:1 EA = tmp;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")=setbit("imm_0_4u")" is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b11 & imm_0_4u & EXT_MEMOP_7_12u_0 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        local tmp:1 = *[ram]:1 EA;
+        tmp = tmp | (1 << imm_0_4u);
+        *[ram]:1 EA = tmp;
+    }
+}
+
+# MEMOP/hw
+EXT_MEMOP_7_12u_1:u6 is imm_7_12u & IS_NOT_EXT [ u6 = imm_7_12u << 1;] { export *[const]:4 u6; }
+EXT_MEMOP_7_12u_1:u6 is imm_7_12u & IS_EXT0 & immext0 [ u6 = (immext0 | imm_7_12u); ] { export *[const]:4 u6; }
+EXT_MEMOP_7_12u_1:u6 is imm_7_12u & IS_EXT1 & immext0 [ u6 = (immext1 | imm_7_12u); ] { export *[const]:4 u6; }
+
+with slot: iclass=0b0011  {
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")+="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b00 & D5 & D5i & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp + D5i:2;
+        *[ram]:2 EA = tmp;
+    }
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")-="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b01 & D5 & D5i & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp - D5i:2;
+        *[ram]:2 EA = tmp;
+    }
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")&="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b10 & D5 & D5i & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp & D5i:2;
+        *[ram]:2 EA = tmp;
+    }
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")|="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b11 & D5 & D5i & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp | D5i:2;
+        *[ram]:2 EA = tmp;
+    }
+
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")+="imm_0_4u is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b00 & imm_0_4u & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp + imm_0_4u;
+        *[ram]:2 EA = tmp;
+    }
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")-="imm_0_4u is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b01 & imm_0_4u & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp - imm_0_4u;
+        *[ram]:2 EA = tmp;
+    }
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")=clrbit("imm_0_4u")" is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b10 & imm_0_4u & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp & (~(1 << imm_0_4u));
+        *[ram]:2 EA = tmp;
+    }
+    :"memh("S5"+"EXT_MEMOP_7_12u_1")=setbit("imm_0_4u")" is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b11 & imm_0_4u & EXT_MEMOP_7_12u_1 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_1;
+        local tmp:2 = *[ram]:2 EA;
+        tmp = tmp | (1 << imm_0_4u);
+        *[ram]:2 EA = tmp;
+    }
+}
+
+
+# MEMOP/word
+
+EXT_MEMOP_7_12u_2:u6 is imm_7_12u & IS_NOT_EXT [ u6 = imm_7_12u << 2;] { export *[const]:4 u6; }
+EXT_MEMOP_7_12u_2:u6 is imm_7_12u & IS_EXT0 & immext0 [ u6 = (immext0 | imm_7_12u); ] { export *[const]:4 u6; }
+EXT_MEMOP_7_12u_2:u6 is imm_7_12u & IS_EXT1 & immext0 [ u6 = (immext1 | imm_7_12u); ] { export *[const]:4 u6; }
+
+with slot: iclass=0b0011  {
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")+="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b00 & D5 & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp + D5:4;
+        *[ram]:4 EA = tmp;
+    }
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")-="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b01 & D5 & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp - D5:4;
+        *[ram]:4 EA = tmp;
+    }
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")&="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b10 & D5 & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp & D5:4;
+        *[ram]:4 EA = tmp;
+    }
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")|="D5 is imm_24_27=0b1110 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b11 & D5 & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp | D5:4;
+        *[ram]:4 EA = tmp;
+    }
+
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")+="imm_0_4u is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b00 & imm_0_4u & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp + imm_0_4u;
+        *[ram]:4 EA = tmp;
+    }
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")-="imm_0_4u is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b01 & imm_0_4u & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp - imm_0_4u;
+        *[ram]:4 EA = tmp;
+    }
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")=clrbit("imm_0_4u")" is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b10 & imm_0_4u & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp & (~(1 << imm_0_4u));
+        *[ram]:4 EA = tmp;
+    }
+    :"memw("S5"+"EXT_MEMOP_7_12u_2")=setbit("imm_0_4u")" is imm_24_27=0b1111 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_7_12u & imm_5_6=0b11 & imm_0_4u & EXT_MEMOP_7_12u_2 {
+        local EA:4 = S5i + EXT_MEMOP_7_12u_2;
+        local tmp:4 = *[ram]:4 EA;
+        tmp = tmp | (1 << imm_0_4u);
+        *[ram]:4 EA = tmp;
+    }
+
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/nv.sinc b/Ghidra/Processors/Hexagon/data/languages/nv.sinc
new file mode 100644
index 0000000000..ba676a9408
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/nv.sinc
@@ -0,0 +1,370 @@
+
+# NV/J
+
+NR_nv_j_r9: r9 is imm_1_7u & imm_20_21 & IS_NOT_EXT [ r9 = inst_start + ((imm_1_7u | (imm_20_21 << 7)) << 2); ]  { export *[ram]:4 r9; }
+BR_nv_j_r9: r9 is imm_1_7u & imm_20_21 [ r9 = inst_start + ((imm_1_7u | (imm_20_21 << 7)) << 2); ]  { export *[ram]:4 r9; }
+
+NR_nv_j_r9: r9 is imm_1_7u & imm_20_21 & IS_EXT0 & immext0 [ r9 = inst_start + (imm_1_7u | immext0); immext0pos=pktid; ]  { export *[ram]:4 r9; }
+BR_nv_j_r9: r9 is imm_1_7u & imm_20_21 & immext0pos=pktid & immext0 [ r9 = inst_start + (imm_1_7u | immext0);]  { export *[ram]:4 r9; }
+
+NR_nv_j_r9: r9 is imm_1_7u & imm_20_21 & IS_EXT1 & immext1 [ r9 = inst_start + (imm_1_7u | immext1); immext1pos=pktid;]  { export *[ram]:4 r9; }
+BR_nv_j_r9: r9 is imm_1_7u & imm_20_21 & immext1pos=pktid & immext1 [ r9 = inst_start + (imm_1_7u | immext1);]  { export *[ram]:4 r9; }
+
+
+with slot: iclass=0b0010  {
+    :"if(cmp.eq("NV_S3_new_16_18","T5") jmp:nt "NR_nv_j_r9 is imm_22_27=0b000000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {}
+    :"if(cmp.eq("NV_S3_new_16_18","T5") jmp:t "NR_nv_j_r9 is imm_22_27=0b000000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+
+    }
+    :"if(!cmp.eq("NV_S3_new_16_18","T5") jmp:nt "NR_nv_j_r9 is imm_22_27=0b000001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+
+    }
+    :"if(!cmp.eq("NV_S3_new_16_18","T5") jmp:t "NR_nv_j_r9 is imm_22_27=0b000001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+
+    }
+
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jmp:nt "NR_nv_j_r9 is imm_22_27=0b000010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+
+    }
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jmp:t "NR_nv_j_r9 is imm_22_27=0b000010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gt("NV_S3_new_16_18","T5") jmp:nt "NR_nv_j_r9 is imm_22_27=0b000011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gt("NV_S3_new_16_18","T5") jmp:t "NR_nv_j_r9 is imm_22_27=0b000011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jmp:nt "NR_nv_j_r9 is imm_22_27=0b000100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jmp:t "NR_nv_j_r9 is imm_22_27=0b000100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jmp:nt "NR_nv_j_r9 is imm_22_27=0b000101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+#np
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jmp:t "NR_nv_j_r9 is imm_22_27=0b000101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+
+
+
+
+    :"if(cmp.gt(" T5 "," NV_S3_new_16_18 ") jump:nt "NR_nv_j_r9 is imm_22_27=0b000110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jump:t "NR_nv_j_r9 is imm_22_27=0b000110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gt(" T5 "," NV_S3_new_16_18 ") jump:nt "NR_nv_j_r9 is imm_22_27=0b000111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jump:t "NR_nv_j_r9 is imm_22_27=0b000111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jump:t "NR_nv_j_r9 is imm_22_27=0b001000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jump:t "NR_nv_j_r9 is imm_22_27=0b001000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jump:t "NR_nv_j_r9 is imm_22_27=0b001001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jump:t "NR_nv_j_r9 is imm_22_27=0b001001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+#ns
+    :"if(cmp.eq(" NV_S3_new_16_18 " ," imm_8_12u ") jump:nt" NR_nv_j_r9  is imm_22_27=0b010000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" NR_nv_j_r9  is imm_22_27=0b010000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" NR_nv_j_r9  is imm_22_27=0b010001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+    :"if(!cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" NR_nv_j_r9  is imm_22_27=0b010001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+    :"if(cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" NR_nv_j_r9  is imm_22_27=0b010010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18  {
+    }
+    :"if(cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" NR_nv_j_r9  is imm_22_27=0b010010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" NR_nv_j_r9  is imm_22_27=0b010011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" NR_nv_j_r9  is imm_22_27=0b010011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+    :"if(cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" NR_nv_j_r9  is imm_22_27=0b010100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" NR_nv_j_r9  is imm_22_27=0b010100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" NR_nv_j_r9  is imm_22_27=0b010101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+    :"if(!cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" NR_nv_j_r9  is imm_22_27=0b010101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & NR_nv_j_r9 & NV_S3_new_16_18 {
+    }
+
+    :"if(tstbit(" NV_S3_new_16_18 ",0) jump:nt" NR_nv_j_r9  is imm_22_27=0b010110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18 & NR_nv_j_r9 {
+    }
+    :"if(tstbit(" NV_S3_new_16_18 ",0) jump:t" NR_nv_j_r9  is imm_22_27=0b010110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(!tstbit(" NV_S3_new_16_18 ",0) jump:nt" NR_nv_j_r9  is imm_22_27=0b010111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+}
+    :"if(!tstbit(" NV_S3_new_16_18 ",0) jump:t" NR_nv_j_r9  is imm_22_27=0b010111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=00 & NV_S3_new_16_18  & NR_nv_j_r9 {
+}
+    :"if(cmp.eq(" NV_S3_new_16_18 ",-1) jump:nt" NR_nv_j_r9  is imm_22_27=0b011000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(cmp.eq(" NV_S3_new_16_18 ",-1) jump:t" NR_nv_j_r9  is imm_22_27=0b011000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(!cmp.eq(" NV_S3_new_16_18 ",-1) jump:nt" NR_nv_j_r9  is imm_22_27=0b011001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(!cmp.eq(" NV_S3_new_16_18 ",-1) jump:t" NR_nv_j_r9  is imm_22_27=0b011001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+
+    :"if(cmp.gt(" NV_S3_new_16_18 ",-1) jump:nt" NR_nv_j_r9  is imm_22_27=0b011010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(cmp.gt(" NV_S3_new_16_18 ",-1) jump:t" NR_nv_j_r9  is imm_22_27=0b011010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 ",-1) jump:nt" NR_nv_j_r9  is imm_22_27=0b011011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 ",-1) jump:t" NR_nv_j_r9  is imm_22_27=0b011011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & NV_S3_new_16_18  & NR_nv_j_r9 {
+    }
+}
+with slotB: iclass=0b0010 {
+    :"if(cmp.eq("NV_S3_new_16_18","T5") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 != T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.eq("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 != T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.eq("NV_S3_new_16_18","T5") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 == T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.eq("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 == T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gt("NV_S3_new_16_18","T5") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s> T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gt("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s> T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 <= T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 > T5i) goto <end>;
+        goto BR_nv_j_r9;
+
+    <end>
+    }
+#np
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 > T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+
+
+
+
+    :"if(cmp.gt(" T5 "," NV_S3_new_16_18 ") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(T5i s<= NV_S3_new_16_18) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(T5i s<= NV_S3_new_16_18) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gt(" T5 "," NV_S3_new_16_18 ") jmp:nt "BR_nv_j_r9 is imm_22_27=0b000111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(T5i s> NV_S3_new_16_18) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gt("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b000111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(T5i s> NV_S3_new_16_18) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b001000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 <= T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gtu("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b001000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 <= T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b001001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 > T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gtu("NV_S3_new_16_18","T5") jmp:t "BR_nv_j_r9 is imm_22_27=0b001001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & T5 & T5i & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 > T5i) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+#ns
+    :"if(cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" BR_nv_j_r9  is NV_S3_new_16_18 & imm_22_27=0b010000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9{
+        if(NV_S3_new_16_18 != imm_8_12u) goto <end>;
+            goto BR_nv_j_r9;
+        <end>
+    }
+    :"if(cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" BR_nv_j_r9  is imm_22_27=0b010000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 != imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" BR_nv_j_r9  is imm_22_27=0b010001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 == imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(!cmp.eq(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" BR_nv_j_r9  is imm_22_27=0b010001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 == imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" BR_nv_j_r9  is imm_22_27=0b010010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" BR_nv_j_r9  is imm_22_27=0b010010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" BR_nv_j_r9  is imm_22_27=0b010011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s> imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" BR_nv_j_r9  is imm_22_27=0b010011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s> imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" BR_nv_j_r9  is imm_22_27=0b010100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 <= imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" BR_nv_j_r9  is imm_22_27=0b010100 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 <= imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:nt" BR_nv_j_r9  is imm_22_27=0b010101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 > imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gtu(" NV_S3_new_16_18 "," imm_8_12u ") jump:t" BR_nv_j_r9  is imm_22_27=0b010101 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12u & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 > imm_8_12u) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(tstbit(" NV_S3_new_16_18 ",0) jump:nt" BR_nv_j_r9  is imm_22_27=0b010110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+        local tmp:1 = (NV_S3_new_16_18 & 1) != 0;
+    if(!tmp) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(tstbit(" NV_S3_new_16_18 ",0) jump:t" BR_nv_j_r9  is imm_22_27=0b010110 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+        local tmp:1 = (NV_S3_new_16_18 & 1) != 0;
+    if(!tmp) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!tstbit(" NV_S3_new_16_18 ",0) jump:nt" BR_nv_j_r9  is imm_22_27=0b010111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+        local tmp:1 = (NV_S3_new_16_18 & 1) != 0;
+    if(tmp) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!tstbit(" NV_S3_new_16_18 ",0) jump:t" BR_nv_j_r9  is imm_22_27=0b010111 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+        local tmp:1 = (NV_S3_new_16_18 & 1) != 0;
+    if(tmp) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.eq(" NV_S3_new_16_18 ",-1) jump:nt" BR_nv_j_r9  is imm_22_27=0b011000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 != -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.eq(" NV_S3_new_16_18 ",-1) jump:t" BR_nv_j_r9  is imm_22_27=0b011000 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 != -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.eq(" NV_S3_new_16_18 ",-1) jump:nt" BR_nv_j_r9  is imm_22_27=0b011001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 == -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.eq(" NV_S3_new_16_18 ",-1) jump:t" BR_nv_j_r9  is imm_22_27=0b011001 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 == -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+
+    :"if(cmp.gt(" NV_S3_new_16_18 ",-1) jump:nt" BR_nv_j_r9  is imm_22_27=0b011010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(cmp.gt(" NV_S3_new_16_18 ",-1) jump:t" BR_nv_j_r9  is imm_22_27=0b011010 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s<= -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 ",-1) jump:nt" BR_nv_j_r9  is imm_22_27=0b011011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=0 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s> -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+    :"if(!cmp.gt(" NV_S3_new_16_18 ",-1) jump:t" BR_nv_j_r9  is imm_22_27=0b011011 & imm_20_21 & imm_19=0 & S3_new_16_18 & imm_13=1 & imm_8_12=0 & imm_1_7u & imm_0=0 & BR_nv_j_r9 & NV_S3_new_16_18 {
+    if(NV_S3_new_16_18 s> -1) goto <end>;
+    goto BR_nv_j_r9;
+    <end>
+    }
+}
+
+
+@include "nv_byte.sinc"
+@include "nv_hw.sinc"
+@include "nv_word.sinc"
diff --git a/Ghidra/Processors/Hexagon/data/languages/nv_byte.sinc b/Ghidra/Processors/Hexagon/data/languages/nv_byte.sinc
new file mode 100644
index 0000000000..9ef5013c20
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/nv_byte.sinc
@@ -0,0 +1,317 @@
+# NV/ST:ST new-value byte
+with slot: iclass=0b0011 {
+    :"memb(" S5 "+" T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b1011101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & imm_3_4=0b00 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"memb(" S5 "+" T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b1011101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & imm_3_4=0b00 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:1 EA = NV_T3_0_2_new;
+    }
+}
+
+NR_NV_ST_GP_U16_B:"GP + "u16 is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & (hasext0=0 | immext0used=1) [u16 = imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14;] { local tmp:4 = GP + u16; export *[const]:4 tmp; }
+BR_NV_ST_GP_U16_B:"GP + "u16 is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u [u16 = imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14;] { local tmp:4 = GP + u16; export *[const]:4 tmp; }
+
+NR_NV_ST_GP_U16_B:val is imm_0_5u & hasext0=1 & immext0used=0 & immext0 [ val = immext0 | imm_0_5u; immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+NR_NV_ST_GP_U16_B:val is imm_0_5u & immext0pos=pktid  & immext0 [ val = immext0 | imm_0_5u; ] { export *[const]:4 val; }
+
+NR_NV_ST_GP_U16_B:val is imm_0_5u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 [ val = immext1 | imm_0_5u; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+NR_NV_ST_GP_U16_B:val is imm_0_5u & immext1pos=pktid  & immext1 [ val = immext1 | imm_0_5u; ] { export *[const]:4 val; }
+
+with slot: iclass=0b0100 {
+    :"memb(" NR_NV_ST_GP_U16_B ")=" NV_T3_new_8_10 is imm_27=1 & imm_25_26 & imm_21_24=0b0101 & imm_16_20u & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_0_7u & NR_NV_ST_GP_U16_B  {}
+}
+with slotNV: iclass=0b0100 {
+    :"memb(" BR_NV_ST_GP_U16_B ")=" NV_T3_new_8_10 is imm_27=1 & imm_25_26 & imm_21_24=0b0101 & imm_16_20u & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_0_7u & BR_NV_ST_GP_U16_B {
+        *[ram]:1 BR_NV_ST_GP_U16_B = NV_T3_new_8_10;
+    }
+}
+
+NR_NV_B_S11: s11 is imm_0_7u & imm_13u & imm_25_26 & IS_NOT_EXT [s11 = imm_0_7u | (imm_13u<<8) | (imm_25_26 << 9);] { export *[const]:4 s11; }
+BR_NV_B_S11: s11 is imm_0_7u & imm_13u & imm_25_26 [s11 = imm_0_7u | (imm_13u<<8) | (imm_25_26 << 9);] { export *[const]:4 s11; }
+NR_NV_B_S11: s11 is imm_0_5u & IS_EXT0 & immext0 [s11 = imm_0_5u | immext0; immext0pos=pktid;] { export *[const]:4 s11; }
+BR_NV_B_S11: s11 is imm_0_5u & immext0pos=pktid & immext0 [s11 = imm_0_5u | immext0; ] { export *[const]:4 s11; }
+NR_NV_B_S11: s11 is imm_0_5u & IS_EXT1 & immext1 [s11 = imm_0_5u | immext1; immext1pos=pktid;] { export *[const]:4 s11; }
+BR_NV_B_S11: s11 is imm_0_5u & immext1pos=pktid & immext1 [s11 = imm_0_5u | immext1; ] { export *[const]:4 s11; }
+
+with slot: iclass=0b1010 {
+    :"memb(" S5 "+" NR_NV_B_S11 ")=" NV_T3_new_8_10 is imm_27=0 & imm_21_24=0b1101 & S5 & S5i & imm_11_12=0b00 & NV_T3_new_8_10 & NR_NV_B_S11 {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "+" BR_NV_B_S11 ")=" NV_T3_new_8_10 is imm_27=0 & imm_21_24=0b1101 & S5 & S5i & imm_11_12=0b00 & NV_T3_new_8_10 & BR_NV_B_S11 {
+        local EA:4 = S5i + BR_NV_B_S11;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "++" "I:circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "++" "I:circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+        local EA:4 = S5i;
+        local m:4 = M1_13:4;
+        S5 = circ_add(S5i, m << 2, M1_13);
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "++" s4 ":circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 0;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "++" s4 ":circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 0;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "=" u6 ")=" NV_T3_new_8_10  is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=1 & imm_6=0 & imm_0_5u  [u6 = imm_0_5u << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "=" u6 ")=" NV_T3_new_8_10  is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=1 & imm_6=0 & imm_0_5u [u6 = imm_0_5u << 0; ] {
+        local EA:4 = u6;
+        *[ram]:1 EA = NV_T3_new_8_10;
+        S5 = u6;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "++" imm_3_6 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "++" imm_3_6 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 {
+        local EA:4 = S5i;
+        S5 = S5i + imm_3_6;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=1 & imm_6u & EXT_imm_0_5u  [ u2 = imm_6u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "++" M1_13 ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_0_6  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "++" M1_13 ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memb(" S5 "++" M1_13 ":brev)=" NV_T3_new_8_10 is imm_21_27=0b1111101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_0_6  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memb(" S5 "++" M1_13 ":brev)=" NV_T3_new_8_10 is imm_21_27=0b1111101 & S5 & S5i & M1_13 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    }
+}
+
+# NV/ST:ST new-value byte cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0100101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ") memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0100101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6i == 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:1 EA = NV_T3_0_2_new;
+        <end>
+
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6 ") memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0101101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6 ") memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0101101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6i != 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:1 EA = NV_T3_0_2_new;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0110101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0110101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6 == 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:1 EA = NV_T3_0_2_new;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0111101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memb(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0111101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b00 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6 != 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:1 EA = NV_T3_0_2_new;
+        <end>
+    }
+}
+
+NR_NVBC_1:u6 is imm_3_7u & imm_13u & (hasext0=0 | immext0used=1) [ u6 = (imm_3_7u | (imm_13u <<5) ) << 0;] { export *[const]:4 u6; }
+BR_NVBC_1:u6 is imm_3_7u & imm_13u [ u6 = (imm_3_7u | (imm_13u <<5) ) << 1;] { export *[const]:4 u6; }
+NR_NVBC_1:val is hasext0=1 & immext0used=0 & immext0 & imm_3_7u & imm_13u [ val = immext0 | (imm_3_7u | (imm_13u <<5)); immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_NVBC_1:val is immext0pos=pktid & immext0 & imm_3_7u & imm_13u [ val = immext0 | (imm_3_7u | (imm_13u <<5)); ] { export *[const]:4 val; }
+NR_NVBC_1:val is hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_3_7u & imm_13u [ val = immext1 | (imm_3_7u | (imm_13u <<5)); immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_NVBC_1:val is immext1pos=pktid & immext1 & imm_3_7u & imm_13u [ val = immext1 | (imm_3_7u | (imm_13u <<5)); ] { export *[const]:4 val; }
+
+with slot: iclass=0b0100 {
+
+    :"if(" D2_pred ") memb(" S5 "+" NR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0000101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_NVBC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" D2_pred ") memb(" S5 "+" BR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0000101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & BR_NVBC_1 {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = S5i + BR_NVBC_1;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(" D2_pred_new ".new) memb(" S5 "+" NR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0010101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & NR_NVBC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" D2_pred_new ".new) memb(" S5 "+" BR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0010101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & BR_NVBC_1 {
+        if(D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_NVBC_1;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred ") memb(" S5 "+" NR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0100101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_NVBC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred ") memb(" S5 "+" BR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0100101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & BR_NVBC_1 {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = S5i + BR_NVBC_1;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memb(" S5 "+" NR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0110101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & NR_NVBC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memb(" S5 "+" BR_NVBC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0110101 & S5 & S5i & imm_13u & imm_11_12=0b00 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & BR_NVBC_1 {
+        if(D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_NVBC_1;
+        *[ram]:1 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ") memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi [ s4 = imm_3_6 << 0; ] {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0; ]  {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ") memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred & D2_predi [ s4 = imm_3_6 << 0; ]  {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ".new) memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred [ s4 = imm_3_6 << 0; ] {
+        if(D2_pred == 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memb(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b00 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred [ s4 = imm_3_6 << 0; ] {
+        if(D2_pred != 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+
+NR_EXT_COND_NV_ST_B_u6:v  is imm_3_6u & imm_16_17u & IS_NOT_EXT [ v = (imm_3_6u | (imm_16_17u << 4));] { export *[const]:4 v; }
+BR_EXT_COND_NV_ST_B_u6:v  is imm_3_6u & imm_16_17u [ v = (imm_3_6u | (imm_16_17u << 4));] { export *[const]:4 v; }
+
+NR_EXT_COND_NV_ST_B_u6:val       is imm_3_6u & imm_16_17u & IS_EXT0 & immext0 [ val = immext0 | imm_3_6u | (imm_16_17u << 4); immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_NV_ST_B_u6:v is immext0pos=pktid & immext0 & imm_3_6u & imm_16_17u [v = imm_3_6u | (imm_16_17u << 4) | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_COND_NV_ST_B_u6:val       is imm_3_6u & imm_16_17u & IS_EXT1 & immext1 [ val = immext1 | imm_3_6u | (imm_16_17u << 4); immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_NV_ST_B_u6:v is immext1pos=pktid & immext1 & imm_3_6u & imm_16_17u [v = imm_3_6u | (imm_16_17u << 4) | immext1; ]  { export *[const]:4 v; }
+
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memb(" NR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi & NR_EXT_COND_NV_ST_B_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ") memb(" BR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi & BR_EXT_COND_NV_ST_B_u6 {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_B_u6;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memb(" NR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi & NR_EXT_COND_NV_ST_B_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ") memb(" BR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b000 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi & BR_EXT_COND_NV_ST_B_u6 {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_B_u6;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ".new) memb(" NR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b100 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & NR_EXT_COND_NV_ST_B_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memb(" BR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b100 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & BR_EXT_COND_NV_ST_B_u6 {
+        if(D2_pred == 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_B_u6;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memb(" NR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b100 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & NR_EXT_COND_NV_ST_B_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memb(" BR_EXT_COND_NV_ST_B_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b100 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & BR_EXT_COND_NV_ST_B_u6 {
+        if(D2_pred != 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_B_u6;
+            *[ram]:1 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
\ No newline at end of file
diff --git a/Ghidra/Processors/Hexagon/data/languages/nv_hw.sinc b/Ghidra/Processors/Hexagon/data/languages/nv_hw.sinc
new file mode 100644
index 0000000000..56845b194f
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/nv_hw.sinc
@@ -0,0 +1,285 @@
+# NV/ST:ST new-value half word
+with slot: iclass=0b0011 {
+# TODO: shift
+    :"memh(" S5 "+" T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b1011101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & imm_3_4=0b01 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"memh(" S5 "+" T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b1011101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & imm_3_4=0b01 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = NV_T3_0_2_new;
+    }
+}
+
+NR_NV_ST_U16_H:"GP +" u16 is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & (hasext0=0 | immext0used=1) [u16 = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14) << 1;] { local tmp:4 = GP + u16:4; export *[const]:4 tmp; }
+BR_NV_ST_U16_H:"GP +" u16 is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u [u16 = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14) << 1;] { local tmp: 4 = GP + u16:4; export *[const]:4 tmp; }
+
+NR_NV_ST_U16_H:val is imm_0_5u & hasext0=1 & immext0used=0 & immext0 [ val = immext0 | imm_0_5u; immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_NV_ST_U16_H:val is imm_0_5u & immext0pos=pktid  & immext0 [ val = immext0 | imm_0_5u; ] { export *[const]:4 val; }
+NR_NV_ST_U16_H:val is imm_0_5u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 [ val = immext1 | imm_0_5u; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_NV_ST_U16_H:val is imm_0_5u & immext1pos=pktid  & immext1 [ val = immext1 | imm_0_5u; ] { export *[const]:4 val; }
+
+with slot: iclass=0b0100 {
+    :"memh("NR_NV_ST_U16_H")="NV_T3_new_8_10 is imm_27=1 & imm_25_26u & imm_21_24=0b0101 & imm_16_20u & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & NR_NV_ST_U16_H {}
+}
+with slotNV: iclass=0b0100 {
+    :"memh("BR_NV_ST_U16_H")="NV_T3_new_8_10 is imm_27=1 & imm_25_26u & imm_21_24=0b0101 & imm_16_20u & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & BR_NV_ST_U16_H {
+        *[ram]:2 BR_NV_ST_U16_H = NV_T3_new_8_10;
+    }
+}
+
+NR_NV_H_S11: s11 is imm_0_7u & imm_13u & imm_25_26 & IS_NOT_EXT [s11 = (imm_0_7u | (imm_13u<<8) | (imm_25_26 << 9)) << 1;] { export *[const]:4 s11; }
+BR_NV_H_S11: s11 is imm_0_7u & imm_13u & imm_25_26 [s11 = (imm_0_7u | (imm_13u<<8) | (imm_25_26 << 9)) << 1;] { export *[const]:4 s11; }
+NR_NV_H_S11: s11 is imm_0_5u & IS_EXT0 & immext0 [s11 = imm_0_5u | immext0; immext0pos=pktid;] { export *[const]:4 s11; }
+BR_NV_H_S11: s11 is imm_0_5u & immext0pos=pktid & immext0 [s11 = imm_0_5u | immext0; ] { export *[const]:4 s11; }
+NR_NV_H_S11: s11 is imm_0_5u & IS_EXT1 & immext1 [s11 = imm_0_5u | immext1; immext1pos=pktid;] { export *[const]:4 s11; }
+BR_NV_H_S11: s11 is imm_0_5u & immext1pos=pktid & immext1 [s11 = imm_0_5u | immext1; ] { export *[const]:4 s11; }
+
+with slot: iclass=0b1010  {
+    :"memh(" S5 "+" NR_NV_H_S11 ")=" NV_T3_new_8_10 is imm_27=0 & imm_21_24=0b1101 & S5 & S5i & imm_11_12=0b01 & NV_T3_new_8_10 & NR_NV_H_S11 {}
+}
+with slotNV: iclass=0b1010 {
+    :"memh(" S5 "+" BR_NV_H_S11 ")=" NV_T3_new_8_10 is imm_27=0 & imm_21_24=0b1101 & S5 & S5i & imm_11_12=0b01 & NV_T3_new_8_10 & BR_NV_H_S11 {
+        local EA:4 = S5i + BR_NV_H_S11;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+}
+
+with slot: iclass=0b1010  {
+    :"memh(" S5 "++" "I:circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {}
+    :"memh(" S5 "++" s4 ":circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 1;] {}
+    :"memh(" S5 "=" u6 ")=" NV_T3_new_8_10  is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=1 & imm_6=0 & imm_0_5u [u6 = imm_0_5u << 0; ] {}
+
+    :"memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [ s4 = imm_3_6 << 1;] {}
+    :"memh(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ] {}
+    :"memh(" S5 "++" M1_13 ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {}
+    :"memh(" S5 "++" M1_13 ":brev)=" NV_T3_new_8_10 is imm_21_27=0b1111101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"memh(" S5 "++" "I:circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+        local EA:4 = S5i;
+        local m:4 = M1_13:4;
+        S5 = circ_add(S5i, m << 2, M1_13);
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+    :"memh(" S5 "++" s4 ":circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+    :"memh(" S5 "=" u6 ")=" NV_T3_new_8_10  is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=1 & imm_6=0 & imm_0_5u [u6 = imm_0_5u << 0; ] {
+        local EA:4 = u6;
+        *[ram]:2 EA = NV_T3_new_8_10;
+        S5 = u6;
+    }
+
+    :"memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [ s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+    :"memh(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+    :"memh(" S5 "++" M1_13 ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+    :"memh(" S5 "++" M1_13 ":brev)=" NV_T3_new_8_10 is imm_21_27=0b1111101 & S5 & S5i & M1_13 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    }
+}
+
+# NV/ST:ST new-value half word cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0100101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ") memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0100101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6i == 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:2 EA = NV_T3_0_2_new:2;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6 ") memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0101101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6 ") memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0101101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6i != 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:2 EA = NV_T3_0_2_new:2;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0110101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0110101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6 == 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:2 EA = NV_T3_0_2_new:2;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0111101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memh(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0111101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b01 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6 != 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:2 EA = NV_T3_0_2_new:2;
+        <end>
+    }
+}
+with slot: iclass=0b0100 {
+    NR_NVHC_1:u6 is imm_3_7u & imm_13u & IS_NOT_EXT [ u6 = (imm_3_7u | (imm_13u <<5) ) << 1;] { export *[const]:4 u6; }
+    BR_NVHC_1:u6 is imm_3_7u & imm_13u [ u6 = (imm_3_7u | (imm_13u <<5) ) << 1;] { export *[const]:4 u6; }
+    NR_NVHC_1:val is IS_EXT0 & immext0 & imm_3_7u & imm_13u [ val = immext0 | (imm_3_7u | (imm_13u <<5)); immext0pos=pktid;] { export *[const]:4 val; }
+    BR_NVHC_1:val is immext0pos=pktid & immext0 & imm_3_7u & imm_13u [ val = immext0 | (imm_3_7u | (imm_13u <<5)); ] { export *[const]:4 val; }
+    NR_NVHC_1:val is IS_EXT1 & immext1 & imm_3_7u & imm_13u [ val = immext1 | (imm_3_7u | (imm_13u <<5)); immext1pos=pktid;] { export *[const]:4 val; }
+    BR_NVHC_1:val is immext1pos=pktid & immext1 & imm_3_7u & imm_13u [ val = immext1 | (imm_3_7u | (imm_13u <<5)); ] { export *[const]:4 val; }
+
+
+    :"if(" D2_pred ") memh(" S5 "+" NR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0000101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_NVHC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" D2_pred ") memh(" S5 "+" BR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0000101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & BR_NVHC_1 {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = S5i + BR_NVHC_1;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(" D2_pred_new ".new) memh(" S5 "+" NR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0010101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & NR_NVHC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" D2_pred_new ".new) memh(" S5 "+" BR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0010101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & BR_NVHC_1 {
+        if(D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_NVHC_1;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred ") memh(" S5 "+" NR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0100101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_NVHC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred ") memh(" S5 "+" BR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0100101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & BR_NVHC_1 {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = S5i + BR_NVHC_1;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memh(" S5 "+" NR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0110101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & NR_NVHC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memh(" S5 "+" BR_NVHC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0110101 & S5 & S5i & imm_13u & imm_11_12=0b01 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & BR_NVHC_1 {
+        if(D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_NVHC_1;
+        *[ram]:2 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi [ s4 = imm_3_6 << 0; ] {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0; ]  {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ") memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred & D2_predi [ s4 = imm_3_6 << 0; ]  {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ".new) memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred [ s4 = imm_3_6 << 0; ] {
+        if(D2_pred == 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memh(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b01 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred [ s4 = imm_3_6 << 0; ] {
+        if(D2_pred != 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+    }
+with slot: iclass=0b1010 {
+
+    :"if(" D2_pred ") memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  [u6 = imm_3_6u | (imm_16_17u << 4);] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = u6;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi  [u6 = imm_3_6u | (imm_16_17u << 4);] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ") memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b001 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = u6;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ".new) memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b101 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred  [u6 = imm_3_6u | (imm_16_17u << 4);] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b101 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_pred == 0) goto <end>;
+            local EA:4 = u6;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b101 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred  [u6 = imm_3_6u | (imm_16_17u << 4);] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memh(" u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b101 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_pred != 0) goto <end>;
+            local EA:4 = u6;
+            *[ram]:2 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/nv_word.sinc b/Ghidra/Processors/Hexagon/data/languages/nv_word.sinc
new file mode 100644
index 0000000000..b2ab8f67dd
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/nv_word.sinc
@@ -0,0 +1,308 @@
+# NV/ST:ST new-value word
+with slot: iclass=0b0011 {
+    :"memw(" S5 "+" T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b1011101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & imm_3_4=0b10 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"memw(" S5 "+" T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b1011101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & imm_3_4=0b10 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:4 EA = NV_T3_0_2_new;
+    }
+}
+
+NR_NV_ST_U16_W:"GP +" u16 is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & (hasext0=0 | immext0used=1) [u16 = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14) << 2;] { local tmp:4 = GP + u16:4; export *[const]:4 tmp; }
+BR_NV_ST_U16_W:"GP +" u16 is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u [u16 = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14) << 2;] { local tmp: 4 = GP + u16:4; export *[const]:4 tmp; }
+
+NR_NV_ST_U16_W:val is imm_0_5u & hasext0=1 & immext0used=0 & immext0 [ val = immext0 | imm_0_5u; immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_NV_ST_U16_W:val is imm_0_5u & immext0pos=pktid  & immext0 [ val = immext0 | imm_0_5u; ] { export *[const]:4 val; }
+NR_NV_ST_U16_W:val is imm_0_5u & hasext0=1 & immext0used=1 & hasext1=1 & immext1 [ val = immext1 | imm_0_5u; immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_NV_ST_U16_W:val is imm_0_5u & immext1pos=pktid  & immext1 [ val = immext1 | imm_0_5u; ] { export *[const]:4 val; }
+
+with slot: iclass=0b0100 {
+    :"memw("NR_NV_ST_U16_W")="NV_T3_new_8_10 is imm_27=1 & imm_25_26u & imm_21_24=0b0101 & imm_16_20u & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_0_7u & imm_0_5u  & NR_NV_ST_U16_W {}
+}
+with slotNV: iclass=0b0100 {
+    :"memw("BR_NV_ST_U16_W")="NV_T3_new_8_10 is imm_27=1 & imm_25_26u & imm_21_24=0b0101 & imm_16_20u & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_0_7u & imm_0_5u & BR_NV_ST_U16_W {
+        local EA:4 = BR_NV_ST_U16_W;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+
+NR_NV_W_S11: s11 is imm_0_7u & imm_13u & imm_25_26 & IS_NOT_EXT [s11 = (imm_0_7u | (imm_13u<<8) | (imm_25_26 << 9)) << 2;] { export *[const]:4 s11; }
+BR_NV_W_S11: s11 is imm_0_7u & imm_13u & imm_25_26 [s11 = (imm_0_7u | (imm_13u<<8) | (imm_25_26 << 9)) << 2;] { export *[const]:4 s11; }
+NR_NV_W_S11: s11 is imm_0_5u & IS_EXT0 & immext0 [s11 = imm_0_5u | immext0; immext0pos=pktid;] { export *[const]:4 s11; }
+BR_NV_W_S11: s11 is imm_0_5u & immext0pos=pktid & immext0 [s11 = imm_0_5u | immext0; ] { export *[const]:4 s11; }
+NR_NV_W_S11: s11 is imm_0_5u & IS_EXT1 & immext1 [s11 = imm_0_5u | immext1; immext1pos=pktid;] { export *[const]:4 s11; }
+BR_NV_W_S11: s11 is imm_0_5u & immext1pos=pktid & immext1 [s11 = imm_0_5u | immext1; ] { export *[const]:4 s11; }
+
+with slot: iclass=0b1010 {
+    :"memw(" S5 "+" NR_NV_W_S11 ")=" NV_T3_new_8_10 is imm_27=0 & imm_21_24=0b1101 & S5 & S5i & imm_11_12=0b10 & NV_T3_new_8_10 & NR_NV_W_S11 {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "+" BR_NV_W_S11 ")=" NV_T3_new_8_10 is imm_27=0 & imm_21_24=0b1101 & S5 & S5i & imm_11_12=0b10 & NV_T3_new_8_10 & BR_NV_W_S11 {
+        local EA:4 = S5i + BR_NV_W_S11;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "++" "I:circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "++" "I:circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+        local EA:4 = S5i;
+        local m:4 = M1_13:4;
+        S5 = circ_add(S5i, m << 2, M1_13);
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "++" s4 ":circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 1;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "++" s4 ":circ(" M1_13 "))=" NV_T3_new_8_10 is imm_21_27=0b1001101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "=" NR_EXT_imm_0_5u ")=" NV_T3_new_8_10  is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=1 & imm_6=0 & imm_0_5u  & NR_EXT_imm_0_5u {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "=" BR_EXT_imm_0_5u ")=" NV_T3_new_8_10  is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=1 & imm_6=0 & imm_0_5u & BR_EXT_imm_0_5u {
+        local EA:4 = BR_EXT_imm_0_5u;
+        *[ram]:4 EA = NV_T3_new_8_10;
+        S5 = BR_EXT_imm_0_5u;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [ s4 = imm_3_6 << 1;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [ s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=1 & imm_6u & EXT_imm_0_5u  [ u2 = imm_6u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "++" M1_13 ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_0_6  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "++" M1_13 ")=" NV_T3_new_8_10 is imm_21_27=0b1101101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+with slot: iclass=0b1010 {
+    :"memw(" S5 "++" M1_13 ":brev)=" NV_T3_new_8_10 is imm_21_27=0b1111101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_0_6  {}
+}
+with slotNV: iclass=0b1010 {
+    :"memw(" S5 "++" M1_13 ":brev)=" NV_T3_new_8_10 is imm_21_27=0b1111101 & S5 & S5i & M1_13 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_0_6 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    }
+}
+
+
+# NV/ST:ST new-value word cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0100101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ") memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0100101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6i == 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:4 EA = NV_T3_0_2_new:4;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+
+    :"if(!" U2_5_6 ") memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0101101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6 ") memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0101101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6i != 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:4 EA = NV_T3_0_2_new:4;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0110101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0110101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6 == 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:4 EA = NV_T3_0_2_new:4;
+        <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0111101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new  [ u2 = imm_7u | (imm_13u << 1); ] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6 ".new) memw(" S5 "," T5 "<<" u2 ")=" NV_T3_0_2_new is imm_21_27=0b0111101 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i & imm_3_4=0b10 & NV_T3_0_2_new [ u2 = imm_7u | (imm_13u << 1); ] {
+        if(U2_5_6 != 0) goto <end>;
+            local EA:4 = (T5i << u2) + S5i;
+            *[ram]:4 EA = NV_T3_0_2_new:4;
+        <end>
+    }
+}
+
+NR_NVWC_1:u6 is imm_3_7u & imm_13u & (hasext0=0 | immext0used=1) [ u6 = (imm_3_7u | (imm_13u <<5) ) << 2;] { export *[const]:4 u6; }
+BR_NVWC_1:u6 is imm_3_7u & imm_13u [ u6 = (imm_3_7u | (imm_13u <<5) ) << 1;] { export *[const]:4 u6; }
+NR_NVWC_1:val is hasext0=1 & immext0used=0 & immext0 & imm_3_7u & imm_13u [ val = immext0 | (imm_3_7u | (imm_13u <<5)); immext0used=1; immext0everused=1; immext0pos=pktid;] { export *[const]:4 val; }
+BR_NVWC_1:val is immext0pos=pktid & immext0 & imm_3_7u & imm_13u [ val = immext0 | (imm_3_7u | (imm_13u <<5)); ] { export *[const]:4 val; }
+NR_NVWC_1:val is hasext0=1 & hasext1=1 & immext0used=1 & immext1 & imm_3_7u & imm_13u [ val = immext1 | (imm_3_7u | (imm_13u <<5)); immext1used=1; immext1pos=pktid;] { export *[const]:4 val; }
+BR_NVWC_1:val is immext1pos=pktid & immext1 & imm_3_7u & imm_13u [ val = immext1 | (imm_3_7u | (imm_13u <<5)); ] { export *[const]:4 val; }
+
+
+with slot: iclass=0b0100 {
+    :"if(" D2_pred ") memw(" S5 "+" NR_NVWC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0000101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_NVWC_1  {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_NVWC_1;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memw(" S5 "+" NR_NVWC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0010101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & NR_NVWC_1  {
+        if(D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i + NR_NVWC_1;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    <end>
+    }
+    :"if(!" D2_pred ") memw(" S5 "+" NR_NVWC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0100101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_NVWC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred ") memw(" S5 "+" BR_NVWC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0100101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred & D2_predi & BR_NVWC_1 {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = S5i + BR_NVWC_1;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memw(" S5 "+" NR_NVWC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0110101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & NR_NVWC_1  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memw(" S5 "+" BR_NVWC_1 ")=" NV_T3_new_8_10 is imm_21_27=0b0110101 & S5 & S5i & imm_13u & imm_11_12=0b10 & NV_T3_new_8_10 & imm_3_7u & imm_2=0 & D2_pred_new & BR_NVWC_1 {
+        if(D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_NVWC_1;
+        *[ram]:4 EA = NV_T3_new_8_10;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi [ s4 = imm_3_6 << 0; ] {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0; ]  {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ") memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred & D2_predi [ s4 = imm_3_6 << 0; ]  {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ".new) memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred [ s4 = imm_3_6 << 0; ] {
+        if(D2_pred == 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred  [ s4 = imm_3_6 << 0; ] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memw(" S5 "++" s4 ")=" NV_T3_new_8_10 is imm_21_27=0b1011101 & S5 & S5i & imm_13=1 & imm_11_12=0b10 & NV_T3_new_8_10 & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred [ s4 = imm_3_6 << 0; ] {
+        if(D2_pred != 0) goto <end>;
+            local EA:4 = S5i;
+            S5 = S5i+s4;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+
+NR_EXT_COND_NV_ST_W_u6:v  is imm_3_6u & imm_16_17u & IS_NOT_EXT [ v = (imm_3_6u | (imm_16_17u << 4)) << 3;] { export *[const]:4 v; }
+BR_EXT_COND_NV_ST_W_u6:v  is imm_3_6u & imm_16_17u [ v = (imm_3_6u | (imm_16_17u << 4)) << 3;] { export *[const]:4 v; }
+
+NR_EXT_COND_NV_ST_W_u6:val       is imm_3_6u & imm_16_17u & IS_EXT0 & immext0 [ val = immext0 | imm_3_6u | (imm_16_17u << 4); immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_NV_ST_W_u6:v is immext0pos=pktid & immext0 & imm_3_6u & imm_16_17u [v = imm_3_6u | (imm_16_17u << 4) | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_COND_NV_ST_W_u6:val       is imm_3_6u & imm_16_17u & IS_EXT1 & immext1 [ val = immext1 | imm_3_6u | (imm_16_17u << 4); immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_NV_ST_W_u6:v is immext1pos=pktid & immext1 & imm_3_6u & imm_16_17u [v = imm_3_6u | (imm_16_17u << 4) | immext1; ]  { export *[const]:4 v; }
+
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" NR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi & NR_EXT_COND_NV_ST_W_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" BR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi & BR_EXT_COND_NV_ST_W_u6 {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_W_u6;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memw(" NR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi & NR_EXT_COND_NV_ST_W_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ") memw(" BR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi & BR_EXT_COND_NV_ST_W_u6 {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_W_u6;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ".new) memw(" NR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & NR_EXT_COND_NV_ST_W_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memw(" BR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & BR_EXT_COND_NV_ST_W_u6 {
+        if(D2_pred == 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_W_u6;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memw(" NR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & NR_EXT_COND_NV_ST_W_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memw(" BR_EXT_COND_NV_ST_W_u6 ")=" NV_T3_new_8_10 is imm_21_27=0b1111101 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & NV_T3_new_8_10 & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & BR_EXT_COND_NV_ST_W_u6 {
+        if(D2_pred != 0) goto <end>;
+            local EA:4 = BR_EXT_COND_NV_ST_W_u6;
+            *[ram]:4 EA = NV_T3_new_8_10;
+        <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/st.sinc b/Ghidra/Processors/Hexagon/data/languages/st.sinc
new file mode 100644
index 0000000000..148360afa1
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/st.sinc
@@ -0,0 +1,43 @@
+NR_ST_COND_1_s6: s6 is imm_0_4u & imm_13 & IS_NOT_EXT [s6 = imm_0_4u | (imm_13 << 5);] { export *[const]:4 s6; }
+BR_ST_COND_1_s6: s6 is imm_0_4u & imm_13 [s6 = imm_0_4u | (imm_13 << 5); ] { export *[const]:4 s6; }
+NR_ST_COND_1_s6: s6 is imm_0_4u & imm_13 & IS_EXT0 & immext0 [s6 = (imm_0_4u | (imm_13 << 5)) | immext0; immext0pos=pktid;] {export *[const]:4 s6; }
+BR_ST_COND_1_s6: s6 is imm_0_4u & imm_13 & immext0 & immext0pos=pktid [s6 = (imm_0_4u | (imm_13 << 5)) | immext0; ] {export *[const]:4 s6; }
+NR_ST_COND_1_s6: s6 is imm_0_4u & imm_13 & IS_EXT1 & immext1 [s6 = (imm_0_4u | (imm_13 << 5)) | immext1; immext1pos=pktid;] { export *[const]:4 s6;}
+BR_ST_COND_1_s6: s6 is imm_0_4u & imm_13 & immext1pos=pktid & immext1 [s6 = (imm_0_4u | (imm_13 << 5)) | immext1; ] { export *[const]:4 s6;}
+
+@include "st_dword.sinc"
+@include "st_byte.sinc"
+@include "st_halfword.sinc"
+
+
+
+
+# ST:Release
+define pcodeop release_at;
+define pcodeop release_st;
+with slot: iclass=0b1010  {
+    :"release(" S5 "):at" is imm_21_27=0b0000111 & S5 & S5i & imm_13=0 & T5 & imm_6_7=0 & imm_2_5=0b0011 & imm_0_1  {
+        release_at(S5i);
+    }
+    :"release(" S5 "):st" is imm_21_27=0b0000111 & S5 & S5i & imm_13=0 & T5 & imm_6_7=0 & imm_2_5=0b1011 & imm_0_1  {
+        release_st(S5i);
+    }
+}
+
+@include "st_word.sinc"
+
+# ST:Allocate stack frame
+with slot: iclass=0b1010  {
+    :"allocframe("S5","U11"):raw" is imm_21_27=0b0000100 & S5 & S5i & imm_11_13=0b000 & imm_0_10 [ U11 = imm_0_10 << 3; ] {
+        local EA:4 = S5i - 8;
+        *[ram]:8 EA = LRFPc;
+        FP = EA;
+        S5 = EA - U11;
+    }
+    :"allocframe("U11")" is imm_21_27=0b0000100 & S5=29  & imm_11_13=0b000 & imm_0_10 [ U11 = imm_0_10 << 3; ] {
+        local EA:4 = SPc - 8;
+        *[ram]:8 EA = LRFPc;
+        FP = EA;
+        SP = EA - U11;
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/st_byte.sinc b/Ghidra/Processors/Hexagon/data/languages/st_byte.sinc
new file mode 100644
index 0000000000..14471f4429
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/st_byte.sinc
@@ -0,0 +1,292 @@
+
+# ST:Store by
+with slot: iclass=0b0011  {
+    :"memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b1011000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & D5i [u2 = imm_7u | (imm_13u << 1); ]  {
+        local EA:4 = (S5i + T5i) << u2;
+        *[ram]:1 EA = D5i;
+    }
+    :"memb("S5"+"EXT_MEMOP_7_12u_0")=#"S8 is imm_25_27=0b110 & imm_23_24=0 & imm_21_22=0b00 & S5 & S5i & imm_13 & EXT_MEMOP_7_12u_0 & imm_0_6 [ S8 = (imm_0_6) | (imm_13 << 7);]{
+        local EA:4 = S5i + EXT_MEMOP_7_12u_0;
+        *[ram]:1 EA = S8;
+    }
+}
+
+MEMB_GP_ADD:"GP+"v is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & IS_NOT_EXT [v = imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+MEMB_GP_ADD:v is IS_EXT0 & immext0 & imm_0_5u [v = imm_0_5u | immext0; ] { export *[const]:4 v; }
+MEMB_GP_ADD:v is IS_EXT1 & immext1 & imm_0_5u [v = imm_0_5u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100  {
+    :"memb("MEMB_GP_ADD")="T5 is imm_27=1 & imm_25_26u & imm_21_24=0b0000 & T5 & T5i & MEMB_GP_ADD {
+        *[ram]:1 MEMB_GP_ADD = T5i;
+    }
+}
+
+ST_s11_0: s11 is imm_25_26 & imm_13u & imm_0_7u & IS_NOT_EXT [s11 = (imm_0_7u | (imm_13u << 8) | (imm_25_26 << 9)) << 0;] { export *[const]:4 s11; }
+ST_s11_0: s11 is IS_EXT0 & immext0 & imm_0_5u [s11 = immext0 | imm_0_5u; ] { export *[const]:4 s11; }
+ST_s11_0: s11 is IS_EXT1 & immext1 & imm_0_5u [s11 = immext1 | imm_0_5u; ] { export *[const]:4 s11; }
+
+
+with slot: iclass=0b1010  {
+    :"memb("S5"+"ST_s11_0")="T5 is imm_27=0 & imm_25_26 & imm_21_24=0b1000 & S5 & S5i & imm_13u & T5 & T5i & imm_0_7u & ST_s11_0 {
+        local EA:4 = S5i + ST_s11_0;
+        *[ram]:1 EA = T5i;
+    }
+
+    :"memb(" S5 "++I:circ(" M1_13 "))=" T5  is imm_21_27=0b1001000 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+         local EA:4 = S5i;
+        S5 = circ_add(S5i, (M1_13:1), M1_13);
+        *[ram]:1 EA = T5i;
+     }
+     :"memb(" S5 "++" s4 ":circ(" M1_13 "))=" T5 is imm_21_27=0b1001000 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 0;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        *[ram]:1 EA = T5i;
+     }
+    :"memb(" S5 "=" EXT_imm_0_5u ")=" T5_pair is imm_21_27=0b1011000 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_7=1 & imm_6=0 & EXT_imm_0_5u {
+        local EA:4 = EXT_imm_0_5u;
+        *[ram]:1 EA = T5_pairi:1;
+        S5 = EA;
+     }
+    :"memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:1 EA = T5i;
+    }
+    :"memb(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:1 EA = T5i;
+    }
+    :"memb(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" T5 is imm_21_27=0b1101000 & S5 & S5i & imm_13u & T5 & T5i & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:1 EA = T5i;
+    }
+    :"memb(" S5 "++" M1_13 ")=" T5 is imm_21_27=0b1101000 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:1 EA = T5i;
+     }
+     :"memb(" S5 "++" M1_13 ":brev)=" T5 is imm_21_27=0b1111000 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local rx_h:2 = S5i(2);
+        local EA:4 = zext(rx_h | brev(S5i:2));
+        S5 = S5i+M1_13;
+        *[ram]:1 EA = T5i;
+     }
+}
+
+# ST:Store by cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0100000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:1 EA = D5i;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0101000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:1 EA = D5i;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0110000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0110000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:1 EA = D5i;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0111000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memb(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0111000 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:1 EA = D5i;
+    <end>
+    }
+}
+
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memb(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1000000 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6 & U2_5_6i  & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 0;] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:1 EA = NR_ST_COND_1_s6;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memb(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1000100 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6 & U2_5_6i  & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 0;] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:1 EA = NR_ST_COND_1_s6;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) memb(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1001000 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 0;] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memb(" S5 "+" u6 ")=" BR_ST_COND_1_s6 is imm_21_27=0b1001000 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & BR_ST_COND_1_s6 [u6 = imm_7_12u << 0;] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:1 EA = BR_ST_COND_1_s6;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memb(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1001100 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 0;] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memb(" S5 "+" u6 ")=" BR_ST_COND_1_s6 is imm_21_27=0b1001100 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & BR_ST_COND_1_s6 [u6 = imm_7_12u << 0;] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:1 EA = BR_ST_COND_1_s6;
+    <end>
+    }
+}
+
+NR_ST_B_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_NOT_EXT [s6 = (imm_3_7u | (imm_13u << 5)) << 0;] { export *[const]:4 s6; }
+BR_ST_B_COND_0_u6: s6 is imm_3_7u & imm_13u [s6 = (imm_3_7u | (imm_13u << 5)) << 0;] { export *[const]:4 s6; }
+NR_ST_B_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_EXT0 & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; immext0pos=pktid;] { export *[const]:4 s6; }
+BR_ST_B_COND_0_u6: s6 is imm_3_7u & imm_13u & immext0pos=pktid & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; ] { export *[const]:4 s6; }
+NR_ST_B_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_EXT1 & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; immext1pos=pktid;] { export *[const]:4 s6; }
+BR_ST_B_COND_0_u6: s6 is imm_3_7u & imm_13u & immext1pos=pktid & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; ] { export *[const]:4 s6; }
+
+with slot: iclass=0b0100 {
+
+    :"if(" D2_pred ") memb(" S5 "+" NR_ST_B_COND_0_u6 ")=" T5 is imm_21_27=0b0000000 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_ST_B_COND_0_u6  {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_ST_B_COND_0_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memb(" S5 "+" NR_ST_B_COND_0_u6 ")=" T5 is imm_21_27=0b0010000 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & NR_ST_B_COND_0_u6  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" D2_pred_new ".new) memb(" S5 "+" BR_ST_B_COND_0_u6 ")=" T5 is imm_21_27=0b0010000 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & BR_ST_B_COND_0_u6 {
+        if (D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_ST_B_COND_0_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred ") memb(" S5 "+" NR_ST_B_COND_0_u6 ")=" T5 is imm_21_27=0b0100000 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_ST_B_COND_0_u6  {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i + NR_ST_B_COND_0_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memb(" S5 "+" NR_ST_B_COND_0_u6 ")=" T5 is imm_21_27=0b0110000 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & NR_ST_B_COND_0_u6  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memb(" S5 "+" BR_ST_B_COND_0_u6 ")=" T5 is imm_21_27=0b0110000 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & BR_ST_B_COND_0_u6 {
+        if (D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_ST_B_COND_0_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0;] {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new  [ s4 = imm_3_6 << 0;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new [ s4 = imm_3_6 << 0;] {
+        if (D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0;] {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new  [ s4 = imm_3_6 << 0;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new [ s4 = imm_3_6 << 0;] {
+        if (D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+
+
+    NR_ST_B_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_NOT_EXT [u6 = imm_3_6u | (imm_16_17u << 4); ] { export *[const]:4 u6; }
+    BR_ST_B_COND_2_u6: u6 is imm_3_6u & imm_16_17u [u6 = imm_3_6u | (imm_16_17u << 4); ] { export *[const]:4 u6; }
+
+    NR_ST_B_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_EXT0 & immext0 [u6 = imm_3_6u | (imm_16_17u << 4) | immext0; immext0pos=pktid;] { export *[const]:4 u6; }
+    BR_ST_B_COND_2_u6: u6 is imm_3_6u & imm_16_17u & immext0pos=pktid & immext0 [u6 = imm_3_6u | (imm_16_17u << 4) | immext0;] { export *[const]:4 u6; }
+    NR_ST_B_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_EXT1 & immext1 [u6 = imm_3_6u | (imm_16_17u << 4) | immext1; immext1pos=pktid;] { export *[const]:4 u6; }
+    BR_ST_B_COND_2_u6: u6 is imm_3_6u & imm_16_17u & immext1pos=pktid & immext1 [u6 = imm_3_6u | (imm_16_17u << 4) | immext1;] { export *[const]:4 u6; }
+
+
+    :"if(" D2_pred ") memb(" NR_ST_B_COND_2_u6 ")=" T5 is imm_21_27=0b1111000 & imm_18_20=0 & imm_16_17u & imm_13=0 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_B_COND_2_u6 {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = NR_ST_B_COND_2_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+    :"if(!" D2_pred ") memb(" NR_ST_B_COND_2_u6 ")=" T5 is imm_21_27=0b1111000 & imm_18_20=0 & imm_16_17u & imm_13=0 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi  & NR_ST_B_COND_2_u6 {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = NR_ST_B_COND_2_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+    :"if(" D2_pred ".new) memb(" NR_ST_B_COND_2_u6 ")=" T5 is imm_21_27=0b1111000 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_B_COND_2_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memb(" BR_ST_B_COND_2_u6 ")=" T5 is imm_21_27=0b1111000 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi & BR_ST_B_COND_2_u6 {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = BR_ST_B_COND_2_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memb(" NR_ST_B_COND_2_u6 ")=" T5 is imm_21_27=0b1111000 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi  & NR_ST_B_COND_2_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memb(" BR_ST_B_COND_2_u6 ")=" T5 is imm_21_27=0b1111000 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi & BR_ST_B_COND_2_u6 {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = BR_ST_B_COND_2_u6;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+}
+
+# v79 non temporal
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1010000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0;] {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+
+    :"if(!" D2_pred ") memb(" S5 "++" s4 ")=" T5 is imm_21_27=0b1010000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 0;] {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:1 EA = T5i;
+    <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/st_dword.sinc b/Ghidra/Processors/Hexagon/data/languages/st_dword.sinc
new file mode 100644
index 0000000000..28a559bc5e
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/st_dword.sinc
@@ -0,0 +1,255 @@
+# ST:Store dword
+with slot: iclass=0b0011  {
+    :"memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5_pair & D5_pairi [u2 = (imm_7u | (imm_13u << 1)) << 3; ]  {
+        local EA:4 = (S5i + T5i) << u2;
+        *[ram]:8 EA = D5_pairi;
+    }
+}
+
+MEMD_GP_ADD:"GP+"v is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & IS_NOT_EXT [v = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14)<<3;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+MEMD_GP_ADD:v is IS_EXT0 & immext0 & imm_0_5u [v = imm_0_5u | immext0; ] { export *[const]:4 v; }
+MEMD_GP_ADD:v is IS_EXT1 & immext1 & imm_0_5u [v = imm_0_5u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100 {
+    :"memd("MEMD_GP_ADD")="T5_pair is imm_27=1 & imm_21_24=0b0110 & T5_pair & T5_pairi & MEMD_GP_ADD {
+        *[ram]:8 MEMD_GP_ADD = T5_pairi;
+    }
+}
+ST_s11_3: s11 is imm_25_26 & imm_13u & imm_0_7u & IS_NOT_EXT [s11 = (imm_0_7u | (imm_13u << 8) | (imm_25_26 << 9)) << 3;] { export *[const]:4 s11; }
+ST_s11_3: s11 is IS_EXT0 & immext0 & imm_0_5u [s11 = immext0 | imm_0_5u; ] { export *[const]:4 s11; }
+ST_s11_3: s11 is IS_EXT1 & immext1 & imm_0_5u [s11 = immext1 | imm_0_5u; ] { export *[const]:4 s11; }
+
+with slot: iclass=0b1010  {
+    :"memd("S5"+"ST_s11_3")="T5_pair is imm_27=0 & imm_25_26 & imm_21_24=0b1110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_0_7u & ST_s11_3 {
+        local EA:4 = S5i + ST_s11_3;
+        *[ram]:8 EA = T5_pairi;
+    }
+
+     :"memd(" S5 "++I:circ(" M1_13 "))=" T5_pair  is imm_21_27=0b1001110 & S5 & S5i & M1_13 & T5_pair & T5_pairi & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+         local EA:4 = S5i;
+         local m: 4 = M1_13:4;
+         S5 = circ_add(S5i, m << 3, M1_13);
+        *[ram]:8 EA = T5_pairi;
+     }
+     :"memd(" S5 "++" s4 ":circ(" M1_13 "))=" T5_pair is imm_21_27=0b1001110 & S5 & S5i & M1_13 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 3;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        *[ram]:8 EA = T5_pairi;
+     }
+     :"memd(" S5 "=" EXT_imm_0_5u ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_7=1 & imm_6=0 & EXT_imm_0_5u {
+        local EA:4 = EXT_imm_0_5u;
+        *[ram]:8 EA = T5_pairi;
+        S5 = EA;
+     }
+     :"memd("S5"++"s4")="T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [ s4 = imm_3_6 << 3;] {
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+     }
+     :"memd("S5"++"s4"):nt="T5_pair is imm_21_27=0b1010110 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [ s4 = imm_3_6 << 3;] {
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+     }
+     :"memd(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" T5_pair is imm_21_27=0b1101110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_7=1 & imm_6u & EXT_imm_0_5u [u2 = imm_6u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:8 EA = T5_pairi;
+     }
+     :"memd(" S5 "++" M1_13 ")=" T5_pair is imm_21_27=0b1101110 & S5 & S5i & M1_13 & T5_pair & T5_pairi & imm_7=0 & imm_0_6=0 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:8 EA = T5_pairi;
+     }
+     :"memd(" S5 "++" M1_13 ":brev)=" T5_pair is imm_21_27=0b1111110 & S5 & S5i & M1_13 & T5_pair & T5_pairi & imm_7=0 & imm_0_6=0 {
+        local rx_h:2 = S5i(2);
+        local EA:4 = zext(rx_h | brev(S5i:2));
+        S5 = S5i+M1_13;
+        *[ram]:8 EA = T5_pairi;
+     }
+}
+
+# ST:Store rel dw
+define pcodeop memd_rl_at;
+define pcodeop memd_rl_st;
+with slot: iclass=0b0101  {
+    :"memd_rl(" S5 "):at=" T5_pair is imm_21_27=0b0000111 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0 & imm_2_5=0b0010 & imm_0_1  {
+        memd_rl_at(S5i, T5_pairi);
+    }
+    :"memd_rl(" S5 "):st=" T5_pair is imm_21_27=0b0000111 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0 & imm_2_5=0b1010 & imm_0_1  {
+        memd_rl_st(S5i, T5_pairi);
+    }
+}
+
+# ST:Store dw cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b0100110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5_pair & D5_pairi  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:8 EA = D5_pairi;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b0101110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5_pair & D5_pairi  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:8 EA = D5_pairi;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b0110110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5_pair & D5_pairi  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b0110110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5_pair & D5_pairi [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:8 EA = D5_pairi;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b0111110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5_pair & D5_pairi  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memd(" S5 "+" T5 "<<" u2 ")=" D5_pair is imm_21_27=0b0111110 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5_pair & D5_pairi [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:8 EA = D5_pairi;
+    <end>
+    }
+}
+
+NR_EXT_COND_ST_D_u6:v  is imm_3_7u & imm_13u & IS_NOT_EXT [ v = (imm_3_7u | (imm_13u << 5)) << 3;] { export *[const]:4 v; }
+BR_EXT_COND_ST_D_u6:v  is imm_3_7u & imm_13u [ v = (imm_3_7u | (imm_13u << 5)) << 3;] { export *[const]:4 v; }
+
+NR_EXT_COND_ST_D_u6:val       is imm_3_7u & imm_13u & IS_EXT0 & immext0 [ val = immext0 | imm_3_7u | (imm_13u << 5); immext0pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_ST_D_u6:v is immext0pos=pktid & immext0 & imm_3_7u & imm_13u [v = imm_3_7u | (imm_13u << 5) | immext0; ]  { export *[const]:4 v; }
+
+NR_EXT_COND_ST_D_u6:val       is imm_3_7u & imm_13u & IS_EXT1 & immext1 [ val = immext1 | imm_3_7u | (imm_13u << 5); immext1pos=pktid;  ] { export *[const]:4 val; }
+BR_EXT_COND_ST_D_u6:v is immext1pos=pktid & immext1 & imm_3_7u & imm_13u [v = imm_3_7u | (imm_13u << 5) | immext1; ]  { export *[const]:4 v; }
+
+with slot: iclass=0b0100 {
+	# V79 docs claim this should have imm_2=0, in practise imm_2=1 is also seen
+	# TODO: does this apply to others here?
+    :"if("D2_pred") memd("S5"+#"NR_EXT_COND_ST_D_u6")="T5_pair is imm_21_27=0b0000110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_3_7u & imm_2 & D2_pred & D2_predi & NR_EXT_COND_ST_D_u6 {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_EXT_COND_ST_D_u6;
+        *[ram]:8 EA = T5_pairi;
+        <end>
+    }
+    :"if("D2_pred_new".new) memd("S5"+#"NR_EXT_COND_ST_D_u6")="T5_pair is imm_21_27=0b0010110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_3_7u & imm_2=0 & D2_pred_new & NR_EXT_COND_ST_D_u6 {
+        if(D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i + NR_EXT_COND_ST_D_u6;
+        *[ram]:8 EA = T5_pairi;
+        <end>
+    }
+    :"if(!"D2_pred") memd("S5"+#"NR_EXT_COND_ST_D_u6")="T5_pair is imm_21_27=0b0100110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_EXT_COND_ST_D_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!"D2_pred") memd("S5"+#"BR_EXT_COND_ST_D_u6")="T5_pair is imm_21_27=0b0100110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_3_7u & imm_2=0 & D2_pred & D2_predi & BR_EXT_COND_ST_D_u6 {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_COND_ST_D_u6;
+        *[ram]:8 EA = T5_pairi;
+        <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!"D2_pred_new".new) memd("S5"+#"NR_EXT_COND_ST_D_u6")="T5_pair is imm_21_27=0b0110110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_3_7u & imm_2=0 & D2_pred_new & NR_EXT_COND_ST_D_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!"D2_pred_new".new) memd("S5"+#"BR_EXT_COND_ST_D_u6")="T5_pair is imm_21_27=0b0110110 & S5 & S5i & imm_13u & T5_pair & T5_pairi & imm_3_7u & imm_2=0 & D2_pred_new & BR_EXT_COND_ST_D_u6 {
+        if(D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_EXT_COND_ST_D_u6;
+        *[ram]:8 EA = T5_pairi;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memd(" S5 "++" s4 ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 3;] {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memd(" S5 "++" s4 ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new  [ s4 = imm_3_6 << 3;] {}
+}
+with slotNV: iclass=0b1010 {
+     :"if(" D2_pred_new ".new) memd(" S5 "++" s4 ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new [ s4 = imm_3_6 << 3;] {
+    if (D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memd(" S5 "++" s4 ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 3;] {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memd(" S5 "++" s4 ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new  [ s4 = imm_3_6 << 3;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memd(" S5 "++" s4 ")=" T5_pair is imm_21_27=0b1011110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new [ s4 = imm_3_6 << 3;] {
+        if (D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+
+    :"if(" D2_pred ") memd(" u6 ")=" T5_pair is imm_21_27=0b1111110 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5_pair & T5_pairi & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_predi == 0) goto <end>;
+    local EA:4 = u6;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memd(" u6 ")=" T5_pair is imm_21_27=0b1111110 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5_pair & T5_pairi & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new  [u6 = imm_3_6u | (imm_16_17u << 4);] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memd(" u6 ")=" T5_pair is imm_21_27=0b1111110 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5_pair & T5_pairi & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_pred_new == 0) goto <end>;
+    local EA:4 = u6;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memd(" u6 ")=" T5_pair is imm_21_27=0b1111110 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5_pair & T5_pairi & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_predi != 0) goto <end>;
+    local EA:4 = u6;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memd(" u6 ")=" T5_pair is imm_21_27=0b1111110 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5_pair & T5_pairi & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new  [u6 = imm_3_6u | (imm_16_17u << 4);] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memd(" u6 ")=" T5_pair is imm_21_27=0b1111110 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5_pair & T5_pairi & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new [u6 = imm_3_6u | (imm_16_17u << 4);] {
+        if(D2_pred_new != 0) goto <end>;
+    local EA:4 = u6;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+}
+
+# v79 non temporal
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memd(" S5 "++" s4 "):nt =" T5_pair is imm_21_27=0b1010110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 3;] {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+
+    :"if(!" D2_pred ") memd(" S5 "++" s4 "):nt =" T5_pair is imm_21_27=0b1010110 & S5 & S5i & imm_13=1 & T5_pair & T5_pairi & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 3;] {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:8 EA = T5_pairi;
+    <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/st_halfword.sinc b/Ghidra/Processors/Hexagon/data/languages/st_halfword.sinc
new file mode 100644
index 0000000000..4abeed2c1b
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/st_halfword.sinc
@@ -0,0 +1,486 @@
+
+ST_u6_1: u6 is imm_7_12u & IS_NOT_EXT [ u6 = imm_7_12u << 1;] { export *[const]:4 u6; }
+ST_u6_1: u6 is imm_7_12u & IS_EXT0 & immext0 [ u6 = immext0 | imm_7_12u; ] { export *[const]:4 u6; }
+ST_u6_1: u6 is imm_7_12u & IS_EXT1 & immext1 [ u6 = immext1 | imm_7_12u; ] { export *[const]:4 u6; }
+
+
+ST_s11_1: s11 is imm_25_26 & imm_13u & imm_0_7u & IS_NOT_EXT [s11 = (imm_0_7u | (imm_13u << 8) | (imm_25_26 << 9)) << 1;] { export *[const]:4 s11; }
+ST_s11_1: s11 is IS_EXT0 & immext0 & imm_0_5u [s11 = immext0 | imm_0_5u; ] { export *[const]:4 s11; }
+ST_s11_1: s11 is IS_EXT1 & immext1 & imm_0_5u [s11 = immext1 | imm_0_5u; ] { export *[const]:4 s11; }
+
+# ST:Store HW
+with slot: iclass=0b0011  {
+    :"memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b1011010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & D5i [u2 = (imm_7u | (imm_13u << 1)) << 0; ]  {
+        local EA:4 = (S5i + T5i) << u2;
+        *[ram]:2 EA = D5i:2;
+    }
+    :"memh(" S5 "+" T5 "<<" u2 ")=" D5 ".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 & D5i [u2 = (imm_7u | (imm_13u << 1)) << 0; ]  {
+        local EA:4 = (S5i + T5i) << u2;
+        *[ram]:2 EA = D5i(2);
+    }
+    :"memh(" S5 "+" ST_u6_1 ")=" s8 is imm_25_27=0b110 & imm_23_24=0 & imm_21_22=0b01 & S5 & S5i & imm_13 & imm_7_12u & imm_0_6u & ST_u6_1 [ s8 = imm_0_6u | (imm_13 << 7);] {
+        local EA:4 = S5i + ST_u6_1;
+        *[ram]:2 EA = s8;
+    }
+}
+
+MEMH_GP_ADD:"GP+"v is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & IS_NOT_EXT [v = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14)<<1;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+MEMH_GP_ADD:v is IS_EXT0 & immext0 & imm_0_5u [v = imm_0_5u | immext0; ] { export *[const]:4 v; }
+MEMH_GP_ADD:v is IS_EXT1 & immext1 & imm_0_5u [v = imm_0_5u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100 {
+    :"memh("MEMH_GP_ADD")="T5 is imm_27=1 & imm_21_24=0b0010 & T5 & T5i & MEMH_GP_ADD {
+        *[ram]:2 MEMH_GP_ADD = T5i;
+    }
+
+    :"memh("MEMH_GP_ADD")="T5 ".H" is imm_27=1 & imm_21_24=0b0011 & T5 & T5i & MEMH_GP_ADD {
+        *[ram]:2 MEMH_GP_ADD = T5i(2);
+    }
+}
+with slot: iclass=0b1010  {
+    :"memh("S5"+" ST_s11_1 ")="T5 is imm_27=0 & imm_21_24=0b1010 & S5 & S5i & T5 & T5i & ST_s11_1 {
+        local EA:4 = S5i + ST_s11_1;
+        *[ram]:2 EA = T5i:2;
+    }
+    :"memh("S5"+" ST_s11_1 ")="T5 ".H" is imm_27=0 & imm_21_24=0b1011 & S5 & S5i & T5 & T5i & ST_s11_1 {
+        local EA:4 = S5i + ST_s11_1;
+        *[ram]:2 EA = T5i(2);
+    }
+    :"memh(" S5 "++I:circ(" M1_13 "))=" T5  is imm_21_27=0b1001010 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+        local EA:4 = S5i;
+        local m:4 = M1_13:4;
+        S5 = circ_add(S5i, m << 1, M1_13);
+        *[ram]:2 EA = T5i:2;
+     }
+     :"memh(" S5 "++" s4 ":circ(" M1_13 "))=" T5 is imm_21_27=0b1001010 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        local m:4 = M1_13:4;
+        S5 = circ_add(S5i, s4:1, m<<1);
+        *[ram]:2 EA = T5i;
+     }
+
+    :"memh(" S5 "++I:circ(" M1_13 "))=" T5 ".H"  is imm_21_27=0b1001011 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+        local EA:4 = S5i;
+        local m:4 = M1_13:4;
+        S5 = circ_add(S5i, m << 1, M1_13);
+        *[ram]:2 EA = T5i(2);
+     }
+     :"memh(" S5 "++" s4 ":circ(" M1_13 "))=" T5 ".H" is imm_21_27=0b1001011 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13:1<<1);
+        *[ram]:2 EA = T5i(2);
+     }
+
+    :"memh(" S5 "=" EXT_imm_0_5u ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & imm_6=0 & EXT_imm_0_5u {
+        local EA:4 = EXT_imm_0_5u;
+        *[ram]:2 EA = T5i:2;
+        S5 = EA;
+    }
+
+    :"memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:2 EA = T5i;
+    }
+    :"memh(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:2 EA = T5i;
+    }
+
+    :"memh(" S5 "=" u6 ")=" T5 ".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & imm_6=0 & imm_0_5u [u6 = imm_0_5u << 1;]{
+        local EA:4 = u6;
+        S5 = u6:4;
+        *[ram]:2 EA = T5i(2);
+    }
+
+    :"memh(" S5 "++" s4 ")=" T5 ".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 1;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:2 EA = T5i(2);
+    }
+
+    :"memh(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" T5 is imm_21_27=0b1101010 & S5 & S5i & imm_13u & T5 & T5i & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ]{
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:2 EA = T5i;
+    }
+
+    :"memb(" S5 "++" M1_13 ")=" T5 is imm_21_27=0b1101010 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:2 EA = T5i:2;
+     }
+
+    :"memh(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" T5 ".H" is imm_21_27=0b1101011 & S5 & S5i & imm_13u & T5 & T5i & imm_7=1 & imm_6u & EXT_imm_0_5u [ u2 = imm_6u | (imm_13u << 1); ]{
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:2 EA = T5i(2);
+    }
+
+    :"memb(" S5 "++" M1_13 ")=" T5 ".H" is imm_21_27=0b1101011 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:2 EA = T5i(2);
+     }
+     :"memb(" S5 "++" M1_13 ":brev)=" T5 is imm_21_27=0b1111010 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local rx_h:2 = S5i(2);
+        local EA:4 = zext(rx_h | brev(S5i:2));
+        S5 = S5i+M1_13;
+        *[ram]:2 EA = T5i:2;
+     }
+     :"memb(" S5 "++" M1_13 ":brev)=" T5 ".H" is imm_21_27=0b1111011 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local rx_h:2 = S5i(2);
+        local EA:4 = zext(rx_h | brev(S5i:2));
+        S5 = S5i+M1_13;
+        *[ram]:2 EA = T5i(2);
+     }
+}
+
+# ST:Store HW cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0100010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i:2;
+    <end>
+    }
+    :"if(" U2_5_6 ") memh(" S5 "+" T5 "<<" u2 ")=" D5".H" is imm_21_27=0b0100011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i(2);
+    <end>
+    }
+    :"if(!" U2_5_6 ") memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0101010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i:2;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memh(" S5 "+" T5 "<<" u2 ")=" D5".H" is imm_21_27=0b0101011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i(2);
+    <end>
+    }
+
+    :"if(" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0110010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0110010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i:2;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5".H" is imm_21_27=0b0110011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5".H" is imm_21_27=0b0110011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i(2);
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0111010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0111010 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i:2;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5".H" is imm_21_27=0b0111011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memh(" S5 "+" T5 "<<" u2 ")=" D5".H" is imm_21_27=0b0111011 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:2 EA = D5i(2);
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memh(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1000001 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6 & U2_5_6i & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 1;] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:2 EA = NR_ST_COND_1_s6;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memh(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1000101 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6 & U2_5_6i & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 1;] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:2 EA = NR_ST_COND_1_s6;
+    <end>
+    }
+
+    :"if(" U2_5_6_pred_new ".new) memh(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1001001 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 1;] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memh(" S5 "+" u6 ")=" BR_ST_COND_1_s6 is imm_21_27=0b1001001 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & BR_ST_COND_1_s6 [u6 = imm_7_12u << 1;] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:2 EA = BR_ST_COND_1_s6;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memh(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1001101 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 1;] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(!" U2_5_6_pred_new ".new) memh(" S5 "+" u6 ")=" BR_ST_COND_1_s6 is imm_21_27=0b1001101 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & BR_ST_COND_1_s6 [u6 = imm_7_12u << 1;] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:2 EA = BR_ST_COND_1_s6;
+    <end>
+    }
+}
+
+NR_ST_HW_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_NOT_EXT [s6 = (imm_3_7u | (imm_13u << 5)) << 1;] { export *[const]:4 s6; }
+BR_ST_HW_COND_0_u6: s6 is imm_3_7u & imm_13u [s6 = (imm_3_7u | (imm_13u << 5)) << 2;] { export *[const]:4 s6; }
+NR_ST_HW_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_EXT0 & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; immext0pos=pktid;] { export *[const]:4 s6; }
+BR_ST_HW_COND_0_u6: s6 is imm_3_7u & imm_13u & immext0pos=pktid & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; ] { export *[const]:4 s6; }
+NR_ST_HW_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_EXT1 & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; immext1pos=pktid;] { export *[const]:4 s6; }
+BR_ST_HW_COND_0_u6: s6 is imm_3_7u & imm_13u & immext1pos=pktid & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; ] { export *[const]:4 s6; }
+
+with slot: iclass=0b0100 {
+    :"if("D2_pred") memh("S5"+#"NR_ST_HW_COND_0_u6")="T5 is imm_21_27=0b0000010 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_0_u6 {
+        if(D2_predi == 0) goto <bad>;
+            local EA:4 = S5i + NR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i:2;
+        <bad>
+    }
+    :"if("D2_pred") memh("S5"+#"NR_ST_HW_COND_0_u6")="T5".H" is imm_21_27=0b0000011 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_0_u6 {
+        if(D2_predi == 0) goto <bad>;
+            local EA:4 = S5i + NR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i(2);
+        <bad>
+    }
+    :"if("D2_pred_new".new) memh("S5"+#"NR_ST_HW_COND_0_u6")="T5 is imm_21_27=0b0010010 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new  & NR_ST_HW_COND_0_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if("D2_pred_new".new) memh("S5"+#"BR_ST_HW_COND_0_u6")="T5 is imm_21_27=0b0010010 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new & BR_ST_HW_COND_0_u6 {
+        if(D2_pred_new == 0) goto <bad>;
+            local EA:4 = S5i + BR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i:2;
+        <bad>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if("D2_pred_new".new) memh("S5"+#"NR_ST_HW_COND_0_u6")="T5".H" is imm_21_27=0b0010011 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new  & NR_ST_HW_COND_0_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if("D2_pred_new".new) memh("S5"+#"BR_ST_HW_COND_0_u6")="T5".H" is imm_21_27=0b0010011 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new & BR_ST_HW_COND_0_u6 {
+        if(D2_pred_new == 0) goto <bad>;
+            local EA:4 = S5i + BR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i(2);
+        <bad>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!"D2_pred") memh("S5"+#"NR_ST_HW_COND_0_u6")="T5 is imm_21_27=0b0100010 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_0_u6 {
+        if(D2_predi != 0) goto <bad>;
+            local EA:4 = S5i + NR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i:2;
+        <bad>
+    }
+    :"if(!"D2_pred") memh("S5"+#"NR_ST_HW_COND_0_u6")="T5".H" is imm_21_27=0b0100011 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_0_u6 {
+        if(D2_predi != 0) goto <bad>;
+            local EA:4 = S5i + NR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i(2);
+        <bad>
+    }
+    :"if(!"D2_pred_new".new) memh("S5"+#"NR_ST_HW_COND_0_u6")="T5 is imm_21_27=0b0110010 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new  & NR_ST_HW_COND_0_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!"D2_pred_new".new) memh("S5"+#"BR_ST_HW_COND_0_u6")="T5 is imm_21_27=0b0110010 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new & BR_ST_HW_COND_0_u6 {
+        if(D2_pred_new != 0) goto <bad>;
+            local EA:4 = S5i + BR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i:2;
+        <bad>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!"D2_pred_new".new) memh("S5"+#"NR_ST_HW_COND_0_u6")="T5".H" is imm_21_27=0b0110011 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new  & NR_ST_HW_COND_0_u6 {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!"D2_pred_new".new) memh("S5"+#"BR_ST_HW_COND_0_u6")="T5".H" is imm_21_27=0b0110011 & S5 & S5i & imm_13 & T5 & T5i & imm_3_7 & imm_2=0 & D2_pred_new & BR_ST_HW_COND_0_u6 {
+        if(D2_pred_new != 0) goto <bad>;
+            local EA:4 = S5i + BR_ST_HW_COND_0_u6;
+            *[ram]:2 EA = T5i(2);
+        <bad>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [s4 = imm_3_6 << 1;] {
+        if(D2_predi == 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i:2;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new  [s4 = imm_3_6 << 1;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new [s4 = imm_3_6 << 1;] {
+        if(D2_pred_new == 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i:2;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [s4 = imm_3_6 << 1;] {
+        if(D2_predi != 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i:2;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new  [s4 = imm_3_6 << 1;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new [s4 = imm_3_6 << 1;] {
+        if(D2_pred_new != 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i:2;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" S5 "++" s4 ")=" T5".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [s4 = imm_3_6 << 1;] {
+        if(D2_predi == 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i(2);
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new  [s4 = imm_3_6 << 1;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new [s4 = imm_3_6 << 1;] {
+        if(D2_pred_new == 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i(2);
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memh(" S5 "++" s4 ")=" T5".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [s4 = imm_3_6 << 1;] {
+        if(D2_predi != 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i(2);
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new  [s4 = imm_3_6 << 1;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memh(" S5 "++" s4 ")=" T5".H" is imm_21_27=0b1011011 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new [s4 = imm_3_6 << 1;] {
+        if(D2_pred_new != 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i(2);
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+
+    #TODO: dedupe with word and byte
+    NR_ST_HW_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_NOT_EXT [u6 = imm_3_6u | (imm_16_17u << 4); ] { export *[const]:4 u6; }
+    BR_ST_HW_COND_2_u6: u6 is imm_3_6u & imm_16_17u [u6 = imm_3_6u | (imm_16_17u << 4); ] { export *[const]:4 u6; }
+
+    :"if(" D2_pred ") memh(" NR_ST_HW_COND_2_u6 ")=" T5 is imm_21_27=0b1111010 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_2_u6 {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = NR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i:2;
+        <end>
+    }
+    :"if(!" D2_pred ") memh(" NR_ST_HW_COND_2_u6 ")=" T5 is imm_21_27=0b1111010 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_2_u6 {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = NR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i:2;
+        <end>
+    }
+    :"if(" D2_pred_new ".new) memh(" NR_ST_HW_COND_2_u6 ")=" T5 is imm_21_27=0b1111010 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new  & NR_ST_HW_COND_2_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memh(" BR_ST_HW_COND_2_u6 ")=" T5 is imm_21_27=0b1111010 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new & BR_ST_HW_COND_2_u6 {
+        if(D2_pred_new == 0) goto <end>;
+            local EA:4 = BR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i:2;
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memh(" NR_ST_HW_COND_2_u6 ")=" T5 is imm_21_27=0b1111010 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new  & NR_ST_HW_COND_2_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memh(" BR_ST_HW_COND_2_u6 ")=" T5 is imm_21_27=0b1111010 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new & BR_ST_HW_COND_2_u6 {
+        if(D2_pred_new != 0) goto <end>;
+            local EA:4 = BR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i:2;
+        <end>
+    }
+}
+ with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" NR_ST_HW_COND_2_u6 ")=" T5".H" is imm_21_27=0b1111011 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_2_u6 {
+        if(D2_predi == 0) goto <end>;
+            local EA:4 = NR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i(2);
+        <end>
+    }
+    :"if(!" D2_pred ") memh(" NR_ST_HW_COND_2_u6 ")=" T5".H" is imm_21_27=0b1111011 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_HW_COND_2_u6 {
+        if(D2_predi != 0) goto <end>;
+            local EA:4 = NR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i(2);
+        <end>
+    }
+    :"if(" D2_pred_new ".new) memh(" NR_ST_HW_COND_2_u6 ")=" T5".H" is imm_21_27=0b1111011 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new  & NR_ST_HW_COND_2_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memh(" BR_ST_HW_COND_2_u6 ")=" T5".H" is imm_21_27=0b1111011 & imm_18_20=0 & imm_16_17u & imm_11_13=0b010 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new & BR_ST_HW_COND_2_u6 {
+        if(D2_pred_new == 0) goto <end>;
+            local EA:4 = BR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i(2);
+        <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memh(" NR_ST_HW_COND_2_u6 ")=" T5".H" is imm_21_27=0b1111011 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new  & NR_ST_HW_COND_2_u6 {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memh(" BR_ST_HW_COND_2_u6 ")=" T5".H" is imm_21_27=0b1111011 & imm_18_20=0 & imm_16_17u & imm_11_13=0b110 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred_new & BR_ST_HW_COND_2_u6 {
+        if(D2_pred_new != 0) goto <end>;
+            local EA:4 = BR_ST_HW_COND_2_u6;
+            *[ram]:2 EA = T5i(2);
+        <end>
+    }
+}
+
+# v79 non temporal
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memh(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [s4 = imm_3_6 << 1;] {
+        if(D2_predi == 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i:2;
+    <end>
+    }
+
+    :"if(!" D2_pred ") memh(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010010 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [s4 = imm_3_6 << 1;] {
+        if(D2_predi != 0) goto <end>;
+    local EA:4 = S5i;
+    S5 = S5i + s4;
+    *[ram]:2 EA = T5i:2;
+    <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/st_word.sinc b/Ghidra/Processors/Hexagon/data/languages/st_word.sinc
new file mode 100644
index 0000000000..333b759b25
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/st_word.sinc
@@ -0,0 +1,297 @@
+
+ST_u8_1: u8 is imm_0_6u & imm_13 & IS_NOT_EXT [ u8 = imm_0_6u | (imm_13 << 8);] { export *[const]:4 u8; }
+ST_u8_1: u8 is imm_0_5u & IS_EXT0 & immext0 [ u8 = immext0 | imm_0_5u; ] { export *[const]:4 u8; }
+ST_u8_1: u8 is imm_0_5u & IS_EXT1 & immext1 [ u8 = immext1 | imm_0_5u; ] { export *[const]:4 u8; }
+
+# ST:Store word
+with slot: iclass=0b0011  {
+    :"memw("S5"+"T5"<<"u2")=" D5 is imm_21_27=0b1011100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & imm_5_6=0 & D5 [ u2 = imm_7u | (imm_13u << 1);] {
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:4 EA = D5;
+    }
+    :"memw("S5"+"U6")="ST_u8_1 is imm_25_27=0b110 & imm_23_24=0 & imm_21_22=0b10 & S5 & S5i & imm_7_12u & ST_u8_1 [ U6 = imm_7_12u << 2; ] {
+        local EA:4 = S5i + U6;
+        *[ram]:4 EA = ST_u8_1;
+    }
+}
+
+MEMW_GP_ADD:"GP+"v is imm_0_7u & imm_13u & imm_16_20u & imm_25_26u & IS_NOT_EXT [v = (imm_0_7u | imm_13u << 8 | imm_16_20u<<9 | imm_25_26u <<14)<<2;] { local tmp:4 = GP + v; export *[const]:4 tmp; }
+MEMW_GP_ADD:v is IS_EXT0 & immext0 & imm_0_5u [v = imm_0_5u | immext0; ] { export *[const]:4 v; }
+MEMW_GP_ADD:v is IS_EXT1 & immext1 & imm_0_5u [v = imm_0_5u | immext1; ] { export *[const]:4 v; }
+
+with slot: iclass=0b0100 {
+    :"memw("MEMW_GP_ADD")="T5 is imm_27=1 & imm_21_24=0b0100 & T5 & T5i & immext0 & MEMW_GP_ADD {
+        *[ram]:4 MEMW_GP_ADD = T5i;
+    }
+}
+
+ST_s11_2: s11 is imm_25_26 & imm_13u & imm_0_7u & IS_NOT_EXT [s11 = (imm_0_7u | (imm_13u << 8) | (imm_25_26 << 9)) << 2;] { export *[const]:4 s11; }
+ST_s11_2: s11 is IS_EXT0 & immext0 & imm_0_5u [s11 = immext0 | imm_0_5u; ] { export *[const]:4 s11; }
+ST_s11_2: s11 is IS_EXT1 & immext1 & imm_0_5u [s11 = immext1 | imm_0_5u; ] { export *[const]:4 s11; }
+
+with slot: iclass=0b1010  {
+    :"memw("S5" + "ST_s11_2")="T5 is imm_27=0 & imm_25_26 & imm_21_24=0b1100 & S5 & S5i & imm_13u & T5 & T5i & imm_0_7u & ST_s11_2 {
+        local EA:4 = S5i + ST_s11_2;
+        *[ram]:4 EA = T5i;
+    }
+    :"memw(" S5 "++I:circ(" M1_13 "))=" T5  is imm_21_27=0b1001100 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_2_6=0 & imm_1=1 & imm_0=0 {
+         local EA:4 = S5i;
+         local m:4 = M1_13:4;
+        S5 = circ_add(S5i, m << 2, M1_13);
+        *[ram]:4 EA = T5i;
+     }
+     :"memw(" S5 "++" s4 ":circ(" M1_13 "))=" T5 is imm_21_27=0b1001100 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0 [s4 = imm_3_6 << 2;] {
+        local EA:4 = S5i;
+        S5 = circ_add(S5i, s4:1, M1_13);
+        *[ram]:4 EA = T5i;
+     }
+     :"memw(" S5 "=" EXT_imm_0_5u ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & imm_6=0 & EXT_imm_0_5u {
+        local EA:4 = EXT_imm_0_5u;
+        *[ram]:4 EA = T5i;
+        S5 = EA;
+     }
+    :"memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:4 EA = T5i;
+    }
+    :"memw(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & imm_1=0 & imm_0=0  [s4 = imm_3_6 << 2;] {
+        local EA:4 = S5i;
+        S5 = S5i+s4;
+        *[ram]:4 EA = T5i;
+    }
+
+    :"memw(" S5 "<<" u2 "+" EXT_imm_0_5u ")=" T5 is imm_21_27=0b1101100 & S5 & S5i & imm_13u & T5 & T5i & imm_7=1 & imm_6u & EXT_imm_0_5u [u2 = imm_6u | (imm_13u << 1); ] {
+        local EA:4 = (S5i << u2) + EXT_imm_0_5u;
+        *[ram]:4 EA = T5i;
+    }
+    :"memw(" S5 "++" M1_13 ")=" T5 is imm_21_27=0b1101100 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local EA:4 = S5i;
+        S5 = S5i + M1_13;
+        *[ram]:4 EA = T5i;
+     }
+    :"memb(" S5 "++" M1_13 ":brev)=" T5 is imm_21_27=0b1111100 & S5 & S5i & M1_13 & T5 & T5i & imm_7=0 & imm_0_6=0 {
+        local rx_h:2 = S5i(2);
+        local EA:4 = zext(rx_h | brev(S5i:2));
+        S5 = S5i+M1_13;
+        *[ram]:4 EA = T5i;
+     }
+}
+
+# ST:Store-release word
+define pcodeop memw_rl_at;
+define pcodeop memw_rl_st;
+with slot: iclass=0b1010  {
+    :"memw_rl(" S5 "):at=" T5 is imm_21_27=0b0000101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0 & imm_2_5=0b0010 & imm_0_1  {
+        memw_rl_at(S5i, T5i);
+    }
+    :"memw_rl(" S5 "):st=" T5 is imm_21_27=0b0000101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0 & imm_2_5=0b1010 & imm_0_1  {
+        memw_rl_st(S5i, T5i);
+    }
+}
+
+# ST:Store word cond
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memw(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0100100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:4 EA = D5i;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memw(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0101100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6 & U2_5_6i  & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:4 EA = D5i;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) memw(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0110100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+    :"if(!" U2_5_6_pred_new ".new) memw(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0111100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i  [u2 = imm_7u | (imm_13u << 1);] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memw(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0110100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:4 EA = D5i;
+    <end>
+    }
+    :"if(!" U2_5_6_pred_new ".new) memw(" S5 "+" T5 "<<" u2 ")=" D5 is imm_21_27=0b0111100 & S5 & S5i & imm_13u & T5 & T5i & imm_7u & U2_5_6_pred_new & D5 & D5i [u2 = imm_7u | (imm_13u << 1);] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + (T5i << u2);
+        *[ram]:4 EA = D5i;
+    <end>
+    }
+}
+with slot: iclass=0b0011 {
+    :"if(" U2_5_6 ") memw(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1000010 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6 & U2_5_6i  & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 2;] {
+        if (U2_5_6i == 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:4 EA = NR_ST_COND_1_s6;
+    <end>
+    }
+    :"if(!" U2_5_6 ") memw(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1000110 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6 & U2_5_6i  & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 2;] {
+        if (U2_5_6i != 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:4 EA = NR_ST_COND_1_s6;
+    <end>
+    }
+    :"if(" U2_5_6_pred_new ".new) memw(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1001010 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 2;] {}
+    :"if(!" U2_5_6_pred_new ".new) memw(" S5 "+" u6 ")=" NR_ST_COND_1_s6 is imm_21_27=0b1001110 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & NR_ST_COND_1_s6  [u6 = imm_7_12u << 2;] {}
+}
+with slotNV: iclass=0b0011 {
+    :"if(" U2_5_6_pred_new ".new) memw(" S5 "+" u6 ")=" BR_ST_COND_1_s6 is imm_21_27=0b1001010 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & BR_ST_COND_1_s6 [u6 = imm_7_12u << 2;] {
+        if (U2_5_6_pred_new == 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:4 EA = BR_ST_COND_1_s6;
+    <end>
+    }
+    :"if(!" U2_5_6_pred_new ".new) memw(" S5 "+" u6 ")=" BR_ST_COND_1_s6 is imm_21_27=0b1001110 & S5 & S5i & imm_13 & imm_7_12u & U2_5_6_pred_new & imm_0_4u & BR_ST_COND_1_s6 [u6 = imm_7_12u << 2;] {
+        if (U2_5_6_pred_new != 0) goto <end>;
+        local EA:4 = S5i + u6;
+        *[ram]:4 EA = BR_ST_COND_1_s6;
+    <end>
+    }
+}
+NR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_NOT_EXT [s6 = (imm_3_7u | (imm_13u << 5)) << 2;] { export *[const]:4 s6; }
+BR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u [s6 = (imm_3_7u | (imm_13u << 5)) << 2;] { export *[const]:4 s6; }
+NR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_EXT0 & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; immext0pos=pktid;] { export *[const]:4 s6; }
+BR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & immext0pos=pktid & immext0 [s6 = (imm_3_7u | (imm_13u << 5)) | immext0; ] { export *[const]:4 s6; }
+NR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & IS_EXT1 & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; immext1pos=pktid;] { export *[const]:4 s6; }
+BR_ST_W_COND_0_u6: s6 is imm_3_7u & imm_13u & immext1pos=pktid & immext1 [s6 = (imm_3_7u | (imm_13u << 5)) | immext1; ] { export *[const]:4 s6; }
+
+
+with slot: iclass=0b0100 {
+    :"if(" D2_pred ") memw(" S5 "+" NR_ST_W_COND_0_u6 ")=" T5 is imm_21_27=0b0000100 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_ST_W_COND_0_u6  {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i + NR_ST_W_COND_0_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memw(" S5 "+" NR_ST_W_COND_0_u6 ")=" T5 is imm_21_27=0b0010100 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & NR_ST_W_COND_0_u6  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(" D2_pred_new ".new) memw(" S5 "+" BR_ST_W_COND_0_u6 ")=" T5 is imm_21_27=0b0010100 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & BR_ST_W_COND_0_u6 {
+        if (D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i + BR_ST_W_COND_0_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b0100 {
+    :"if(!" D2_pred ") memw(" S5 "+" NR_ST_W_COND_0_u6 ")=" T5 is imm_21_27=0b0100100 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred & D2_predi & NR_ST_W_COND_0_u6  {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i + NR_ST_W_COND_0_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memw(" S5 "+" NR_ST_W_COND_0_u6 ")=" T5 is imm_21_27=0b0110100 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & NR_ST_W_COND_0_u6  {}
+}
+with slotNV: iclass=0b0100 {
+    :"if(!" D2_pred_new ".new) memw(" S5 "+" BR_ST_W_COND_0_u6 ")=" T5 is imm_21_27=0b0110100 & S5 & S5i & imm_13u & T5 & T5i & imm_3_7u & imm_2=0 & D2_pred_new & BR_ST_W_COND_0_u6 {
+        if (D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i + BR_ST_W_COND_0_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
+
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 2;] {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = T5;
+    <end>
+    }
+    :"if(" D2_pred_new ".new) memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new  [ s4 = imm_3_6 << 2;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred_new ".new) memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=1 & D2_pred_new [ s4 = imm_3_6 << 2;] {
+        if (D2_pred_new == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ") memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 2;] {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+    :"if(!" D2_pred_new ".new) memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new  [ s4 = imm_3_6 << 2;] {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred_new ".new) memw(" S5 "++" s4 ")=" T5 is imm_21_27=0b1011100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=1 & D2_pred_new [ s4 = imm_3_6 << 2;] {
+        if (D2_pred_new != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
+
+    NR_ST_W_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_NOT_EXT [u6 = imm_3_6u | (imm_16_17u << 4); ] { export *[const]:4 u6; }
+    BR_ST_W_COND_2_u6: u6 is imm_3_6u & imm_16_17u [u6 = imm_3_6u | (imm_16_17u << 4); ] { export *[const]:4 u6; }
+
+    NR_ST_W_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_EXT0 & immext0 [u6 = (imm_3_6u | (imm_16_17u << 4)) | immext0; immext0pos=pktid;] { export *[const]:4 u6; }
+    BR_ST_W_COND_2_u6: u6 is imm_3_6u & imm_16_17u & immext0pos=pktid & immext0 [u6 = (imm_3_6u | (imm_16_17u << 4)) | immext0; ] { export *[const]:4 u6; }
+
+    NR_ST_W_COND_2_u6: u6 is imm_3_6u & imm_16_17u & IS_EXT1 & immext1 [u6 = (imm_3_6u | (imm_16_17u << 4)) | immext1; immext1pos=pktid;] { export *[const]:4 u6; }
+    BR_ST_W_COND_2_u6: u6 is imm_3_6u & imm_16_17u & immext1pos=pktid & immext1 [u6 = (imm_3_6u | (imm_16_17u << 4)) | immext1; ] { export *[const]:4 u6; }
+
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" NR_ST_W_COND_2_u6 ")=" T5 is imm_21_27=0b1111100 & imm_18_20=0 & imm_16_17u & imm_13=0 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_W_COND_2_u6  {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = NR_ST_W_COND_2_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+    :"if(!" D2_pred ") memw(" NR_ST_W_COND_2_u6 ")=" T5 is imm_21_27=0b1111100 & imm_18_20=0 & imm_16_17u & imm_13=0 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi  & NR_ST_W_COND_2_u6  {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = NR_ST_W_COND_2_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+    :"if(" D2_pred ".new) memw(" NR_ST_W_COND_2_u6 ")=" T5 is imm_21_27=0b1111100 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi  & NR_ST_W_COND_2_u6  {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(" D2_pred ".new) memw(" BR_ST_W_COND_2_u6 ")=" T5 is imm_21_27=0b1111100 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=0 & D2_pred & D2_predi & BR_ST_W_COND_2_u6  {
+        if(D2_predi == 0) goto <end>;
+        local EA:4 = BR_ST_W_COND_2_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
+with slot: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memw(" NR_ST_W_COND_2_u6 ")=" T5 is imm_21_27=0b1111100 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi  & NR_ST_W_COND_2_u6  {}
+}
+with slotNV: iclass=0b1010 {
+    :"if(!" D2_pred ".new) memw(" BR_ST_W_COND_2_u6 ")=" T5 is imm_21_27=0b1111100 & imm_18_20=0 & imm_16_17u & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6u & imm_2=1 & D2_pred & D2_predi & BR_ST_W_COND_2_u6  {
+        if(D2_predi != 0) goto <end>;
+        local EA:4 = BR_ST_W_COND_2_u6;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
+
+# v79 non temporal
+with slot: iclass=0b1010 {
+    :"if(" D2_pred ") memw(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 2;] {
+        if (D2_predi == 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = T5;
+    <end>
+    }
+
+    :"if(!" D2_pred ") memw(" S5 "++" s4 "):nt =" T5 is imm_21_27=0b1010100 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=1 & imm_3_6 & imm_2=0 & D2_pred & D2_predi  [ s4 = imm_3_6 << 2;] {
+        if (D2_predi != 0) goto <end>;
+        local EA:4 = S5i;
+        S5 = S5i + s4;
+        *[ram]:4 EA = T5i;
+    <end>
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/system_guest.sinc b/Ghidra/Processors/Hexagon/data/languages/system_guest.sinc
new file mode 100644
index 0000000000..d887c6da87
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/system_guest.sinc
@@ -0,0 +1,15 @@
+#SYSTEM/GUEST:GCRT
+with slot: iclass=0b0110  {
+    :GD5 "=" S5 is imm_21_27=0b0010000 & S5 & S5i & imm_5_13=0 & GD5 {
+           GD5 = S5i;
+    }
+    :GD5_pair "=" S5_pair is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_5_13=0 & GD5_pair {
+           GD5_pair = S5_pairi;
+    }
+    :S5_pair "=" GD5_pair is imm_21_27=0b1000001 & S5_pair & imm_5_13=0 & GD5_pair {
+           S5_pair = GD5_pair;
+    }
+    :S5 "=" GD5 is imm_21_27=0b1010001 & S5 & imm_5_13=0 & GD5 & OUTPUT_S5 {
+           S5 = GD5;
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/system_monitor.sinc b/Ghidra/Processors/Hexagon/data/languages/system_monitor.sinc
new file mode 100644
index 0000000000..3d44d1ca86
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/system_monitor.sinc
@@ -0,0 +1,350 @@
+#SYSTEM/MONITOR:Clr int
+define pcodeop ciad;
+with slot: iclass=0b0110  {
+    :"ciad("S5")" is imm_21_27=0b0100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b011 & imm_0_4=0 {
+        ciad(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:Swp sgp
+define pcodeop crswap_0;
+with slot: iclass=0b0110  {
+    :"crswap("S5", SGP0)" is imm_21_27=0b0101000 & S5 & S5i & imm_0_13=0 {
+        local tmp = S5i;
+        S5 = SGP0;
+        SGP0 = tmp;
+    }
+    :"crswap("S5", SGP1)" is imm_21_27=0b0101001 & S5 & S5i & imm_0_13=0 {
+        local tmp = S5i;
+        S5 = SGP1;
+        SGP1 = tmp;
+    }
+
+    :"crswap(S5_pair,sgp1:0)" is imm_22_27=0b110110 & imm_21=0 & S5_pair & S5_pairi & imm_5_13=0 & imm_0_4=0b00000 {
+        crswap_0(S5_pairi);
+    }
+}
+
+#SYSTEM/MONITOR:Cancel pend
+define pcodeop cswi;
+with slot: iclass=0b0110  {
+    :"cswi("S5")" is imm_21_27=0b0100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b001 & imm_0_4=0 {
+        cswi(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:Data cache kil
+define pcodeop dckill;
+slot:"dckill" is iclass=0b1010 & imm_21_27=0b0010000 & imm_16_20=0 & imm_0_13=0  {
+    dckill();
+}
+
+#SYSTEM/MONITOR:Data cache maintenance and monitor
+define pcodeop dcache_tag_read;
+define pcodeop dcache_clean_idx;
+define pcodeop dcache_cleaninv_idx;
+define pcodeop dcache_inv_idx;
+define pcodeop dcache_tag_write;
+
+with slot: iclass=0b1010  {
+    :"dccleanidx(" S5 ")" is imm_21_27=0b0010001 & S5 & S5i & imm_0_13=0 {
+    dcache_clean_idx(S5i);
+    }
+    :"dcinvidx(" S5 ")" is imm_21_27=0b0010010 & S5 & S5i & imm_0_13=0 {
+    dcache_inv_idx(S5i);
+    }
+    :"dccleaninvidx(" S5 ")" is imm_21_27=0b0010011 & S5 & S5i & imm_0_13=0 {
+        dcache_cleaninv_idx(S5i);
+    }
+    :"dctagw(" S5 "," T5 ")" is imm_21_27=0b0100000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_0_7 {
+        dcache_tag_write(S5i, T5i);
+    }
+    :D5 "= dctagr(" S5 ")" is imm_21_27=0b0100001 & S5 & S5i & imm_5_13 & D5 & OUTPUT_D5 {
+        D5 = dcache_tag_read(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:Read int mask
+define pcodeop getimask;
+with slot: iclass=0b0110  {
+    :D5"=getimask("S5")" is imm_21_27=0b0110000 & S5 & S5i & imm_5_13=0 & D5 & OUTPUT_D5 {
+        D5=getimask(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:Acq hw lck
+define pcodeop tlblock;
+define pcodeop k0lock;
+with slot: iclass=0b0110  {
+    :"tlblock" is imm_21_27=0b1100001 & imm_16_20=0 & imm_8_13=0 & imm_5_7=0b001 & imm_0_4=0 {
+        tlblock();
+    }
+    :"k0lock" is imm_21_27=0b1100001 & imm_16_20=0 & imm_8_13=0 & imm_5_7=0b011 & imm_0_4=0 {
+        k0lock();
+    }
+}
+#SYSTEM/MONITOR:Rel hw lck
+define pcodeop tlbunlock;
+define pcodeop k0unlock;
+with slot: iclass=0b0110  {
+    :"tlbunlock" is imm_21_27=0b1100001 & imm_16_20=0 & imm_8_13=0 & imm_5_7=0b010 & imm_0_4=0 {
+        tlbunlock();
+    }
+    :"k0unlock" is imm_21_27=0b1100001 & imm_16_20=0 & imm_8_13=0 & imm_5_7=0b100 & imm_0_4=0 {
+        k0unlock();
+    }
+}
+#SYSTEM/MONITOR:Int thrd assign rd
+define pcodeop iassignr;
+with slot: iclass=0b0110  {
+    :D5"=iassignr("S5")" is imm_21_27=0b0110011 & S5 & S5i & imm_5_13=0 & D5 & OUTPUT_D5 {
+        D5=iassignr(S5i);
+    }
+}
+#SYSTEM/MONITOR:Int thrd assign wr
+define pcodeop iassignw;
+with slot: iclass=0b0110  {
+    :"iassignw("S5")" is imm_21_27=0b0100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b010 & imm_0_4=0 {
+        iassignw(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:icache maintain super
+define pcodeop icache_data_read;
+define pcodeop icache_tag_read;
+define pcodeop icache_inv_idx;
+with slot: iclass=0b0101  {
+    :D5"=icdatar("S5")" is imm_21_27=0b0101101 & S5 & S5i & imm_5_13=0 & D5 & OUTPUT_D5 {
+        icache_data_read(S5i);
+    }
+
+    :D5"=ictagr("S5")" is imm_21_27=0b0101111 & S5 & S5i & imm_5_13=0 & D5 & OUTPUT_D5 {
+        icache_tag_read(S5i);
+    }
+
+    :"icinvidx("S5")" is imm_21_27=0b0110110 & S5 & S5i & imm_11_13=0b001 & imm_0_10=0 {
+        icache_inv_idx(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:icache maintain op
+define pcodeop ickill;
+define pcodeop icache_tag_write;
+define pcodeop icache_data_write;
+with slot: iclass=0b0101  {
+    :"ictagw("S5","T5")" is imm_21_27=0b0101110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_0_7=0 {
+        icache_tag_write(S5i, T5i);
+    }
+    :"icdataw("S5","T5")" is imm_21_27=0b0101110 & S5 & S5i & imm_13=1 & T5 & T5i & imm_0_7=0 {
+        icache_data_write(S5i, T5i);
+    }
+
+    :"ickill" is imm_21_27=0b0110110 & imm_16_20=0 & imm_11_13=0b010 & imm_0_10=0 {
+        ickill();
+    }
+}
+
+#SYSTEM/MONITOR:l2 cache op by idx
+define pcodeop l2cache_clean_idx;
+define pcodeop l2cache_inv_idx;
+define pcodeop l2cache_clean_invalidate_idx;
+with slot: iclass=0b0101  {
+    :"l2cleanidx("S5")" is imm_21_27=0b0110001 & S5 & S5i & imm_0_13=0 {
+        l2cache_clean_idx(S5i);
+    }
+    :"l2invidx("S5")" is imm_21_27=0b0110010 & S5 & S5i & imm_0_13=0 {
+        l2cache_inv_idx(S5i);
+    }
+    :"l2cleaninvidx("S5")" is imm_21_27=0b0110011 & S5 & S5i & imm_0_13=0 {
+        l2cache_clean_invalidate_idx(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:l2 cache gbl op
+define pcodeop l2cache_inv_all;
+define pcodeop l2cache_global_clean_inv;
+define pcodeop l2cache_global_unlock;
+define pcodeop l2cache_global_clean;
+define pcodeop l2cache_global_clean_range;
+define pcodeop l2cache_global_clean_inv_range;
+
+with slot: iclass=0b1010  {
+    :"l2gclean("T5_pair")" is imm_21_27=0b0110101 & imm_16_20=0 & imm_13=0 & T5_pair & T5_pairi & imm_0_7=0 {
+        l2cache_global_clean_range(T5_pairi);
+    }
+    :"l2gcleaninv("T5_pair")" is imm_21_27=0b0110110 & imm_16_20=0 & imm_13=0 & T5_pair & T5_pairi & imm_0_7=0 {
+        l2cache_global_clean_inv_range(T5_pairi);
+    }
+    :"l2kill" is imm_21_27=0b1000001 & imm_16_20=0 & imm_13=0 & imm_10_12=0b000 & imm_0_9=0 {
+        l2cache_inv_all();
+    }
+    :"l2gunlock" is imm_21_27=0b1000001 & imm_16_20=0 & imm_13=0 & imm_10_12=0b010 & imm_0_9=0 {
+        l2cache_global_unlock();
+    }
+    :"l2gclean" is imm_21_27=0b1000001 & imm_16_20=0 & imm_13=0 & imm_10_12=0b100 & imm_0_9=0 {
+        l2cache_global_clean();
+    }
+    :"l2gcleaninv" is imm_21_27=0b1000001 & imm_16_20=0 & imm_13=0 & imm_10_12=0b110 & imm_0_9=0 {
+        l2cache_global_clean_inv();
+    }
+}
+
+#SYSTEM/MONITOR:l2 cache op by addr
+define pcodeop l2locka;
+define pcodeop l2unlocka;
+with slot: iclass=0b1010  {
+    :D2"=l2locka("S5")" is imm_21_27=0b0000111 & S5 & S5i & imm_13=1 & imm_2_12=0 & D2 {
+        D2 = l2locka(S5i);
+    }
+    :"l2unlocka("S5")" is imm_21_27=0b0110011 & S5 & S5i & imm_0_13=0 {
+        l2unlocka(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:l2 tag rw
+define pcodeop l2tagw;
+define pcodeop l2tagr;
+with slot: iclass=0b1010  {
+    :"l2tagw("S5","T5")" is imm_21_27=0b0100010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_0_7 {
+        l2tagw(S5i, T5i);
+    }
+    :D5"=l2tagr("S5")" is imm_21_27=0b0100011 & S5 & S5i & imm_5_13=0 & D5 {
+        D5 = l2tagr(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:load from phys
+define pcodeop memw_phys;
+with slot: iclass=0b1001  {
+    :D5 "=memw_phys(" S5 "," T5 ")" is imm_21_27=0b0010000 & S5 & S5i & imm_13=1 & T5 & T5i & imm_7=0 & imm_5_6=0b00 & D5 & OUTPUT_D5 {
+        D5 = memw_phys(S5i, T5i);
+    }
+}
+
+#SYSTEM/MONITOR:nmi
+define pcodeop nmi;
+with slot: iclass=0b0110  {
+    :"nmi("S5")" is imm_21_27=0b0100011 & S5 & S5i & imm_8_13=0 & imm_5_7=0b010 & imm_0_4=0  {
+        nmi(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:resume
+define pcodeop resume;
+with slot: iclass=0b0110  {
+    :"resume("S5")" is imm_21_27=0b0100010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b001 & imm_0_4=0  {
+        resume(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:ret from except
+define pcodeop rte;
+with slot: iclass=0b0101  {
+    :"rte" is imm_21_27=0b0111111 & imm_16_20=0 & imm_12_13=0b00 & imm_8_11=0 & imm_5_7=0b000 & imm_0_4=0  {}
+}
+with slotB: iclass=0b0101 {
+    :"rte" is imm_21_27=0b0111111 & imm_16_20=0 & imm_12_13=0b00 & imm_8_11=0 & imm_5_7=0b000 & imm_0_4=0  {
+        rte();
+        return [ELR];
+    }
+}
+
+#SYSTEM/MONITOR:set int mask
+define pcodeop setimask;
+with slot: iclass=0b0110  {
+    :"setimask(" T2_pred "," S5 ")" is imm_21_27=0b0100100 & S5 & S5i & imm_10_13=0 & T2_pred & T2_predi & imm_5_7=0b000 & imm_0_4=0  {
+        setimask(T2_predi, S5i);
+    }
+}
+
+#SYSTEM/MONITOR:set prio
+define pcodeop setprio;
+with slot: iclass=0b0110  {
+    :"setprio" is imm_21_27=0b0100100 & S5 & S5i & imm_10_13=0 & T2 & T2i & imm_5_7=0b001 & imm_0_4=0  {
+        setprio(T2i, S5i);
+    }
+}
+
+#SYSTEM/MONITOR:set int auto dis
+define pcodeop siad;
+with slot: iclass=0b0110  {
+    :"siad("S5")" is imm_21_27=0b0100100 & S5 & S5i & imm_8_13=0 & imm_5_7=0b011 & imm_0_4=0  {
+        siad(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:Start thread
+define pcodeop start;
+with slot: iclass=0b0110  {
+    :"start("S5")" is imm_21_27=0b0100011 & S5 & S5i & imm_8_13=0 & imm_5_7=0b001 & imm_0_4=0 {
+        start(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:Stop thread
+define pcodeop stop;
+with slot: iclass=0b0110  {
+    :"stop("S5")" is imm_21_27=0b0100011 & S5 & S5i & imm_8_13=0 & imm_5_7=0b000 & imm_0_4=0 {
+        stop(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:SWI
+define pcodeop swi;
+with slot: iclass=0b0110  {
+    :"swi("S5")" is imm_21_27=0b0100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b000 & imm_0_4=0 {
+        swi(S5i);
+    }
+}
+
+#SYSTEM/MONITOR:TLB
+define pcodeop tlbw;
+define pcodeop tlbr;
+define pcodeop tlbp;
+define pcodeop tlbinvasid;
+define pcodeop ctlbw;
+define pcodeop tlboc;
+with slot: iclass=0b0110  {
+    :"tlbw(" S5_pair "," T5 ")" is imm_21_27=0b1100000 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_0_7=0  {
+        tlbw(S5_pairi, T5i);
+    }
+    :D5_pair "=tlbr(" S5 ")" is imm_21_27=0b1100010 & S5 & S5i & imm_5_13=0 & D5_pair {
+        D5_pair = tlbr(S5i);
+    }
+    :D5 "=tlbp(" S5 ")" is imm_21_27=0b1100100 & S5 & S5i & imm_5_13=0 & D5 & OUTPUT_D5 {
+        D5 = tlbp(S5i);
+    }
+    :"tlbinvasid(" S5 ")" is imm_21_27=0b1100101 & S5 & S5i & imm_0_13=0 {
+        tlbinvasid(S5i);
+    }
+    :D5 "=ctlbw(" S5_pair "," T5 ")" is imm_21_27=0b1100110 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = ctlbw(S5_pairi, T5i);
+    }
+    :D5 "=tlboc(" S5_pair ")" is imm_21_27=0b1100111 & S5_pair & S5_pairi & imm_5_13=0 & D5 & OUTPUT_D5 {
+        D5 = tlboc(S5_pairi);
+    }
+}
+
+#SYSTEM/MONITOR:Control register trans
+with slot: iclass=0b0110  {
+    :D6_svctrl "=" S5 is imm_22_27=0b011100 & imm_21=0 & S5 & S5i & imm_7_13=0 & D6_svctrl {
+        D6_svctrl = S5i;
+    }
+    :S6_svctrl_pair "=" D5_pair is imm_22_27=0b110100 & imm_21=0 & S6_svctrl_pair & imm_7_13=0 & D5_pair & D5_pairi {
+        S6_svctrl_pair = D5_pairi;
+    }
+    :D5"="S6_svctrl is imm_23_27=0b11101 & S6_svctrl & imm_5_13=0 & D5 & OUTPUT_D5 {
+        D5 = S6_svctrl;
+    }
+    :D5_pair "=" S6_svctrl_pair is imm_23_27=0b11110 & S6_svctrl_pair & imm_5_13=0 & D5_pair {
+        D5_pair = S6_svctrl_pair;
+    }
+}
+
+#SYSTEM/MONITOR:Wait mode
+define pcodeop wait;
+with slot: iclass=0b0110  {
+    :"wait("S5")" is imm_21_27=0b0100010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b000 & imm_0_4=0 {
+        wait(S5i);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/system_user.sinc b/Ghidra/Processors/Hexagon/data/languages/system_user.sinc
new file mode 100644
index 0000000000..584caf1aa5
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/system_user.sinc
@@ -0,0 +1,180 @@
+#SYSTEM/USER:Load locked
+define pcodeop memw_locked;
+define pcodeop memd_locked;
+with slot: iclass=0b1001 {
+    :D5"=memw_locked("S5")" is imm_21_27=0b0010000 & S5 & S5i & imm_12_13=0b00 & imm_5_11=0 & D5 & OUTPUT_D5 {
+        D5 = memw_locked(S5i);
+    }
+    :D5_pair"=memd_locked("S5")" is imm_21_27=0b0010000 & S5 & S5i & imm_12_13=0b01 & imm_5_11=0 & D5_pair {
+        D5_pair = memd_locked(S5i);
+    }
+}
+
+#SYSTEM/USER:Store locked
+define pcodeop memw_locked_store;
+define pcodeop memd_locked_store;
+with slot: iclass=0b1010 {
+    :"memw_locked("S5","D2_pred")="T5 is imm_21_27=0b0000101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred & D2_predi {
+        D2_pred = memw_locked_store(S5i, T5i);
+    }
+    :"memd_locked("S5","D2_pred")="T5_pair is imm_21_27=0b0000111 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_2_7=0 & D2_pred & D2_predi {
+        D2_pred = memw_locked_store(S5i, T5_pairi);
+    }
+}
+
+#SYSTEM/USER:Zero cache line
+define pcodeop dcache_zero_addr;
+with slot: iclass=0b1010 {
+    :"dczeroa("S5")" is imm_21_27=0b0000110 & S5 & S5i & imm_13=0 & imm_0_12=0 {
+        dcache_zero_addr(S5i);
+    }
+    :"dczeroa("S5"):nt" is imm_21_27=0b0000110 & S5 & S5i & imm_13=1 & imm_0_12=0 {
+        dcache_zero_addr(S5i);
+    }
+}
+
+#SYSTEM/USER:barrier
+define pcodeop barrier;
+with slot: iclass=0b1010 {
+    :"barrier" is imm_21_27=0b1000000 & imm_16_20=0 & imm_0_13=0 {
+        barrier();
+    }
+}
+
+#SYSTEM/USER:Breakpoint
+define pcodeop brkpt;
+with slot: iclass=0b0110 {
+    :"brkpt" is imm_21_27=0b1100001 & imm_16_20=0 & imm_8_13=0 & imm_5_7=0b000 & imm_0_4=0 {
+        brkpt();
+    }
+}
+
+#SYSTEM/USER:Data cache prefetch
+define pcodeop dcache_fetch;
+with slot: iclass=0b1001 {
+    :"dcfetch("S5"+"u11")" is imm_21_27=0b0100000 & S5 & S5i & imm_13=0 & imm_11_12=0 & imm_0_10 [u11 = imm_0_10 << 3; ] {
+        local EA:4 = S5i + u11;
+        dcache_fetch(EA);
+    }
+    :"dcfetch("S5"+"u11"):nt" is imm_21_27=0b0100000 & S5 & S5i & imm_13=1 & imm_11_12=0 & imm_0_10 [u11 = imm_0_10 << 3; ] {
+        local EA:4 = S5i + u11;
+        dcache_fetch(EA);
+    }
+}
+
+#SYSTEM/USER:Data cache maintain
+define pcodeop dcache_clean_addr;
+define pcodeop dcache_cleaninv_addr;
+define pcodeop dcache_inv_addr;
+with slot: iclass=0b1010 {
+    :"dccleana("S5")" is imm_21_27=0b0000000 & S5 & S5i & imm_0_13=0  {
+        dcache_clean_addr(S5i);
+    }
+    :"dccleaninva("S5")" is imm_21_27=0b0000001 & S5 & S5i & imm_0_13=0  {
+        dcache_cleaninv_addr(S5i);
+    }
+    :"dcinva("S5")" is imm_21_27=0b0000010 & S5 & S5i & imm_0_13=0  {
+        dcache_inv_addr(S5i);
+    }
+}
+
+#SYSTEM/USER:diag
+define pcodeop diag;
+define pcodeop diag0;
+define pcodeop diag1;
+with slot: iclass=0b0110 {
+    :"diag("S5")" is imm_21_27=0b0010010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b001 &  imm_0_4=0  {
+        diag(S5i);
+    }
+
+    :"diag0("S5_pair","T5_pair")" is imm_21_27=0b0010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & imm_0_4=0  {
+        diag0(S5_pairi, T5_pairi);
+    }
+    :"diag1("S5_pair","T5_pair")" is imm_21_27=0b0010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & imm_0_4=0  {
+        diag1(S5_pairi, T5_pairi);
+    }
+}
+
+#SYSTEM/USER: Instruction cache maintenance user operations
+define pcodeop icache_inv_addr;
+with slot: iclass=0b0101 {
+    :"icinva("S5")" is imm_21_27=0b0110110 & S5 & S5i & imm_11_13=0b000 & imm_0_10=0  {
+        icache_inv_addr(S5i);
+    }
+}
+
+
+#SYSTEM/USER:Isync
+define pcodeop instruction_sync;
+with slot: iclass=0b0101 {
+    :"isync" is imm_16_27=0b0111110000000 & imm_13=0 & imm_10_12=0b000 & imm_0_9=0b0000000010  {
+        instruction_sync();
+    }
+}
+
+#SYSTEM/USER:L2 fetch
+define pcodeop l2fetch;
+with slot: iclass=0b1010 {
+    :"l2fetch("S5","T5")" is imm_21_27=0b0110000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_0_7=0 {
+        l2fetch(S5i, T5i);
+    }
+    :"l2fetch("S5","T5_pair")" is imm_21_27=0b0110100 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_0_7=0 {
+        l2fetch(S5i, T5_pairi);
+    }
+}
+
+
+#SYSTEM/USER:pause
+define pcodeop pause;
+with slot: iclass=0b0101 {
+    :"pause(" u10 ")" is imm_22_27=0b010001 & imm_18_21=0 & imm_16_17u & imm_13=0 & imm_8_12u & imm_5_7=0 & imm_2_4u & imm_0_1=0 [u10 = imm_2_4u | (imm_8_12u << 3) | (imm_16_17u << 8);] {
+        pause(u10:2);
+    }
+}
+
+#SYSTEM/USER:mem thread sync
+define pcodeop memory_synch;
+define pcodeop dmsyncht;
+# removed from v79 docs
+with slot: iclass=0b1010  {
+    :D5 "=dmsyncht" is imm_21_27=0b1000000 & imm_16_20=0 & imm_9_13=0 & imm_5_8=0b0111 & D5 & OUTPUT_D5 {
+        D5 = dmsyncht();
+    }
+
+    :"syncht" is imm_21_27=0b1000010 & imm_16_20=0 & imm_0_13=0 {
+        memory_synch();
+    }
+}
+
+#SYSTEM/USER:trace
+define pcodeop trace;
+with slot: iclass=0b0110 {
+    :"trace(" S5 ")" is imm_21_27=0b0010010 & S5 & S5i & imm_0_13=0 {
+        trace(S5i);
+    }
+}
+
+#SYSTEM/USER:Trap
+define pcodeop trap0;
+define pcodeop trap1;
+with slot: iclass=0b0101 {
+    :"trap0(" u8 ")" is imm_22_27=0b010000 & imm_16_21=0 & imm_13=0 & imm_8_12u & imm_5_7 & imm_2_4u & imm_0_1 [u8 = imm_2_4u | (imm_8_12u << 3);] {
+        trap0(u8:1);
+    }
+    :"trap1(" S5 "," u8 ")" is imm_22_27=0b010010 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7 & imm_2_4u & imm_0_1 [u8 = imm_2_4u | (imm_8_12u << 3);] {
+        trap1(S5i, u8:1);
+    }
+}
+
+#SYSTEM/USER:unpause
+define pcodeop unpause;
+with slot: iclass=0b0101 {
+    :"unpause" is imm_21_27=0b0111111 & imm_16_20=0 & imm_12_13=0b01 & imm_8_11=0 & imm_5_7=0b000 & imm_0_4=0 {
+        unpause();
+    }
+}
+
+define pcodeop isync;
+slot:"isync" is iclass=0b0101 & imm_16_27=0b011111000000 & imm_13=0 & imm_10_12=0 & imm_0_9=0b0000000010  {
+    isync();
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_alu.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_alu.sinc
new file mode 100644
index 0000000000..3daffa7157
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_alu.sinc
@@ -0,0 +1,920 @@
+# XTYPE/ALU
+# XTYPE/ALU:Abs dword
+with slot: iclass=0b1000  {
+    :D5_pair "=abs(" S5_pair ")" is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b110 & D5_pair {
+        if (S5_pairi s< 0) goto <neg>;
+        D5_pair = S5_pairi;
+        goto <end>;
+    <neg>
+        D5_pair = -S5_pairi;
+    <end>
+    }
+}
+
+# XTYPE/ALU:Abs word
+define pcodeop abs_sat;
+with slot: iclass=0b1000  {
+    :D5 "=abs(" S5 ")" is imm_21_27=0b1100100 & S5 & S5i & imm_8_13=0 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        if (S5i s< 0) goto <neg>;
+        D5 = S5i;
+        goto <end>;
+    <neg>
+        D5 = -S5i;
+    <end>
+    }
+
+    :D5 "=abs(" S5 "):sat" is imm_21_27=0b1100100 & S5 & S5i & imm_8_13=0 & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        D5 = abs_sat(S5i);
+    }
+}
+
+EXT_XTYPE_ALU_ADDACC_s6: s6 is imm_5_7u & imm_13u & imm_21_22 & IS_NOT_EXT [ s6 = imm_5_7u | (imm_13u << 3) | (imm_21_22 << 4);] { export *[const]:4 s6;}
+EXT_XTYPE_ALU_ADDACC_s6: s6 is imm_5_7u & imm_13u & imm_21_22u & IS_EXT0 & immext0 [ s6 = imm_5_7u | (imm_13u << 3) | (imm_21_22u << 4) | immext0;] { export *[const]:4 s6;}
+EXT_XTYPE_ALU_ADDACC_s6: s6 is imm_5_7u & imm_13u & imm_21_22u & IS_EXT1 & immext1 [ s6 = imm_5_7u | (imm_13u << 3) | (imm_21_22u << 4) | immext1;] { export *[const]:4 s6;}
+
+# XTYPE/ALU:Add acc
+with slot: iclass=0b1101 {
+
+        :T5 "=add(" S5 ", add(" D5 "," EXT_XTYPE_ALU_ADDACC_s6 "))" is imm_23_27=0b10110 & imm_21_22 & S5 & S5i & imm_13u & T5 & T5i & imm_5_7u & D5 & D5i & EXT_XTYPE_ALU_ADDACC_s6 & OUTPUT_T5 {
+        local EA:4 = D5i + EXT_XTYPE_ALU_ADDACC_s6;
+        T5 = EA + S5i;
+        }
+        :T5 "=add(" S5 ", sub(" EXT_XTYPE_ALU_ADDACC_s6 "," D5 "))" is imm_23_27=0b10111 & imm_21_22 & S5 & S5i & imm_13u & T5 & T5i & imm_5_7u & D5 & D5i & EXT_XTYPE_ALU_ADDACC_s6 & OUTPUT_T5 {
+        local EA:4 = EXT_XTYPE_ALU_ADDACC_s6 - D5i;
+        T5 = EA + S5i;
+        }
+
+}
+with slot: iclass=0b1110  {
+    :D5 "+=add(" S5 "," EXT_imm_5_12 ")" is imm_23_27=0b00100 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_5_12 & D5 & D5i & EXT_imm_5_12 & OUTPUT_D5 {
+        local EA:4 = S5i + EXT_imm_5_12;
+        D5 = D5i + EA;
+    }
+    :D5"-=add("S5", "EXT_imm_5_12")" is imm_23_27=0b00101 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_5_12 & D5 & D5i & EXT_imm_5_12 & OUTPUT_D5 {
+        local tmp:4 = S5i+EXT_imm_5_12;
+        D5 = D5i - tmp;
+    }
+
+    :D5 "+=add(" S5 "," T5 ")" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        local EA:4 = S5i + T5i;
+        D5 = D5i + EA;
+    }
+    :D5 "-=add(" S5 "," T5 ")" is imm_21_27=0b1111100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        local EA:4 = S5i + T5i;
+        D5 = D5i - EA;
+    }
+}
+# XTYPE/ALU:Add dword
+define pcodeop add_sat;
+define pcodeop add_sat_deprecated;
+with slot: iclass=0b1101  {
+    :D5_pair "=add(" S5_pair "," T5_pair ")" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = S5_pairi + T5_pairi;
+    }
+    :D5_pair "=add(" S5_pair "," T5_pair "):sat" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = add_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=add(" S5_pair "," T5_pair "):raw:lo" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = T5_pairi + sext(S5_pairi:4);
+    }
+    :D5_pair "=add(" S5_pair "," T5_pair "):raw:hi" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        local tmp:4 = S5_pairi(4);
+        D5_pair = T5_pairi + sext(tmp);
+    }
+
+    :D5 "=add(" S5 "," T5 "):sat:deprecated" is imm_21_27=0b0101100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        D5 = add_sat_deprecated(S5i, T5i);
+    }
+}
+
+# XTYPE/ALU:Add hword
+with slot: iclass=0b1101  {
+    :D5 "=add(" T5".L" "," S5".L" ")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        local E:2 = T5i:2 + S5i:2;
+        D5 = sext(E);
+    }
+    :D5 "=add(" T5".L" "," S5".H" ")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+        local E:2 = T5i:2 + S5i(2);
+        D5 = sext(E);
+    }
+    :D5 "=add(" T5".L" "," S5".L" "):sat" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+           local E:2 = add_sat(T5i:2, S5i:2);
+        D5 = sext(E);
+    }
+    :D5 "=add(" T5".L" "," S5".H" "):sat" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & OUTPUT_D5 {
+        local tmp:2 = S5i(2);
+           local E:2 = add_sat(T5i:2, tmp);
+        D5 = sext(E);
+    }
+    :D5 "=add(" T5".L" "," S5".L" "):<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+           local E:2 = T5i:2 + S5i:2;
+        D5 = sext(E) << 16;
+    }
+    :D5 "=add(" T5".L" "," S5".H" "):<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+           local E:2 = T5i:2 + S5i(2);
+        D5 = sext(E) << 16;
+    }
+    :D5 "=add(" T5".H" "," S5".L" "):<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+           local E:2 = T5i(2) + S5i:2;
+        D5 = sext(E) << 16;
+    }
+    :D5 "=add(" T5".H" "," S5".H" "):<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+           local E:2 = T5i(2) + S5i(2);
+        D5 = sext(E) << 16;
+    }
+
+    :D5 "=add(" T5".L" "," S5".L" "):sat:<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+           local E:2 = add_sat(T5i:2, S5i:2);
+        D5 = sext(E) << 16;
+    }
+    :D5 "=add(" T5".L" "," S5".H" "):sat:<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        local tmp:2 = S5i(2);
+           local E:2 = add_sat(T5i:2, tmp);
+        local tmp2:4 = sext(E);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=add(" T5".H" "," S5".L" "):sat:<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i(2);
+           local E:2 = add_sat(tmp, S5i:2);
+        local tmp2:4 = sext(E);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=add(" T5".H" "," S5".H" "):sat:<<16" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        local tmpa:2 = S5i(2);
+        local tmpb:2 = T5i(2);
+           local E:2 = add_sat(tmpb, tmpa);
+        local tmp2:4 = sext(E);
+        D5 = tmp2 << 16;
+    }
+}
+
+# XTYPE/ALU:Add or sub dword w/ cary
+define pcodeop sub_carry;
+with slot: iclass=0b1100  {
+    :D5_pair "=add(" S5_pair "," T5_pair "," U2_5_6 "):carry"  is imm_21_27=0b0010110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & U2_5_6i & D5_pair {
+        local tmp:9 = zext(S5_pairi) + zext(T5_pairi) + zext(U2_5_6i);
+        D5_pair = tmp:8;
+        U2_5_6 = PTRUE * ((tmp >> 64) != 0);
+    }
+    :D5_pair "=sub(" S5_pair "," T5_pair "," U2_5_6 "):carry" is imm_21_27=0b0010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & U2_5_6i & D5_pair {
+
+        D5_pair = sub_carry(S5_pairi, T5_pairi, U2_5_6i);
+    }
+}
+
+# XTYPE/ALU:Clip unsign, not in v79
+define pcodeop clip;
+with slot: iclass=0b1000  {
+    :D5 "=clip(" S5 "," imm_8_12u ")" is imm_21_27=0b1000110 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        D5 = clip(S5i, imm_8_12u:1);
+    }
+}
+
+# XTYPE/ALU:logical dword
+with slot: iclass=0b1000  {
+    :D5_pair "=not(" S5_pair ")" is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5_pair {
+        D5_pair = ~S5_pairi;
+    }
+}
+with slot: iclass=0b1101  {
+    :D5_pair "=and(" S5_pair "," T5_pair ")" is imm_21_27=0b0011111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = S5_pairi & T5_pairi;
+    }
+    :D5_pair "=and(" S5_pair ",~" T5_pair ")" is imm_21_27=0b0011111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = S5_pairi & (~T5_pairi);
+    }
+    :D5_pair "=or(" S5_pair "," T5_pair ")" is imm_21_27=0b0011111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = S5_pairi | T5_pairi;
+    }
+    :D5_pair "=or(" S5_pair ",~" T5_pair ")" is imm_21_27=0b0011111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = S5_pairi | (~T5_pairi);
+    }
+    :D5_pair "=xor(" S5_pair "," T5_pair ")" is imm_21_27=0b0011111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = S5_pairi ^ T5_pairi;
+    }
+}
+
+# XTYPE/ALU:logical logical dword
+with slot: iclass=0b1100  {
+    :D5_pair "^=xor(" S5_pair "," T5_pair ")" is imm_22_27=0b101010 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi ^ T5_pairi);
+    }
+}
+
+XTYPE_ALU_LOG_S10:"GP+"v is imm_5_13u & imm_21 & IS_NOT_EXT [v = imm_5_13u | (imm_21 << 9);] { export *[const]:4 v; }
+XTYPE_ALU_LOG_S10:v is IS_EXT0 & immext0 & imm_0_5u [v = imm_0_5u | immext0; ] { export *[const]:4 v; }
+XTYPE_ALU_LOG_S10:v is IS_EXT1 & immext1 & imm_0_5u [v = imm_0_5u | immext1; ] { export *[const]:4 v; }
+
+# XTYPE/ALU:logical logical word
+
+with slot: iclass=0b1101 {
+    :D5"|=and("S5", "XTYPE_ALU_LOG_S10"))" is imm_22_27=0b101000 & imm_21 & S5 & S5i & imm_5_13u & D5 & D5i & XTYPE_ALU_LOG_S10 & OUTPUT_D5 {
+        local EA:4 = S5i & XTYPE_ALU_LOG_S10;
+        D5 = D5i | EA;
+    }
+    :S5"=or("D5",and("S5_dup","XTYPE_ALU_LOG_S10"))" is imm_22_27=0b101001 & imm_21 & S5 & S5i & S5_dup & imm_5_13u & D5 & D5i & XTYPE_ALU_LOG_S10 & OUTPUT_S5 {
+        local EA:4 = S5i & XTYPE_ALU_LOG_S10;
+        S5 = D5i | EA;
+    }
+    :D5"|=or("S5","XTYPE_ALU_LOG_S10")" is imm_22_27=0b101010 & imm_21 & S5 & S5i & imm_5_13u & D5 & D5i & XTYPE_ALU_LOG_S10 & OUTPUT_D5 {
+        local EA:4 = S5i | XTYPE_ALU_LOG_S10;
+        D5 = D5i | EA;
+    }
+}
+
+with slot: iclass=0b1110  {
+    :D5"|=and("S5","T5")" is imm_21_27=0b1111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i & T5i;
+        D5 = D5i | EA;
+    }
+    :D5"&=and("S5","T5")" is imm_21_27=0b1111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i & T5i;
+        D5 = D5i & EA;
+    }
+    :D5"^=and("S5","T5")" is imm_21_27=0b1111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i & T5i;
+        D5 = D5i ^ EA;
+    }
+
+    :D5"&=and("S5","T5")" is imm_21_27=0b1111010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i & T5i;
+        D5 = D5i & EA;
+    }
+    :D5"&=or("S5","T5")" is imm_21_27=0b1111010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i | T5i;
+        D5 = D5i & EA;
+    }
+    :D5"&=xor("S5","T5")" is imm_21_27=0b1111010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i ^ T5i;
+        D5 = D5i & EA;
+    }
+    :D5"|=and("S5","T5")" is imm_21_27=0b1111010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i & T5i;
+        D5 = D5i | EA;
+    }
+    :D5"^=xor("S5","T5")" is imm_21_27=0b1111100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i ^ T5i;
+        D5 = D5i ^ EA;
+    }
+    :D5"|=or("S5","T5")" is imm_21_27=0b1111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i | T5i;
+        D5 = D5i | EA;
+    }
+    :D5"|=xor("S5","T5")" is imm_21_27=0b1111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i ^ T5i;
+        D5 = D5i | EA;
+    }
+    :D5"^=and("S5","T5")" is imm_21_27=0b1111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i & T5i;
+        D5 = D5i ^ EA;
+    }
+    :D5"^=or("S5","T5")" is imm_21_27=0b1111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i | T5i;
+        D5 = D5i ^ EA;
+    }
+
+}
+
+# XTYPE/ALU:max word
+with slot: iclass=0b1101  {
+    :D5 "=max(" T5 "," S5 ")" is imm_21_27=0b0101110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        if (T5i s> S5i) goto <p2>;
+        D5 = S5i;
+        goto <end>;
+        <p2>
+        D5 = T5i;
+        <end>
+    }
+    :D5 "=maxu(" T5 "," S5 ")" is imm_21_27=0b0101110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        if (T5i > S5i) goto <p2>;
+        D5 = S5i;
+        goto <end>;
+        <p2>
+        D5 = T5i;
+        <end>
+    }
+}
+
+# XTYPE/ALU:max dword
+with slot: iclass=0b1101  {
+    :D5_pair "=max(" S5_pair "," T5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        if (T5_pairi s> S5_pairi) goto <p2>;
+        D5_pair = S5_pairi;
+        goto <end>;
+        <p2>
+        D5_pair = T5_pairi;
+        <end>
+    }
+    :D5_pair "=maxu(" S5_pair "," T5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        if (T5_pairi > S5_pairi) goto <p2>;
+        D5_pair = S5_pairi;
+        goto <end>;
+        <p2>
+        D5_pair = T5_pairi;
+        <end>
+    }
+}
+
+# XTYPE/ALU:min word
+with slot: iclass=0b1101  {
+    :D5 "=min(" T5 "," S5 ")" is imm_21_27=0b0101101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        if (T5i s< S5i) goto <p2>;
+        D5 = S5i;
+        goto <end>;
+        <p2>
+        D5 = T5i;
+        <end>
+    }
+    :D5 "=minu(" T5 "," S5 ")" is imm_21_27=0b0101101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        if (T5i s< S5i) goto <p2>;
+        D5 = S5i;
+        goto <end>;
+        <p2>
+        D5 = T5i;
+        <end>
+    }
+}
+
+# XTYPE/ALU:min dword
+define pcodeop min;
+with slot: iclass=0b1101  {
+    :D5_pair "=min(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = min(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=minu(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        if (T5_pairi < S5_pairi) goto <p2>;
+        D5_pair = S5_pairi;
+        goto <end>;
+        <p2>
+        D5_pair = T5_pairi;
+        <end>
+    }
+}
+
+# XTYPE/ALU:mod wrap
+define pcodeop modwrap;
+with slot: iclass=0b1101  {
+    :D5 "=modwrap(" S5 "," T5 ")" is imm_21_27=0b0011111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = modwrap(S5i, T5i);
+    }
+}
+
+# XTYPE/ALU:neg
+define pcodeop neg_sat;
+with slot: iclass=0b1000  {
+    :D5_pair "=neg(" S5_pair ")" is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b101 & D5_pair {
+        D5_pair = -S5_pairi;
+    }
+    :D5 "=neg(" S5 "):sat" is imm_21_27=0b1100100 & S5 & S5i & imm_8_13=0 & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+    D5 = neg_sat(S5i);
+    }
+}
+
+# XTYPE/ALU:round
+define pcodeop round_sat;
+define pcodeop cround;
+define pcodeop round_;
+
+with slot: iclass=0b1000  {
+    :D5 "=round(" S5_pair "):sat" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = round_sat(S5_pairi);
+    }
+    :D5 "=cround(" S5 "," imm_8_12u ")" is imm_21_27=0b1000111 & S5 & S5i & imm_13=0 & imm_8_12u & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = cround(S5i, imm_8_12u:1);
+    }
+    :D5 "=round(" S5 "," imm_8_12u ")" is imm_21_27=0b1000111 & S5 & S5i & imm_13=0 & imm_8_12u & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = round_(S5i, imm_8_12u:1);
+    }
+    :D5 "=cround(" S5 "," imm_8_12u "):sat" is imm_21_27=0b1000111 & S5 & S5i & imm_13=0 & imm_8_12u & imm_6_7=0b11 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = cround(S5i, imm_8_12u:1);
+    }
+    :D5_pair "=cround(" S5_pair "," imm_8_13u ")"  is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_8_13u & imm_6_7=0b01 & imm_5=0 & D5_pair {
+        D5_pair = cround(S5_pairi, imm_8_13u:1);
+    }
+}
+with slot: iclass=0b1100  {
+    :D5 "=round(" S5 "," T5 ")" is imm_22_27=0b011011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = round_(S5i, T5i);
+    }
+    :D5 "=cround(" S5_pair "," T5 ")" is imm_22_27=0b011011 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = cround(S5_pairi, T5i);
+    }
+    :D5 "=round(" S5 "," T5 ")" is imm_22_27=0b011011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = round_(S5i, T5i);
+    }
+    :D5 "=round(" S5 "," T5 "):sat" is imm_22_27=0b011011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = round_sat(S5i, T5i);
+    }
+}
+
+# XTYPE/ALU:sub dword
+define pcodeop sub_sat_deprecated;
+with slot: iclass=0b1101  {
+    :D5_pair "=sub(" T5_pair "," S5_pair ")" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = T5_pairi - S5_pairi;
+    }
+    :D5 "=sub(" T5 "," S5 "):sat:deprecated" is imm_21_27=0b0101100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & imm_5_6=0 & D5 & OUTPUT_D5 {
+        D5 =sub_sat_deprecated(T5i, S5i);
+    }
+}
+
+# XTYPE/ALU:sub acc word
+with slot: iclass=0b1110  {
+    :D5 "+=sub(" T5 "," S5 ")" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i + (T5i - S5i);
+    }
+}
+
+# XTYPE/ALU:sub hword
+define pcodeop sub_sat;
+with slot: iclass=0b1101  {
+    :D5 "=sub(" T5".L, ", S5".L)"  is imm_21_27=0b0101001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i:2 - S5i:2;
+        D5 = sext(tmp);
+    }
+    :D5 "=sub(" T5".L, ", S5".H)" is imm_21_27=0b0101001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i:2 - S5i(2);
+        D5 = sext(tmp);
+    }
+    :D5 "=sub(" T5".L, ", S5".L):sat" is imm_21_27=0b0101001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+        local tmp:2 = sub_sat(T5i:2, S5i:2);
+        D5 = sext(tmp);
+    }
+    :D5 "=sub(" T5".L, ", S5".H):sat" is imm_21_27=0b0101001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & OUTPUT_D5 {
+        local tmpa:2 = S5i(2);
+        local tmp:2 = sub_sat(T5i:2, tmpa);
+        D5 = sext(tmp);
+    }
+    :D5 "=sub(" T5".L, ", S5".L):<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i:2 - S5i:2;
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".L, ", S5".H):<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i:2 - S5i(2);
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".H, ", S5".L):<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i(2) - S5i:2;
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".H, ", S5".H):<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+        local tmp:2 = T5i(2) - S5i(2);
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".L, ", S5".L):sat:<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        local tmp:2 = sub_sat(T5i:2, S5i:2);
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".L, ", S5".H):sat:<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        local tmpa:2 = S5i(2);
+        local tmp:2 = sub_sat(T5i:2, tmpa);
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".H, ", S5".L):sat:<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        local tmpa:2 = T5i(2);
+        local tmp:2 = sub_sat(tmpa, S5i:2);
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+    :D5 "=sub(" T5".H, ", S5".H):sat:<<16" is imm_21_27=0b0101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        local tmpa:2 = S5i(2);
+        local tmpb:2 = T5i(2);
+        local tmp:2 = sub_sat(tmpb, tmpa);
+        local tmp2:4 = sext(tmp);
+        D5 = tmp2 << 16;
+    }
+}
+
+# XTYPE/ALU:sext w->dw
+with slot: iclass=0b1000  {
+    :D5_pair "=sxtw(" S5 ")" is imm_22_27=0b010001 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = sext(S5i:2);
+    }
+}
+
+# XTYPE/ALU:vector abs val hw
+define pcodeop vabsh;
+define pcodeop vabsh_sat;
+with slot: iclass=0b1000  {
+    :D5_pair "=vabsh(" S5_pair ")" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5_pair {
+        D5_pair = vabsh(S5_pairi);
+    }
+    :D5_pair "=vabsh(" S5_pair "):sat" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b101 & D5_pair {
+        D5_pair = vabsh_sat(S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector abs val w
+define pcodeop vabsw;
+define pcodeop vabsw_sat;
+with slot: iclass=0b1000  {
+    :D5_pair "=vabsw(" S5_pair ")" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b110 & D5_pair {
+        D5_pair = vabsw(S5_pairi);
+    }
+    :D5_pair "=vabsw(" S5_pair "):sat" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b111 & D5_pair {
+        D5_pair = vabsw_sat(S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector abs diff by
+define pcodeop vabsdiffub;
+define pcodeop vabsdiffb;
+with slot: iclass=0b1110  {
+    :D5_pair "=vabsdiffub(" T5_pair "," S5_pair ")" is imm_21_27=0b1000101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+           D5_pair = vabsdiffub(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vabsdiffb(" T5_pair "," S5_pair "):sat" is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vabsdiffb(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector abs diff hw
+define pcodeop vabsdiffh;
+with slot: iclass=0b1110  {
+    :D5_pair "=vabsdiffh(" T5_pair "," S5_pair ")" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vabsdiffh(T5_pairi, S5_pairi);
+    }
+}
+
+define pcodeop vabsdiffw;
+# XTYPE/ALU:vector abs diff w
+with slot: iclass=0b1110  {
+    :D5_pair "=vabsdiffw(" T5_pair "," S5_pair ")" is imm_21_27=0b1000001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vabsdiffw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector add cmp and sel max by - TODO: not documented??
+
+# XTYPE/ALU:vector add cmp and sel max hw
+define pcodeop vacsh;
+with slot: iclass=0b1110  {
+    :D5_pair "," U2_5_6 "=vacsh(" S5_pair "," T5_pair ")" is imm_21_27=0b1010101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & D5_pair {
+        local tmp:8 = vacsh(S5_pairi, T5_pairi);
+        D5_pair = zext(tmp:4);
+        U2_5_6 = tmp(1);
+    }
+}
+
+# XTYPE/ALU:vector add hw
+with slot: iclass=0b1101  {
+    :D5_pair "=vaddh(" S5_pair "," T5_pair ")" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vaddh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vaddh(" S5_pair "," T5_pair "):sat" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vaddh_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vadduh(" S5_pair "," T5_pair "):sat" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vadduh_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector add hw w sat and pck uby
+define pcodeop vaddhub_sat;
+with slot: iclass=0b1100  {
+    :D5 "=vaddhub(" S5_pair "," T5_pair "):sat" is imm_22_27=0b000101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = vaddhub_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector red add u by
+define pcodeop vraddub;
+with slot: iclass=0b1110  {
+    :D5_pair "=vraddub(" S5_pair "," T5_pair ")" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vraddub(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vraddub(" S5_pair "," T5_pair ")" is imm_21_27=0b1010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = D5_pair + vraddub(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector red add hw
+define pcodeop vradduh;
+define pcodeop vraddh;
+
+with slot: iclass=0b1110  {
+    :D5 "=vradduh(" S5_pair "," T5_pair ")" is imm_23_27=0b10010 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & imm_5_6=0b01 & D5 & OUTPUT_D5 {
+        D5 = vradduh(S5_pairi, T5_pairi);
+    }
+    :D5 "=vraddh(" S5_pair "," T5_pair ")" is imm_23_27=0b10010 & imm_22=0 & imm_21=1 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = vraddh(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector add by
+define pcodeop vaddub;
+define pcodeop vaddub_sat;
+with slot: iclass=0b1101  {
+    :D5_pair "=vaddub(" S5_pair "," T5_pair ")"  is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vaddub(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vaddub(" S5_pair "," T5_pair "):sat" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vaddub_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector  add w
+define pcodeop vaddw;
+define pcodeop vaddw_sat;
+with slot: iclass=0b1101  {
+    :D5_pair "=vaddw(" S5_pair "," T5_pair ")" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vaddw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vaddw(" S5_pair "," T5_pair "):sat" is imm_21_27=0b0011000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vaddw_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector avg hw
+define pcodeop vavgh_crnd;
+
+define pcodeop vavguh;
+define pcodeop vavguh_rnd;
+
+define pcodeop vnavgh_rnd_sat;
+define pcodeop vnavgh_crnd_sat;
+
+with slot: iclass=0b1101  {
+    :D5_pair "=vavgh(" S5_pair "," T5_pair ")" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vavgh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgh(" S5_pair "," T5_pair "):rnd" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vavgh_rnd(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgh(" S5_pair "," T5_pair "):crnd" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vavgh_crnd(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavguh(" S5_pair "," T5_pair ")" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vavguh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavguh(" S5_pair "," T5_pair "):rnd" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b11 & imm_5=0 & D5_pair {
+        D5_pair = vavguh_rnd(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vnavgh(" T5_pair "," S5_pair ")" is imm_21_27=0b0011100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vnavgh(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vnavgh(" T5_pair "," S5_pair "):rnd:sat" is imm_21_27=0b0011100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vnavgh_rnd_sat(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vnavgh(" T5_pair "," S5_pair "):crnd:sat" is imm_21_27=0b0011100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vnavgh_crnd_sat(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector avg u by
+define pcodeop vavgub;
+define pcodeop vavgub_rnd;
+with slot: iclass=0b1101  {
+    :D5_pair "=vavgub(" S5_pair "," T5_pair ")" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vavgub(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgub(" S5_pair "," T5_pair "):rnd" is imm_21_27=0b0011010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vavgub_rnd(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector avg w
+define pcodeop vavgw;
+define pcodeop vavgw_rnd;
+define pcodeop vavgw_crnd;
+
+define pcodeop vavguw;
+define pcodeop vavguw_rnd;
+
+define pcodeop vnavgw;
+define pcodeop vnavgw_rnd;
+
+define pcodeop vavgw_rnd_sat;
+define pcodeop vavgw_crnd_sat;
+
+with slot: iclass=0b1101  {
+    :D5_pair "=vavgw(" S5_pair "," T5_pair ")" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vavgw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgw(" S5_pair "," T5_pair "):rnd" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vavgw_rnd(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgw(" S5_pair "," T5_pair "):crnd" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vavgw_crnd(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavguw(" S5_pair "," T5_pair ")" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vavguw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavguw(" S5_pair "," T5_pair "):rnd" is imm_21_27=0b0011011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vavguw_rnd(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vnavgw(" S5_pair "," T5_pair ")" is imm_21_27=0b0011100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vnavgw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgw(" S5_pair "," T5_pair "):rnd:sat" is imm_21_27=0b0011100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b10 & imm_5=0 & D5_pair {
+        D5_pair = vavgw_rnd_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vavgw(" S5_pair "," T5_pair "):crnd:sat" is imm_21_27=0b0011100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b11 & imm_5=0 & D5_pair {
+        D5_pair = vavgw_crnd_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector clip un, not in v79
+define pcodeop vclip;
+with slot: iclass=0b1000  {
+    :D5 "=vclip(" S5_pair "," imm_8_12u ")" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_13=0 & imm_8_12u & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = vclip(S5_pairi, imm_8_12u:1);
+    }
+}
+
+# XTYPE/ALU:vector cond neg
+define pcodeop vcnegh;
+define pcodeop vrcnegh;
+with slot: iclass=0b1100  {
+    :D5_pair "=vcnegh(" S5_pair "," T5 ")" is imm_22_27=0b001111 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair {
+        D5_pair = vcnegh(S5_pairi, T5i);
+    }
+    :D5_pair "=vrcnegh(" S5_pair "," T5 ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=1 & T5 & T5i & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vrcnegh(S5_pairi, T5i);
+    }
+}
+
+# XTYPE/ALU:vector max by
+define pcodeop vmaxub;
+define pcodeop vmaxb;
+with slot: iclass=0b1101  {
+    :D5_pair "=vmaxub(" T5_pair "," S5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vmaxub(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vmaxb(" T5_pair "," S5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vmaxb(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector max hw
+define pcodeop vmaxhw;
+define pcodeop vmaxuhw;
+with slot: iclass=0b1101  {
+    :D5_pair "=vmaxhw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vmaxhw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vmaxuhw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vmaxuhw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector red max hw
+define pcodeop vrmaxhw;
+define pcodeop vrmaxuhw;
+with slot: iclass=0b1100  {
+    :T5_pair "=vrmaxhw(" S5_pair "," D5 ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5 & D5i {
+        T5_pair = vrmaxhw(S5_pairi, D5i);
+    }
+    :T5_pair "=vrmaxuhw(" S5_pair "," D5 ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b001 & D5 & D5i {
+        T5_pair = vrmaxuhw(S5_pairi, D5i);
+    }
+}
+
+# XTYPE/ALU:vector red max w
+define pcodeop vrmaxw;
+define pcodeop vrmaxuw;
+with slot: iclass=0b1100  {
+    :T5_pair "=vrmaxw(" S5_pair "," D5 ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5 & D5i {
+        T5_pair = vrmaxw(S5_pairi, D5i);
+    }
+    :T5_pair "=vrmaxuw(" S5_pair "," D5 ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b010 & D5 & D5i {
+        T5_pair = vrmaxuw(S5_pairi, D5i);
+    }
+}
+
+# XTYPE/ALU:vector max w
+define pcodeop vmaxw;
+define pcodeop vmaxuw;
+with slot: iclass=0b1101  {
+    :D5_pair "=vmaxuw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vmaxuw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vmaxw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vmaxw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector min b
+define pcodeop vminb;
+define pcodeop vminub;
+with slot: iclass=0b1101  {
+    :D5_pair "=vminub(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vminub(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vminb(" T5_pair "," S5_pair ")" is imm_21_27=0b0011110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = vminb(T5_pairi, S5_pairi);
+    }
+}
+with slot: iclass=0b1110  {
+    :D5_pair "," U2_5_6 "=vminub(" T5_pair "," S5_pair ")" is imm_21_27=0b1010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & D5_pair {
+        local tmp:12 = vminub(T5_pairi, S5_pairi);
+    D5_pair = tmp:8;
+    U2_5_6 = tmp(4);
+    }
+}
+
+# XTYPE/ALU:vector min hw
+define pcodeop vminhw;
+define pcodeop vminuhw;
+with slot: iclass=0b1101  {
+    :D5_pair "=vminhw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vminhw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vminuhw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vminuhw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector reduce minimum halfwords
+define pcodeop vrminhw;
+define pcodeop vrminuhw;
+with slot: iclass=0b1100  {
+    :D5_pair "=vrminhw(" T5_pair "," S5_pair ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vrminhw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vrminuhw(" T5_pair "," S5_pair ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vrminuhw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector reduce minimum words
+define pcodeop vrminw;
+define pcodeop vrminuw;
+with slot: iclass=0b1100  {
+    :D5_pair "=vrminw(" T5_pair "," S5_pair ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vrminw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vrminuw(" T5_pair "," S5_pair ")" is imm_21_27=0b1011001 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vrminuw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector minimum words
+define pcodeop vminw;
+define pcodeop vminuw;
+with slot: iclass=0b1101  {
+    :D5_pair "=vminw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vminw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vminuw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vminuw(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector sum absolute difference unsigned bytes
+define pcodeop vrsadub;
+with slot: iclass=0b1110  {
+    :D5_pair "=vrsadub(" S5_pair "," T5_pair ")" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vrsadub(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vrsadub(" S5_pair "," T5_pair ")" is imm_21_27=0b1010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = D5_pair + vrsadub(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector sub halfword
+#define pcodeop vsubh;
+#define pcodeop vsubh_sat;
+#define pcodeop vsubuh_sat;
+with slot: iclass=0b1101  {
+    :D5_pair "=vsubh(" T5_pair "," S5_pair ")" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vsubh(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vsubh(" T5_pair "," S5_pair "):sat" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = vsubh_sat(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vsubuh(" T5_pair "," S5_pair "):sat" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vsubuh_sat(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/ALU:vector sub bytes
+define pcodeop vsubub;
+define pcodeop vsubub_sat;
+with slot: iclass=0b1101  {
+    :D5_pair "=vsubub(" T5_pair "," S5_pair ")" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vsubub(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vsubub(" T5_pair "," S5_pair "):sat" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vsubub_sat(T5_pairi, S5_pairi);
+    }
+}
+
+
+# XTYPE/ALU:vector sub words
+define pcodeop vsubw;
+define pcodeop vsubw_sat;
+with slot: iclass=0b1101  {
+    :D5_pair "=vsubw(" T5_pair "," S5_pair ")" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vsubw(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=vsubw(" T5_pair "," S5_pair "):sat" is imm_21_27=0b0011001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vsubw_sat(T5_pairi, S5_pairi);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_bit.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_bit.sinc
new file mode 100644
index 0000000000..6e3cd469cb
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_bit.sinc
@@ -0,0 +1,231 @@
+# XTYPE/BIT
+# XTYPE/BIT:Count leading
+define pcodeop count_leading_zeros;
+define pcodeop count_leading_ones;
+define pcodeop count_leading_bits;
+define pcodeop normamt;
+
+with slot: iclass=0b1000  {
+    :D5 "=clb(" S5_pair ")" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = count_leading_bits(S5_pairi);
+    }
+    :D5 "=cl0(" S5_pair ")" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = count_leading_zeros(S5_pairi);
+    }
+    :D5 "=cl1(" S5_pair ")" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = count_leading_ones(S5_pairi);
+    }
+    :D5 "=normamt(" S5_pair ")" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = normamt(S5_pairi);
+    }
+
+    :D5 "=add(clb(" S5_pair "), " imm_8_13 ")" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_8_13 & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = count_leading_bits(S5_pairi) + imm_8_13;
+    }
+    :D5 "=add(clb(" S5 "), " imm_8_13 ")" is imm_21_27=0b1100001 & S5 & S5i & imm_8_13 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = count_leading_bits(S5i) + imm_8_13;
+    }
+
+    :D5 "=clb(" S5 ")" is imm_21_27=0b1100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = count_leading_bits(S5i);
+    }
+    :D5 "=cl0(" S5 ")" is imm_21_27=0b1100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        D5 = count_leading_zeros(S5i);
+    }
+    :D5 "=cl1(" S5 ")" is imm_21_27=0b1100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = count_leading_ones(S5i);
+    }
+    :D5 "=normamt(" S5 ")" is imm_21_27=0b1100000 & S5 & S5i & imm_8_13=0 & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = normamt(S5i);
+    }
+}
+
+# XTYPE/BIT:Count pop
+define pcodeop popcnt;
+with slot: iclass=0b1000  {
+    :D5 "=popcnt(" S5_pair ")" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+        D5 = popcnt(S5_pairi);
+    }
+}
+
+# XTYPE/BIT:Count trail
+define pcodeop count_trailing_ones;
+define pcodeop count_trailing_zeros;
+with slot: iclass=0b1000  {
+    :D5_pair "=ct0(" S5_pair ")" is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b010 & D5_pair {
+        D5_pair = count_trailing_zeros(S5_pairi);
+    }
+    :D5_pair "=ct1(" S5_pair ")" is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5_pair {
+        D5_pair = count_trailing_ones(S5_pairi);
+    }
+    :D5 "=ct0(" S5 ")" is imm_21_27=0b1100010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = count_trailing_zeros(S5i);
+    }
+    :D5 "=ct1(" S5 ")" is imm_21_27=0b1100010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        D5 = count_trailing_ones(S5i);
+    }
+}
+
+# XTYPE/BIT:Extract bit
+with slot: iclass=0b1000  {
+    :D5_pair"=extractu("S5_pair","imm_8_13u","U6")" is imm_24_27=0b0001 & imm_21_23u & S5_pair & S5_pairi & imm_8_13u & imm_5_7u & D5_pair [ U6 = imm_5_7u | (imm_21_23u << 3);]{
+        local tmp:8 = S5_pairi >> U6;
+        D5_pair = tmp & ((1 << imm_8_13u) - 1);
+    }
+    :D5_pair"=extract("S5_pair","imm_8_13u","U6")" is imm_24_27=0b1010 & imm_21_23u & S5_pair & S5_pairi & imm_8_13u & imm_5_7u & D5_pair [ U6 = imm_5_7u | (imm_21_23u << 3);]{
+        local tmp:8 = S5_pairi >> U6;
+        local tmp2:8 = tmp & (1 << imm_8_13u) - 1;
+        local tmp3:8 = tmp2 ^ (1 << (imm_8_13u - 1));
+        D5_pair = tmp3 - (1 << (imm_8_13u - 1));
+    }
+    :D5"=extractu("S5","imm_8_12","U5")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22u & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7u & D5 & OUTPUT_D5 [ U5 = imm_5_7u | (imm_21_22u << 3);]{
+        local tmp:4 = S5i >> U5;
+        D5 = tmp & ((1 << imm_8_12) - 1);
+    }
+    :D5"=extract("S5","imm_8_12","U5")" is imm_24_27=0b1101 & imm_23=1 & imm_21_22u & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7u & D5 & OUTPUT_D5 [ U5 = imm_5_7u | (imm_21_22u << 3);]{
+        local tmp:4 = S5i >> U5;
+        local tmp2:4 = tmp & (1 << imm_8_12) - 1;
+        local tmp3:4 = tmp2 ^ (1 << (imm_8_12 - 1));
+        D5 = tmp3 - (1 << (imm_8_12 - 1));
+    }
+}
+define pcodeop extract;
+define pcodeop extractu;
+with slot: iclass=0b1100  {
+    :D5_pair "=extractu(" S5_pair "," T5_pair ")" is imm_22_27=0b000100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = extractu(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=extract(" S5_pair "," T5_pair ")" is imm_22_27=0b000111 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b10 & imm_5=0 & D5_pair {
+        D5_pair = extract(S5_pairi, T5_pairi);
+    }
+    :D5 "=extractu(" S5 "," T5_pair ")" is imm_22_27=0b100100 & imm_21=0 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = extractu(S5i, T5_pairi);
+    }
+    :D5 "=extract(" S5 "," T5_pair ")" is imm_22_27=0b100100 & imm_21=0 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = extract(S5i, T5_pairi);
+    }
+}
+
+# XTYPE/BIT:Insert bit
+with slot: iclass=0b1000  {
+    :D5_pair "=insert(" S5_pair "," imm_8_13u "," U6 ")" is imm_24_27=0b0011 & imm_21_23u & S5_pair & S5_pairi & imm_8_13u & imm_5_7u & D5_pair & D5_pairi [ U6 = imm_5_7u | (imm_21_23u << 3);] {
+        local d5:8 = D5_pairi & ~(((1 << imm_8_13u)-1) << U6);
+        D5_pair = d5 | ((S5_pairi & ((1<<imm_8_13u)-1)) << U6);
+    }
+
+    :D5 "=insert(" S5 "," imm_8_12u "," U5 ")" is imm_23_27=0b11110 & imm_21_22u & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7u & D5 & D5i & OUTPUT_D5 [ U5 = imm_5_7u | (imm_21_22u << 3); ] {
+        local d5:4 = D5i & ~(((1<<imm_8_12u)-1) << U5);
+        D5 = d5 | ((S5i & ((1<<imm_8_12u)-1)) << U5);
+    }
+}
+
+define pcodeop insert;
+with slot: iclass=0b1100  {
+    :D5 "=insert(" S5 "," T5_pair ")" is imm_24_27=0b1000 & imm_21_23=0 & S5 & S5i & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = insert(S5i, T5_pairi);
+    }
+    :D5_pair "=insert(" S5_pair "," T5_pair ")" is imm_23_27=0b10100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0 & D5_pair {
+        D5_pair = insert(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/BIT:Interleave
+define pcodeop interleave;
+define pcodeop deinterleave;
+with slot: iclass=0b1000  {
+    :D5_pair "=interleave(" S5_pair ".w[1], " S5_pair_dup ".w[0])" is imm_21_27=0b0000110 & S5_pair_dup & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5_pair {
+        D5_pair = interleave(S5_pairi);
+    }
+    :D5_pair "=deinterleave(" S5_pair ")" is imm_21_27=0b0000110 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b101 & D5_pair {
+        D5_pair = deinterleave(S5_pairi);
+    }
+}
+
+# XTYPE/BIT:Linear feedback
+define pcodeop lfs;
+with slot: iclass=0b1100  {
+    :D5_pair "=lfs(" S5_pair "," T5_pair ")" is imm_22_27=0b000110 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = lfs(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/BIT:Masked parity
+define pcodeop parity;
+with slot: iclass=0b1101  {
+    :D5 "=parity(" S5_pair "," T5_pair ")" is imm_24_27=0b0000 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = parity(S5_pairi, T5_pairi);
+    }
+    :D5 "=parity(" S5 "," T5 ")" is imm_21_27=0b0101111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5 & OUTPUT_D5 {
+        D5 = parity(S5i, T5i);
+    }
+}
+
+# XTYPE/BIT:Bit rev
+with slot: iclass=0b1000  {
+    :D5_pair "=brev(" S5_pair ")" is imm_21_27=0b0000110 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b110 & D5_pair {
+        D5_pair = brev(S5_pairi);
+    }
+    :D5 "=brev(" S5 ")" is imm_21_27=0b1100010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = brev(S5i);
+    }
+}
+
+# XTYPE/BIT:Set clear toggle bit
+with slot: iclass=0b1000  {
+    :D5"=setbit("S5","imm_8_12u")" is imm_21_27=0b1100110 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+       D5 = S5i | (1 << imm_8_12u);
+    }
+    :D5"=clrbit("S5","imm_8_12u")" is imm_21_27=0b1100110 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+       D5 = S5i & ~(1 << imm_8_12u);
+    }
+    :D5"=clrbit("S5","imm_8_12u")" is imm_21_27=0b1100110 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+       D5 = S5i ^ (1 << imm_8_12u);
+    }
+}
+with slot: iclass=0b1100  {
+    :D5 "=setbit(" S5 "," T5 ")" is imm_22_27=0b011010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = S5i | (1 << T5i);
+    }
+    :D5 "=clrbit(" S5 "," T5 ")" is imm_22_27=0b011010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+        local tmp:4 = 1 << T5i;
+        D5 = S5i & (~tmp);
+    }
+    :D5 "=togglebit(" S5 "," T5 ")" is imm_22_27=0b011010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = S5i ^ (1 << T5i);
+    }
+}
+
+# XTYPE/BIT:Split bit field
+with slot: iclass=0b1000  {
+    :D5_pair "=bitsplit(" S5 "," imm_8_12u ")" is imm_21_27=0b1000110 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b100 & D5_pair  {
+        local lo:8 = ((zext(S5i) >> imm_8_12u) << 31);
+        D5_pair = zext(S5i) | lo;
+    }
+}
+with slot: iclass=0b1001  {
+    :D5_pair "=bitsplit(" S5 "," T5 ")" is imm_24_27=0b0100 & imm_22_23=0 & imm_21=1 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0 & D5_pair {
+        local lo:8 = ((zext(S5i) >> T5i) << 31);
+        D5_pair = zext(S5i) | lo;
+    }
+}
+
+# XTYPE/BIT:Table index
+define pcodeop tableidxb_raw;
+define pcodeop tableidxh_raw;
+define pcodeop tableidxw_raw;
+define pcodeop tableidxd_raw;
+
+with slot: iclass=0b1000  {
+    :D5 "=tableidxb(" S5 "," u4 "," imm_8_13 "):raw" is imm_22_27=0b011100 & imm_21u & S5 & S5i & imm_8_13 & imm_5_7u & D5 & OUTPUT_D5 [ u4 = imm_5_7u | (imm_21u << 3);] {
+        D5 = tableidxb_raw(S5i, u4:1, imm_8_13:1);
+    }
+    :D5 "=tableidxh(" S5 "," u4 "," imm_8_13 "):raw" is imm_22_27=0b011101 & imm_21u & S5 & S5i & imm_8_13 & imm_5_7u & D5 & OUTPUT_D5 [ u4 = imm_5_7u | (imm_21u << 3);] {
+        D5 = tableidxh_raw(S5i, u4:1, imm_8_13:1);
+    }
+    :D5 "=tableidxw(" S5 "," u4 "," imm_8_13 "):raw" is imm_22_27=0b011110 & imm_21u & S5 & S5i & imm_8_13 & imm_5_7u & D5 & OUTPUT_D5 [ u4 = imm_5_7u | (imm_21u << 3);] {
+        D5 = tableidxw_raw(S5i, u4:1, imm_8_13:1);
+     }
+    :D5 "=tableidxd(" S5 "," u4 "," imm_8_13 "):raw" is imm_22_27=0b011111 & imm_21u & S5 & S5i & imm_8_13 & imm_5_7u & D5 & OUTPUT_D5 [ u4 = imm_5_7u | (imm_21u << 3);] {
+        D5 = tableidxd_raw(S5i, u4:1, imm_8_13:1);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_complex.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_complex.sinc
new file mode 100644
index 0000000000..15d366ef50
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_complex.sinc
@@ -0,0 +1,291 @@
+# XTYPE/Complex
+# XTYPE/Complex: add sub halfwords
+define pcodeop vxaddsubh_sat;
+define pcodeop vxsubaddh_sat;
+define pcodeop vxaddsubh_rnd_sat;
+define pcodeop vxsubaddh_rnd_sat;
+
+with slot: iclass=0b1100  {
+    :D5_pair "=vxaddsubh(" S5_pair "," T5_pair "):sat" is imm_22_27=0b000101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vxaddsubh_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vxsubaddh(" S5_pair "," T5_pair "):sat"  is imm_22_27=0b000101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vxsubaddh_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vxaddsubh(" S5_pair "," T5_pair "):rnd:>>1:sat"  is imm_22_27=0b000111 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = vxaddsubh_rnd_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vxsubaddh(" S5_pair "," T5_pair "):rnd:>>1:sat" is imm_22_27=0b000111 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b01 & imm_5=0 & D5_pair {
+        D5_pair = vxsubaddh_rnd_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/Complex: add sub words
+define pcodeop vxaddsubw_sat;
+define pcodeop vxsubaddw_sat;
+
+with slot: iclass=0b1100  {
+    :D5_pair "=vxaddsubw(" S5_pair "," T5_pair "):sat" is imm_22_27=0b000101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vxaddsubw_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vxsubaddw(" S5_pair "," T5_pair "):sat" is imm_22_27=0b000101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vxsubaddw_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/Complex: multiply
+define pcodeop cmpy_sat;
+define pcodeop cmpy_conj_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=cmpy(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0101 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5_pair {
+        D5_pair = cmpy_sat(S5i, T5i) << imm_23u;
+    }
+    :D5_pair "=cmpy(" S5 "," T5 "*):<<" imm_23u ":sat" is imm_24_27=0b0101 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5_pair {
+        D5_pair = cmpy_conj_sat(S5i, T5i) << imm_23u;
+    }
+
+    :D5_pair "+=cmpy(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0111 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + cmpy_sat(S5i, T5i) << imm_23u;
+    }
+    :D5_pair "-=cmpy(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0111 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi - cmpy_sat(S5i, T5i) << imm_23u;
+    }
+    :D5_pair "+=cmpy(" S5 "," T5 "*):<<" imm_23u ":sat" is imm_24_27=0b0111 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + cmpy_conj_sat(S5i, T5i) << imm_23u;
+    }
+    :D5_pair "-=cmpy(" S5 "," T5 "*):<<" imm_23u ":sat" is imm_24_27=0b0111 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi - cmpy_conj_sat(S5i, T5i) << imm_23u;
+    }
+}
+
+# XTYPE/Complex: mul real or i
+define pcodeop cmpyi;
+define pcodeop cmpyr;
+with slot: iclass=0b1110  {
+    :D5_pair "=cmpyi(" S5 "," T5 ")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair {
+        D5_pair = cmpyi(S5i, T5i);
+    }
+    :D5_pair "=cmpyr(" S5 "," T5 ")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5_pair {
+        D5_pair = cmpyr(S5i, T5i);
+    }
+
+    :D5_pair "+=cmpyi(" S5 "," T5 ")" is imm_21_27=0b0111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + cmpyi(S5i, T5i);
+    }
+    :D5_pair "+=cmpyr(" S5 "," T5 ")" is imm_21_27=0b0111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + cmpyr(S5i, T5i);
+    }
+}
+
+# XTYPE/Complex: mul rnd pck
+define pcodeop cmpy_rnd_sat;
+define pcodeop cmpy_conj_rnd_sat;
+with slot: iclass=0b1110  {
+    :D5 "=cmpy(" S5 "," T5 "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1101 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = cmpy_rnd_sat(S5i, T5i) << imm_23u;
+    }
+    :D5 "=cmpy(" S5 "," T5 "*):<<" imm_23u ":rnd:sat" is imm_24_27=0b1101 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = cmpy_conj_rnd_sat(S5i, T5i) << imm_23u;
+    }
+}
+
+# XTYPE/Complex: mul 32 x 16
+define pcodeop cmpyiwh_rnd_sat;
+define pcodeop cmpyiwh_conj_rnd_sat;
+define pcodeop cmpyrwh_rnd_sat;
+define pcodeop cmpyrwh_conj_rnd_sat;
+with slot: iclass=0b1100  {
+    :D5 "=cmpyiwh(" S5_pair "," T5 "):<<1:rnd:sat" is imm_24_27=0b0101 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = cmpyiwh_rnd_sat(S5_pairi, T5i)<<1;
+    }
+    :D5 "=cmpyiwh(" S5_pair "," T5 "*):<<1:rnd:sat" is imm_24_27=0b0101 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        D5 = cmpyiwh_conj_rnd_sat(S5_pairi, T5i)<<1;
+    }
+    :D5 "=cmpyrwh(" S5_pair "," T5 "):<<1:rnd:sat" is imm_24_27=0b0101 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = cmpyrwh_rnd_sat(S5_pairi, T5i)<<1;
+    }
+    :D5 "=cmpyrwh(" S5_pair "," T5 "*):<<1:rnd:sat" is imm_24_27=0b0101 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = cmpyrwh_conj_rnd_sat(S5_pairi, T5i)<<1;
+    }
+}
+
+# XTYPE/Complex: mul real or i 32
+define pcodeop cmpyiw;
+define pcodeop cmpyrw;
+define pcodeop cmpyrw_conj;
+define pcodeop cmpyiw_conj;
+
+define pcodeop cmpyiw_sat;
+define pcodeop cmpyrw_sat;
+define pcodeop cmpyrw_conj_sat;
+define pcodeop cmpyiw_conj_sat;
+
+define pcodeop cmpyiw_rnd_sat;
+define pcodeop cmpyrw_rnd_sat;
+define pcodeop cmpyrw_conj_rnd_sat;
+define pcodeop cmpyiw_conj_rnd_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=cmpyiw(" S5_pair "," T5_pair ")" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = cmpyiw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=cmpyrw(" S5_pair "," T5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = cmpyrw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=cmpyiw(" S5_pair "," T5_pair "*)" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = cmpyrw_conj(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=cmpyrw(" S5_pair "," T5_pair "*)"  is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+       D5_pair = cmpyiw_conj(S5_pairi, T5_pairi);
+    }
+
+    :D5 "=cmpyiw(" S5_pair "," T5_pair "*):<<1:sat" is imm_21_27=0b1001000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = cmpyiw_conj_sat(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=cmpyiw(" S5_pair "," T5_pair "):<<1:sat" is imm_21_27=0b1001001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = cmpyiw_sat(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=cmpyrw(" S5_pair "," T5_pair "):<<1:sat" is imm_21_27=0b1001010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+         D5 = cmpyrw_sat(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=cmpyrw(" S5_pair "," T5_pair "*):<<1:sat" is imm_21_27=0b1001011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = cmpyrw_conj_sat(S5_pairi, T5_pairi) << 1;
+    }
+
+    :D5 "=cmpyiw(" S5_pair "," T5_pair "*):<<1:rnd:sat" is imm_21_27=0b1001100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = cmpyiw_conj_rnd_sat(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=cmpyiw(" S5_pair "," T5_pair "):<<1:rnd:sat" is imm_21_27=0b1001101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = cmpyiw_rnd_sat(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=cmpyrw(" S5_pair "," T5_pair "):<<1:rnd:sat" is imm_21_27=0b1001110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = cmpyrw_rnd_sat(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=cmpyrw(" S5_pair "," T5_pair "*):<<1:rnd:sat" is imm_21_27=0b1001111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = cmpyrw_conj_rnd_sat(S5_pairi, T5_pairi) << 1;
+    }
+#ns
+    :D5_pair "+=cmpyiw(" S5_pair "," T5_pair "*)" is imm_21_27=0b1010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+           D5_pair = D5_pair + cmpyiw_conj(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=cmpyiw(" S5_pair "," T5_pair ")" is imm_21_27=0b1010011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = D5_pair + cmpyiw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=cmpyrw(" S5_pair "," T5_pair ")" is imm_21_27=0b1010100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = D5_pair + cmpyrw(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=cmpyrw(" S5_pair "," T5_pair "*)" is imm_21_27=0b1010110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = D5_pair + cmpyrw_conj(S5_pairi, T5_pairi);
+    }
+}
+
+
+# XTYPE/Complex: vec mul complex real or i
+define pcodeop vcmpyr_sat;
+define pcodeop vcmpyi_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vcmpyr(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+           D5_pair = vcmpyr_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vcmpyi(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b10 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+        D5_pair = vcmpyi_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "+=vcmpyr(" S5_pair "," T5_pair "):sat" is imm_21_27=0b1010001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vcmpyr_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vcmpyi(" S5_pair "," T5_pair "):sat" is imm_21_27=0b1010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vcmpyi_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/Complex: vec complex conj
+define pcodeop vconj_sat;
+with slot: iclass=0b1000  {
+    :D5_pair "=vconj(" S5_pair "):sat" is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b111 & D5_pair {
+        D5_pair = vconj_sat(S5_pairi);
+    }
+}
+
+# XTYPE/Complex: vec complex rot
+define pcodeop vcrotate;
+with slot: iclass=0b1100  {
+    :D5_pair "=vcrotate(" S5_pair "," T5 ")" is imm_22_27=0b001111 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = vcrotate(S5_pairi, T5i);
+    }
+}
+
+# XTYPE/Complex: vec reduce complex mul real or i - TODO: this isn't in v73 but is is v5/v66
+define pcodeop vrcmpyi;
+define pcodeop vrcmpyr;
+define pcodeop vrcmpyi_conj;
+define pcodeop vrcmpyr_conj;
+with slot: iclass=0b1110  {
+    :D5_pair "=vrcmpyi(" S5_pair "," T5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vrcmpyi(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vrcmpyr(" S5_pair "," T5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vrcmpyr(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vrcmpyi(" S5_pair "," T5_pair "*)" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = vrcmpyi_conj(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vrcmpyr(" S5_pair "," T5_pair "*)" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = vrcmpyr_conj(S5_pairi, T5_pairi);
+    }
+
+
+    :D5_pair "+=vrcmpyi(" S5_pair "," T5_pair ")" is imm_21_27=0b1010000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = D5_pair + vrcmpyi(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vrcmpyr(" S5_pair "," T5_pair ")" is imm_21_27=0b1010000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = D5_pair + vrcmpyr(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vrcmpyi(" S5_pair "," T5_pair "*)" is imm_21_27=0b1010010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+        D5_pair = D5_pair + vrcmpyi_conj(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vrcmpyr(" S5_pair "," T5_pair "*)" is imm_21_27=0b1010011 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+        D5_pair = D5_pair + vrcmpyr_conj(S5_pairi, T5_pairi);
+    }
+}
+
+
+
+# XTYPE/Complex: vec reduce complex mul scalar
+define pcodeop vrcmpys_sat_raw_hi;
+define pcodeop vrcmpys_sat_raw_lo;
+with slot: iclass=0b1110  {
+    :D5_pair "=vrcmpys(" S5_pair "," T5_pair "):<<1:sat:raw:hi"  is imm_21_27=0b1000101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vrcmpys_sat_raw_hi(S5_pairi, T5_pairi) << 1;
+    }
+    :D5_pair "=vrcmpys(" S5_pair "," T5_pair "):<<1:sat:raw:lo" is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vrcmpys_sat_raw_lo(S5_pairi, T5_pairi) << 1;
+    }
+    :D5_pair "+=vrcmpys(" S5_pair "," T5_pair "):<<1:sat:raw:hi" is imm_21_27=0b1010101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vrcmpys_sat_raw_hi(S5_pairi, T5_pairi) << 1;
+    }
+    :D5_pair "+=vrcmpys(" S5_pair "," T5_pair "):<<1:sat:raw:lo" is imm_21_27=0b1010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vrcmpys_sat_raw_lo(S5_pairi, T5_pairi) << 1;
+    }
+}
+
+# XTYPE/Complex: vec reduce complex mul scalar rnd pck
+define pcodeop vrcmpys_rnd_sat_raw_hi;
+define pcodeop vrcmpys_rnd_sat_raw_lo;
+with slot: iclass=0b1110  {
+    :D5 "=vrcmpys(" S5_pair "," T5_pair "):<<1:rnd:sat:raw:hi" is imm_23_27=0b10011 & imm_22=0 & imm_21=1 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        D5 = vrcmpys_rnd_sat_raw_hi(S5_pairi, T5_pairi) << 1;
+    }
+    :D5 "=vrcmpys(" S5_pair "," T5_pair "):<<1:rnd:sat:raw:lo" is imm_23_27=0b10011 & imm_22=0 & imm_21=1 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = vrcmpys_rnd_sat_raw_lo(S5_pairi, T5_pairi) << 1;
+    }
+}
+
+# XTYPE/Complex: vec reduce complex rot
+define pcodeop vrcrotate;
+with slot: iclass=0b1100  {
+    :D5_pair "=vrcrotate(" S5_pair "," T5 "," u2 ")" is imm_22_27=0b001111 & imm_21=0 & S5_pair & S5_pairi & imm_13u & T5 & T5i & imm_6_7=0b11 & imm_5u & D5_pair [u2 = imm_5u | (imm_13u << 1); ] {
+        D5_pair = vrcrotate(S5_pairi, T5i, u2:1);
+    }
+    :D5_pair "+=vrcrotate(" S5_pair "," T5 "," u2 ")" is imm_21_27=0b1011101 & S5_pair & S5_pairi & imm_13u & T5 & T5i & imm_6_7=0 & imm_5u & D5_pair & D5_pairi [u2 = imm_5u | (imm_13u << 1); ] {
+        D5_pair = D5_pairi + vrcrotate(S5_pairi, T5i, u2:1);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_fp.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_fp.sinc
new file mode 100644
index 0000000000..af916d8ed5
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_fp.sinc
@@ -0,0 +1,356 @@
+# XTYPE/FP
+# XTYPE/FP: fp add
+with slot: iclass=0b1110  {
+    :D5_pair "=dfadd(" S5_pair "," T5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = S5_pairi f+ T5_pairi;
+    }
+    :D5 "=sfadd(" S5 "," T5 ")" is imm_21_27=0b1011000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = S5i f+ T5i;
+    }
+}
+
+# XTYPE/FP: fp class
+define pcodeop sfclass;
+define pcodeop dfclass;
+with slot: iclass=0b1000  {
+    :D2 "=sfclass(" S5 "," imm_8_12u ")" is imm_21_27=0b0101111 & S5 & S5i & imm_13=0 & imm_8_12u & imm_1_7=0 & D2 {
+        D2 = sfclass(S5i, imm_8_12u:1);
+    }
+}
+with slot: iclass=0b1101  {
+    :D2 "=dfclass(" S5_pair "," imm_5_9u ")" is imm_21_27=0b1100100 & S5_pair & S5_pairi & imm_13=0 & imm_10_12=0 & imm_5_9u & imm_3_4=0b10 & imm_2=0 & D2 {
+        D2 = dfclass(S5_pairi, imm_5_9u:1);
+    }
+}
+
+# XTYPE/FP: fp cmp
+define pcodeop dfcmp_uo;
+define pcodeop sfcmp_uo;
+with slot: iclass=0b1100  {
+    :D2_pred_new "=sfcmp.ge(" S5 "," T5 ")" is imm_21_27=0b0111111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & imm_2_4=0 & D2_pred_new {
+        if( S5i f>= T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=sfcmp.uo(" S5 "," T5 ")" is imm_21_27=0b0010111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = sfcmp_uo(S5i, T5i);
+    }
+    :D2_pred_new "=sfcmp.eq(" S5 "," T5 ")" is imm_21_27=0b0111111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & imm_2_4=0 & D2_pred_new {
+        if( S5i f== T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=sfcmp.gt(" S5 "," T5 ")" is imm_21_27=0b0111111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & imm_2_4=0 & D2_pred_new {
+        if( S5i f> T5i) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+}
+with slot: iclass=0b1101  {
+    :D2_pred_new "=dfcmp.eq(" S5_pair "," T5_pair ")" is imm_21_27=0b0010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & imm_2_4=0 & D2_pred_new {
+        if( S5_pairi f== T5_pairi) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=dfcmp.gt(" S5_pair "," T5_pair ")" is imm_21_27=0b0010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & imm_2_4=0 & D2_pred_new {
+        if( S5_pairi f> T5_pairi) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=dfcmp.ge(" S5_pair "," T5_pair ")" is imm_21_27=0b0010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & imm_2_4=0 & D2_pred_new {
+        if( S5_pairi f>= T5_pairi) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        <end>
+    }
+    :D2_pred_new "=dfcmp.uo(" S5_pair "," T5_pair ")" is imm_21_27=0b0010111 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = dfcmp_uo(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/FP: fp conv to other
+define pcodeop convert_sf2df;
+with slot: iclass=0b1000  {
+    :D5_pair"=convert_sf2df("S5")" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_8_13=0 & imm_5_7=0b000 & D5_pair {
+        D5_pair = convert_sf2df(S5i);
+    }
+    :D5"=convert_sf2df("S5_pair")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_sf2df(S5_pairi);
+    }
+}
+
+# XTYPE/FP: conv int to fp
+define pcodeop convert_ud2df;
+define pcodeop convert_d2df;
+define pcodeop convert_uw2df;
+define pcodeop convert_w2df;
+define pcodeop convert_ud2sf;
+define pcodeop convert_d2sf;
+define pcodeop convert_uw2sf;
+define pcodeop convert_w2sf;
+
+with slot: iclass=0b1000  {
+    :D5_pair "=convert_ud2df(" S5_pair ")" is imm_21_27=0b0000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0  & imm_5_7=0b010 & D5_pair {
+        D5_pair = convert_ud2df(S5_pairi);
+    }
+    :D5_pair "=convert_d2df(" S5_pair ")" is imm_21_27=0b0000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0  & imm_5_7=0b011 & D5_pair {
+        D5_pair = convert_d2df(S5_pairi);
+    }
+    :D5_pair "=convert_uw2df(" S5 ")" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_8_12=0  & imm_5_7=0b001 & D5_pair {
+        D5_pair = convert_uw2df(S5i);
+    }
+    :D5_pair "=convert_w2df(" S5 ")" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_8_12=0  & imm_5_7=0b010 & D5_pair {
+        D5_pair = convert_w2df(S5i);
+    }
+    :D5 "=convert_ud2sf(" S5 ")" is imm_21_27=0b1000001 & S5 & S5i & imm_13=0 & imm_8_12=0  & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_ud2sf(S5i);
+    }
+    :D5 "=convert_d2sf(" S5 ")" is imm_21_27=0b1000010 & S5 & S5i & imm_13=0 & imm_8_12=0  & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_d2sf(S5i);
+    }
+    :D5 "=convert_uw2sf(" S5 ")" is imm_21_27=0b1011001 & S5 & S5i & imm_13=0 & imm_8_12=0  & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = convert_uw2sf(S5i);
+    }
+    :D5 "=convert_w2sf(" S5 ")" is imm_21_27=0b1011010 & S5 & S5i & imm_13=0 & imm_8_12=0  & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = convert_w2sf(S5i);
+    }
+}
+
+# XTYPE/FP: conv fp val to int
+# TODO: round behaviour
+define pcodeop convert_df2d;
+define pcodeop convert_df2ud;
+define pcodeop convert_df2d_chop;
+define pcodeop convert_df2ud_chop;
+
+define pcodeop convert_sf2ud;
+define pcodeop convert_sf2d;
+define pcodeop convert_sf2ud_chop;
+define pcodeop convert_sf2d_chop;
+
+define pcodeop convert_sf2uw;
+define pcodeop convert_sf2w;
+define pcodeop convert_sf2uw_chop;
+define pcodeop convert_sf2w_chop;
+
+define pcodeop convert_df2uw;
+define pcodeop convert_df2w;
+define pcodeop convert_df2uw_chop;
+define pcodeop convert_df2w_chop;
+
+
+with slot: iclass=0b1000  {
+    :D5_pair "=convert_df2d(" S5_pair ")" is imm_21_27=0b0000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b000 & D5_pair {
+        D5_pair = convert_df2d(S5_pairi);
+    }
+    :D5_pair "=convert_df2ud(" S5_pair ")" is imm_21_27=0b0000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5_pair {
+        D5_pair = convert_df2ud_chop(S5_pairi);
+    }
+    :D5_pair "=convert_df2d(" S5_pair "):chop" is imm_21_27=0b0000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b110 & D5_pair {
+        D5_pair = convert_df2d_chop(S5_pairi);
+    }
+    :D5_pair "=convert_df2ud(" S5_pair "):chop" is imm_21_27=0b0000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b111 & D5_pair {
+        D5_pair = convert_df2ud_chop(S5_pairi);
+    }
+
+    :D5_pair "=convert_sf2ud(" S5 ")" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b011 & D5_pair {
+        D5_pair = convert_sf2ud(S5i);
+    }
+    :D5_pair "=convert_sf2d(" S5 ")" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b100 & D5_pair {
+        D5_pair = convert_sf2d(S5i);
+    }
+    :D5_pair "=convert_sf2ud(" S5 "):chop" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b101 & D5_pair {
+        D5_pair = convert_sf2ud_chop(S5i);
+    }
+    :D5_pair "=convert_sf2d(" S5 "):chop" is imm_23_27=0b01001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b110 & D5_pair {
+       D5_pair = convert_sf2d_chop(S5i);
+    }
+
+    :D5 "=convert_df2uw(" S5_pair ")" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_df2uw(S5_pairi);
+    }
+    :D5 "=convert_df2w(" S5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_df2w(S5_pairi);
+    }
+    :D5 "=convert_df2uw(" S5_pair "):chop" is imm_21_27=0b1000101 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_df2uw_chop(S5_pairi);
+    }
+    :D5 "=convert_df2w(" S5_pair "):chop" is imm_21_27=0b1000111 & S5_pair & S5_pairi & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_df2w_chop(S5_pairi);
+    }
+
+    :D5 "=convert_sf2uw(" S5 ")" is imm_21_27=0b1011011 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = convert_sf2uw(S5i);
+    }
+    :D5 "=convert_sf2uw(" S5 "):chop" is imm_21_27=0b1011011 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_sf2uw_chop(S5i);
+    }
+    :D5 "=convert_sf2w(" S5 ")" is imm_21_27=0b1011100 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = convert_sf2w(S5i);
+    }
+    :D5 "=convert_sf2w(" S5 "):chop" is imm_21_27=0b1011100 & S5 & S5i & imm_13=0 & imm_8_12=0 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = convert_sf2w_chop(S5i);
+    }
+}
+
+# XTYPE/FP: xtype fp extreme value
+define pcodeop sffixupr;
+define pcodeop sffixupn;
+define pcodeop sffixupd;
+
+with slot: iclass=0b1000  {
+    :D5 "=sffixupr(" S5 ")" is imm_21_27=0b1011101 & S5 & S5i & imm_8_13=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+       D5 = sffixupr(S5i);
+    }
+}
+with slot: iclass=0b1110  {
+    :D5 "=sffixupn(" S5 "," T5 ")" is imm_21_27=0b1011110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = sffixupn(S5i, T5i);
+    }
+    :D5 "=sffixupd(" S5 "," T5 ")" is imm_21_27=0b1011110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+       D5 = sffixupd(S5i, T5i);
+    }
+}
+
+# XTYPE/FP: xtype fp fma
+define pcodeop dfmpylh;
+define pcodeop dfmpyhh;
+with slot: iclass=0b1110  {
+    :D5_pair "+=dfmpylh(" S5_pair "," T5_pair ")" is imm_21_27=0b1010000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = dfmpylh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=dfmpyhh(" S5_pair "," T5_pair ")" is imm_21_27=0b1010100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = dfmpyhh(S5_pairi, T5_pairi);
+    }
+    :D5 "+=sfmpy(" S5 "," T5 ")" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & D5i & OUTPUT_D5 {
+        local tmp:4 = S5i f* T5i;
+        D5 = D5i f+ tmp;
+    }
+    :D5 "-=sfmpy(" S5 "," T5 ")" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i &  imm_5_7=0b101 & D5 & D5i & OUTPUT_D5 {
+        local tmp:4 = S5i f* T5i;
+        D5 = D5i f- tmp;
+    }
+}
+
+# XTYPE/FP: xtype fp fma scale
+define pcodeop sfmpy_scale;
+with slot: iclass=0b1110  {
+    :D5 "+=sfmpy(" S5 "," T5 "," U2_5_6 "):scale" is imm_21_27=0b1111011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i f+ sfmpy_scale(S5i, T5i, U2_5_6);
+    }
+}
+
+# XTYPE/FP: xtype fp repic
+define pcodeop sfinvsqrta;
+with slot: iclass=0b1000  {
+    :D5 "," U2_5_6 "=sfinvsqrta(" S5 ")" is imm_21_27=0b1011111 & S5 & S5i & imm_8_13=0 & imm_7=0 & U2_5_6 & D5 & OUTPUT_D5 {
+        local tmp:8 = sfinvsqrta(S5i);
+        D5 = tmp:4;
+        U2_5_6 = tmp(1);
+    }
+}
+
+# XTYPE/FP: xtype fp fma lib
+with slot: iclass=0b1110  {
+    :D5 "+=sfmpy(" S5 "," T5 "):lib" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & D5i & OUTPUT_D5 {
+        local tmp:4 = S5i f* T5i;
+        D5 = D5i f+ tmp;
+    }
+    :D5 "-=sfmpy(" S5 "," T5 "):lib" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & D5i & OUTPUT_D5 {
+        local tmp:4 = S5i f* T5i;
+        D5 = D5i f- tmp;
+    }
+}
+# XTYPE/FP: xtype fp mk const
+with slot: iclass=0b1101  {
+    :D5 "=sfmake(" u10 "):pos" is imm_22_27=0b011000 & imm_21u & imm_16_20 & imm_5_13u & D5 & OUTPUT_D5 [ u10 = imm_5_13u | (imm_21u << 9); ] {
+        local tmp:4 = u10; # upcast size for pos sign
+        D5 = int2float(tmp);
+    }
+    :D5 "=sfmake(" u10 "):neg" is imm_22_27=0b011001 & imm_21u & imm_16_20 & imm_5_13u & D5 & OUTPUT_D5 [ u10 = imm_5_13u | (imm_21u << 9); ] {
+        local tmp:4 = u10; # upcast size for pos sign
+        D5 = -int2float(tmp);
+    }
+    :D5_pair "=dfmake(" u10 "):pos" is imm_22_27=0b100100 & imm_21u & imm_16_20 & imm_5_13u & D5_pair [ u10 = imm_5_13u | (imm_21u << 9); ] {
+        local tmp:8 = u10; # upcast size for pos sign
+        D5_pair = int2float(tmp);
+    }
+    :D5_pair "=dfmake(" u10 "):neg"is imm_22_27=0b100101 & imm_21u & imm_16_20 & imm_5_13u & D5_pair [ u10 = imm_5_13u | (imm_21u << 9); ] {
+        local tmp:8 = u10; # upcast size for pos sign
+        D5_pair = -int2float(tmp);
+    }
+}
+
+# XTYPE/FP: fp max
+define pcodeop fmax;
+with slot: iclass=0b1110  {
+    :D5_pair "=sfmax(" S5_pair "," T5_pair ")" is imm_21_27=0b1000001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = fmax(S5_pairi, T5_pairi);
+    }
+    :D5 "=sfmax(" S5 "," T5 ")" is imm_21_27=0b1011100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = fmax(S5i, T5i);
+    }
+}
+
+# XTYPE/FP: fp min
+define pcodeop fmin;
+with slot: iclass=0b1110  {
+    :D5_pair "=dfmin(" S5_pair "," T5_pair ")" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = fmin(S5_pairi, T5_pairi);
+    }
+    :D5 "=sfmin(" S5 "," T5 ")" is imm_21_27=0b1011100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = fmin(S5i, T5i);
+    }
+}
+
+# XTYPE/FP: fp mul
+define pcodeop dfmpyfix;
+define pcodeop dfmpyil;
+with slot: iclass=0b1110  {
+    :D5_pair "=dfmpyfix(" S5_pair "," T5_pair ")" is imm_21_27=0b1000010 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = dfmpyfix(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=dfmpyil(" S5_pair "," T5_pair ")" is imm_21_27=0b1000101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = dfmpyil(S5_pairi, T5_pairi);
+    }
+    :D5 "=sfmpy(" S5 "," T5 ")" is imm_21_27=0b1011010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = S5i f* T5i;
+    }
+}
+
+# XTYPE/FP: fp recip aprox
+define pcodeop sfrecipa;
+with slot: iclass=0b1110  {
+    :D5 "," U2_5_6 "=sfrecipa(" S5 "," T5 ")" is imm_21_27=0b1011111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=1 & U2_5_6 & D5 {
+        local tmp:8 = sfrecipa(S5i, T5i);
+        D5 = tmp:4;
+        U2_5_6 = tmp(1);
+    }
+}
+
+# XTYPE/FP: fp sub
+with slot: iclass=0b1110  {
+    :D5_pair "=dfsub(" S5_pair "," T5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+        D5_pair = S5_pairi f- T5_pairi;
+    }
+    :D5 "=sfsub(" S5 "," T5 ")" is imm_21_27=0b1011000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = S5i f- T5i;
+    }
+}
\ No newline at end of file
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_mpy.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_mpy.sinc
new file mode 100644
index 0000000000..81a8c76d51
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_mpy.sinc
@@ -0,0 +1,772 @@
+# XTYPE/MPY
+# XTYPE/MPY: Mul and use lower
+with slot: iclass=0b1101  {
+	NR_EXT_u6: u6 is imm_5_7u & imm_13u & imm_21_22u & IS_NOT_EXT [u6 = imm_5_7u | (imm_13u << 3) | (imm_21_22u << 4);] { export *[const]:4 u6; }
+    NR_EXT_u6: u6 is imm_5_7u & imm_13u & imm_21_22u & IS_EXT0 & immext0 [u6 = immext0 | (imm_5_7u | (imm_13u << 3) | (imm_21_22u << 4)); immext0pos=pktid;] { export *[const]:4 u6; }
+    NR_EXT_u6: u6 is imm_5_7u & imm_13u & imm_21_22u & IS_EXT1 & immext1 [u6 = immext1 | (imm_5_7u | (imm_13u << 3) | (imm_21_22u << 4)); immext1pos=pktid;] { export *[const]:4 u6; }
+
+    :D5 "=add(" NR_EXT_u6 ",mpyi(" S5 "," T5 "))" is imm_23_27=0b01110 & S5 & S5i & T5 & T5i & D5 & NR_EXT_u6 & OUTPUT_D5 {
+        local EA:4 = S5i * T5i;
+	D5 = NR_EXT_u6 + EA;
+    }
+
+    :T5 "=add(" NR_EXT_u6 ",mpyi(" S5 "," U6 "))" is imm_24_27=0b1000 & imm_23u & S5 & S5i & T5 & T5i & imm_0_4u & NR_EXT_u6 & OUTPUT_T5 [ U6 = imm_0_4u | (imm_23u << 5); ] {
+        local EA:4 = U6 * T5i;
+	T5 = NR_EXT_u6 + EA;
+    }
+
+
+
+    :T5"=add("D5",mpyi("u6","S5")" is imm_23_27=0b11110 & imm_21_22 & S5 & S5i & imm_13 & T5 & T5i & imm_5_7 & D5 & D5i & OUTPUT_T5 [ u6 = (imm_5_7 | (imm_13 << 3) | (imm_21_22 << 4)) << 2; ] {
+        local tmp:8 = u6;
+        local tmp1:8 = sext(S5i) * tmp;
+        T5 = D5i + tmp1:4;
+    }
+    :T5 "=add(" D5 ", mpyi(" S5 ", " NR_EXT_u6 "))" is imm_23_27=0b11111 & imm_21_22u & S5 & S5i & imm_13u & T5 & T5i & imm_5_7u & D5 & D5i & NR_EXT_u6 & OUTPUT_T5 {
+        local tmp1:8 = sext(S5i) * sext(NR_EXT_u6);
+    T5 = D5i + tmp1:4;
+    }
+}
+with slot: iclass=0b1110  {
+    :T5 "=add(" D5 ", mpyi(" T5_dup ", " S5 "))" is imm_21_27=0b0011000 & S5 & S5i & imm_13=0 & T5 & T5i & T5_dup & imm_5_7=0 & D5 & D5i & OUTPUT_T5 {
+        local tmp1:8 = sext(T5i) * sext(S5i);
+    T5 = D5i + tmp1:4;
+    }
+
+    :D5 "=+mpyi("S5","NR_EXT_imm_5_12u")" is imm_23_27=0b00000 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_5_12u & D5 & NR_EXT_imm_5_12u & OUTPUT_D5 {
+        local tmp:8 = sext(NR_EXT_imm_5_12u);
+        local tmp1:8 = sext(S5i) * tmp;
+        #TODO: abs?
+        D5 = tmp1:4;
+    }
+
+    :D5 "=-mpyi("S5","NR_EXT_imm_5_12u")" is imm_23_27=0b00001 & imm_21_22=0 & S5 & S5i & imm_13=0 & imm_5_12u & D5 & NR_EXT_imm_5_12u & OUTPUT_D5 {
+        local tmp:8 = sext(NR_EXT_imm_5_12u);
+        local tmp1:8 = sext(S5i) * tmp;
+    #TODO: abs?
+        D5 = -tmp1:4;
+    }
+
+    :D5 "+=mpyi(" S5 "," NR_EXT_imm_5_12u ")" is imm_23_27=0b00010 & imm_21_22=0 & S5 & S5i & imm_13=0 & NR_EXT_imm_5_12u & D5 & OUTPUT_D5 {
+        local tmp0:8 = zext(S5i);
+        local tmp1:8 = zext(NR_EXT_imm_5_12u);
+        local mul:8 = tmp0 * tmp1;
+        D5 = D5 + mul:4;
+    }
+    :D5 "-=mpyi(" S5 "," NR_EXT_imm_5_12u ")" is imm_23_27=0b00011 & imm_21_22=0 & S5 & S5i & imm_13=0 & NR_EXT_imm_5_12u & D5 & OUTPUT_D5 {
+        local tmp0:8 = zext(S5i);
+        local tmp1:8 = zext(NR_EXT_imm_5_12u);
+        local mul:8 = tmp0 * tmp1;
+        D5 = D5 - mul:4;
+    }
+    :D5"=mpyi("S5","T5")" is imm_21_27=0b1101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local tmp:8 = sext(S5i)*sext(T5i);
+        local tmp2:8 = sext(D5i) + tmp;
+        D5 = tmp2:4;
+    }
+    :D5"+=mpyi("S5","T5")" is imm_21_27=0b1111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local tmp:8 = sext(S5i)*sext(T5i);
+        local tmp2:8 = sext(D5i) + tmp;
+        D5 = tmp2:4;
+    }
+    :D5"-=mpyi("S5","T5")" is imm_21_27=0b1111100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local tmp:8 = sext(S5i)*sext(T5i);
+        local tmp2:8 = sext(D5i) - tmp;
+        D5 = tmp2:4;
+    }
+}
+
+# XTYPE/MPY: vec mul word by signed half (32x16)
+define pcodeop vmpyweh_sat;
+define pcodeop vmpywoh_sat;
+define pcodeop vmpyweh_rnd_sat;
+define pcodeop vmpywoh_rnd_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpyweh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vmpyweh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywoh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = vmpywoh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpyweh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vmpyweh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywoh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = vmpywoh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+
+    :D5_pair "+=vmpyweh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpyweh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywoh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpywoh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpyweh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpyweh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywoh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpywoh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vector mul by unsign 32
+define pcodeop vmpyweuh_sat;
+define pcodeop vmpywouh_sat;
+define pcodeop vmpyweuh_rnd_sat;
+define pcodeop vmpywouh_rnd_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpyweuh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b10 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vmpyweuh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywouh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b10 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = vmpywouh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpyweuh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b11 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+        D5_pair = vmpyweuh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywouh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b11 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair {
+        D5_pair = vmpywouh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+
+    :D5_pair "+=vmpyweuh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b10 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpyweuh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywouh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b10 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpywouh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpyweuh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b11 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpyweuh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "=vmpywouh(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b11 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vmpywouh_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Mul signed hw
+define pcodeop mpy_rnd;
+define pcodeop mpy_sat;
+define pcodeop mpy_rnd_sat;
+
+with slot: iclass=0b1110  {
+    :D5_pair "=mpy(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b00 & D5_pair {
+        local a=S5i:2;
+        local b=T5i:2;
+        D5_pair = (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "=mpy(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b01 & D5_pair {
+        local a:2=S5i:2;
+        local b:2=T5i(2);
+        D5_pair = (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "=mpy(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b10 & D5_pair {
+        local a:2=S5i(2);
+        local b:2=T5i:2;
+        D5_pair = (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "=mpy(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b11 & D5_pair {
+        local a:2=S5i(2);
+        local b:2=T5i(2);
+        D5_pair = (sext(a) * sext(b)) << imm_23u;
+    }
+
+    :D5_pair "=mpy(" S5 ".L, " T5 ".L):<<" imm_23u ":rnd" is imm_24_27=0b0100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b00 & D5_pair {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5_pair = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5_pair "=mpy(" S5 ".L, " T5 ".H):<<" imm_23u ":rnd" is imm_24_27=0b0100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b01 & D5_pair {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5_pair = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5_pair "=mpy(" S5 ".H, " T5 ".L):<<" imm_23u ":rnd" is imm_24_27=0b0100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b10 & D5_pair {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5_pair = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5_pair "=mpy(" S5 ".H, " T5 ".H):<<" imm_23u ":rnd" is imm_24_27=0b0100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b11 & D5_pair {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5_pair = mpy_rnd(a, b) << imm_23u;
+    }
+#np
+    :D5_pair "+=mpy(" S5 ".L, " T5 ".L):<<" imm_23u  is imm_24_27=0b0110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi + (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "+=mpy(" S5 ".L, " T5 ".H):<<" imm_23u  is imm_24_27=0b0110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi + (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "+=mpy(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi + (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "+=mpy(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi + (sext(a) * sext(b)) << imm_23u;
+    }
+
+    :D5_pair "-=mpy(" S5 ".L," T5 ".L):<<" imm_23u  is imm_24_27=0b0110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi - (sext(a) * sext(b)) << imm_23u;
+    }:
+    :D5_pair "-=mpy(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi - (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "-=mpy(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi - (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5_pair "-=mpy(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi - (sext(a) * sext(b)) << imm_23u;
+    }
+#ns
+    :D5 "=mpy(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        local a=S5i:2;
+        local b=T5i:2;
+        D5 = (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5 = (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5 = (sext(a) * sext(b)) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5 = (sext(a) * sext(b)) << imm_23u;
+    }
+
+    :D5 "=mpy(" S5 ".L, " T5 ".L):<<" imm_23u ":sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5 = mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".L, " T5 ".H):<<" imm_23u ":sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5 = mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".L):<<" imm_23u ":sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5 = mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".H):<<" imm_23u ":sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = mpy_sat(a, b) << imm_23u;
+    }
+
+    :D5 "=mpy(" S5 ".L, " T5 ".L):<<" imm_23u ":rnd" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i:2;
+        D5 = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".L, " T5 ".H):<<" imm_23u ":rnd" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i(2);
+        D5 = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".L):<<" imm_23u ":rnd" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i:2;
+        D5 = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".H):<<" imm_23u ":rnd" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = mpy_rnd(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".L, " T5 ".L):<<" imm_23u ":rnd:sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i:2;
+        D5 = mpy_rnd_sat(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".L, " T5 ".H):<<" imm_23u ":rnd:sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i(2);
+        D5 = mpy_rnd_sat(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".L):<<" imm_23u ":rnd:sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i:2;
+        D5 = mpy_rnd_sat(a, b) << imm_23u;
+    }
+    :D5 "=mpy(" S5 ".H, " T5 ".H):<<" imm_23u ":rnd:sat" is imm_24_27=0b1100 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = mpy_rnd_sat(a, b) << imm_23u;
+    }
+
+    :D5 "+=mpy(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i:2;
+        D5 = D5i + ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "+=mpy(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i(2);
+        D5 = D5i + ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "+=mpy(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i:2;
+        D5 = D5i + ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "+=mpy(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = D5i + ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "+=mpy(" S5 ".L, " T5 ".L):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i:2;
+        D5 = D5i + mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "+=mpy(" S5 ".L, " T5 ".H):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i(2);
+        D5 = D5i + mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "+=mpy(" S5 ".H, " T5 ".L):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i:2;
+        D5 = D5i + mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "+=mpy(" S5 ".H, " T5 ".H):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = D5i + mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "-=mpy(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i:2;
+        D5 = D5i - ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "-=mpy(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i(2);
+        D5 = D5i - ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "-=mpy(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i:2;
+        D5 = D5i - ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "-=mpy(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = D5i - ((sext(a) * sext(b)) << imm_23u);
+    }
+    :D5 "-=mpy(" S5 ".L, " T5 ".L):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i:2;
+        D5 = D5i - mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "-=mpy(" S5 ".L, " T5 ".H):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i:2;
+        local b:2 =T5i(2);
+        D5 = D5i - mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "-=mpy(" S5 ".H, " T5 ".L):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i:2;
+        D5 = D5i - mpy_sat(a, b) << imm_23u;
+    }
+    :D5 "-=mpy(" S5 ".H, " T5 ".H):<<" imm_23u ":sat" is imm_24_27=0b1110 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & D5i & OUTPUT_D5 {
+        local a:2 =S5i(2);
+        local b:2 =T5i(2);
+        D5 = D5i - mpy_sat(a, b) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Mul usigned hw
+with slot: iclass=0b1110  {
+    :D5_pair "=mpyu(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b00 & D5_pair {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5_pair = (zext(a) * zext(b)) << imm_23u;
+    }
+    :D5_pair "=mpyu(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b01 & D5_pair {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5_pair = (zext(a) * zext(b)) << imm_23u;
+    }
+    :D5_pair "=mpyu(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b10 & D5_pair {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5_pair = (zext(a) * zext(b)) << imm_23u;
+    }
+    :D5_pair "=mpyu(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b0100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6=0b11 & D5_pair {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5_pair = (zext(a) * zext(b)) << imm_23u;
+    }
+
+    :D5_pair "+=mpyu(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "+=mpyu(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "+=mpyu(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "+=mpyu(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "-=mpyu(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi - ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "-=mpyu(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi - ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "-=mpyu(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5_pair = D5_pairi - ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5_pair "-=mpyu(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b0110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5_pair & D5_pairi {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5_pair = D5_pairi - ((zext(a) * zext(b)) << imm_23u);
+    }
+
+    :D5 "=mpyu(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5 = (zext(a) * zext(b)) << imm_23u;
+    }
+    :D5 "=mpyu(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5 = (zext(a) * zext(b)) << imm_23u;
+    }
+    :D5 "=mpyu(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5 = (zext(a) * zext(b)) << imm_23u;
+    }
+    :D5 "=mpyu(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b1100 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5 = (zext(a) * zext(b)) << imm_23u;
+    }
+
+    :D5 "+=mpyu(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5 = D5i + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "+=mpyu(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5 = D5i + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "+=mpyu(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5 = D5i + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "+=mpyu(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b10 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5 = D5i + ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "-=mpyu(" S5 ".L, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i:2;
+        D5 = D5i - ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "-=mpyu(" S5 ".L, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i:2;
+        local b:2 = T5i(2);
+        D5 = D5i - ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "-=mpyu(" S5 ".H, " T5 ".L):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i:2;
+        D5 = D5i - ((zext(a) * zext(b)) << imm_23u);
+    }
+    :D5 "-=mpyu(" S5 ".H, " T5 ".H):<<" imm_23u is imm_24_27=0b1110 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        local a:2 = S5i(2);
+        local b:2 = T5i(2);
+        D5 = D5i - ((zext(a) * zext(b)) << imm_23u);
+    }
+}
+
+# XTYPE/MPY: Poly mul w
+define pcodeop pmpyw;
+with slot: iclass=0b1110  {
+    :D5_pair "=pmpyw(" S5 "," T5 ")" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair {
+        D5_pair = pmpyw(S5i, T5i);
+    }
+    :D5_pair "^=pmpyw(" S5 "," T5 ")" is imm_21_27=0b0111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ pmpyw(S5i, T5i);
+    }
+}
+
+# XTYPE/MPY: Vec red mul wa by s hw
+define pcodeop vrmpywoh;
+define pcodeop vrmpywwh;
+define pcodeop vrmpyweh;
+with slot: iclass=0b1110  {
+    :D5_pair "=vrmpywoh(" S5_pair "," T5_pair "):<<" imm_21u is imm_24_27=0b1000 & imm_21u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vrmpywoh(S5_pairi, T5_pairi) << imm_21u;
+    }
+    :D5_pair "=vrmpyweh(" S5_pair "," T5_pair "):<<" imm_21u is imm_24_27=0b1000 & imm_21u & imm_21_22=0b10 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+        D5_pair = vrmpyweh(S5_pairi, T5_pairi) << imm_21u;
+    }
+
+    :D5_pair "+=vrmpywoh(" S5_pair "," T5_pair "):<<" imm_21u is imm_24_27=0b1010 & imm_21u & imm_21_22=0b01 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vrmpywoh(S5_pairi, T5_pairi) << imm_21u;
+    }
+    :D5_pair "=vrmpyweh(" S5_pair "," T5_pair "):<<" imm_21u is imm_24_27=0b1010 & imm_21u & imm_21_22=0b11 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + vrmpyweh(S5_pairi, T5_pairi) << imm_21u;
+    }
+}
+
+# XTYPE/MPY: Mul and use upper
+with slot: iclass=0b1110  {
+    :D5 "=mpy(" S5 "," T5 "):rnd" is imm_21_27=0b1101001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+       D5 = mpy_rnd(S5i, T5i);
+    }
+    :D5 = "mpyu(" S5 "," T5 ")" is imm_21_27=0b1101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        local tmp1:8 = zext(S5i) * zext(T5i);
+        D5 = tmp1(4);
+    }
+    :D5 = "mpysu(" S5 "," T5 ")" is imm_21_27=0b1101011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+       local tmp1:8 = sext(S5i) * zext(T5i);
+        D5 = tmp1(4);
+    }
+    :D5 = "mpy(" S5 "," T5 ".H):<<1:sat" is imm_21_27=0b1101101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        local t5l:2 = T5i(2);
+       local tmp:4 = mpy_sat(S5i, t5l);
+       D5 = tmp << 1;
+    }
+    :D5 = "mpy(" S5 "," T5 ".L):<<1:sat" is imm_21_27=0b1101101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+       D5 = mpy_sat(S5i, T5i:2) << 1;
+    }
+    :D5 = "mpy(" S5 "," T5 ".H):<<1:rnd:sat" is imm_21_27=0b1101101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+       local t5l:2 = T5i(2);
+       D5 = mpy_rnd_sat(S5i, t5l) << 1;
+    }
+    :D5 = "mpy(" S5 "," T5 "):<<1:sat" is imm_21_27=0b1101111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+       D5 = mpy_sat(S5i, T5i:2) << 1;
+    }
+    :D5 = "mpy(" S5 "," T5 ".L):<<1:rnd:sat"  is imm_21_27=0b1101111 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+       D5 = mpy_rnd_sat(S5i, T5i:2) << 1;
+    }
+    :D5 "=mpy(" S5 "," T5 "):<<" imm_5_6u is imm_24_27=0b1101 & imm_23 & imm_22=0 & imm_21 & S5 & S5i & imm_13=0 & T5 & T5i & imm_7=0 & imm_5_6u & D5 & OUTPUT_D5 {
+       local tmp1:8 = zext(S5i) * zext(T5i);
+        D5 = tmp1(4) << imm_5_6u;
+    }
+
+    :D5 += "mpy(" S5 "," T5 "):<<1:sat" is imm_21_27=0b1111011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+       D5 = D5i + mpy_sat(S5i, T5i:2) << 1;
+    }
+    :D5 += "mpy(" S5 "," T5 "):<<1:sat" is imm_21_27=0b1111011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+       D5 = D5i - mpy_sat(S5i, T5i:2) << 1;
+    }
+}
+
+# XTYPE/MPY: Mul and use full
+with slot: iclass=0b1110  {
+    :D5_pair"=mpy("S5","T5")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair {
+        local tmp:8 = sext(S5i)*sext(T5i);
+        D5_pair = tmp;
+    }
+    :D5_pair"=mpyu("S5","T5")" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair {
+        local tmp:8 = zext(S5i)*zext(T5i);
+        D5_pair = tmp;
+    }
+
+    :D5_pair "+=mpy(" S5 "," T5 ")" is imm_21_27=0b0111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local tmp:8 = zext(S5i)*zext(T5i);
+        D5_pair = D5_pairi + tmp;
+    }
+    :D5_pair "-=mpy(" S5 "," T5 ")" is imm_21_27=0b0111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local tmp:8 = zext(S5i)*zext(T5i);
+        D5_pair = D5_pairi - tmp;
+    }
+    :D5_pair "+=mpyu(" S5 "," T5 ")" is imm_21_27=0b0111010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+        local A:8 = sext(S5i);
+        local B:8 = sext(T5i);
+
+        D5_pair = D5_pairi + (A * B);
+    }
+    :D5_pair "-=mpyu(" S5 "," T5 ")" is imm_21_27=0b0111011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b000 & D5_pair & D5_pairi {
+       local A:8 = sext(S5i);
+        local B:8 = sext(T5i);
+
+        D5_pair = D5_pairi - (A * B);
+    }
+}
+
+# XTYPE/MPY: Vec dual mul
+define pcodeop vdmpy_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vdmpy(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+       D5_pair = vdmpy_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+    :D5_pair "+=vdmpy(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vdmpy_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vec dual mul w round and pck
+define pcodeop vdmpy_rnd_sat;
+with slot: iclass=0b1110  {
+    :D5 "=vdmpy(" S5_pair "," T5_pair "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1001 & imm_23u & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & imm_5_6=0b00 & D5 & OUTPUT_D5 {
+       D5 = vdmpy_rnd_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vector reduce multiply bytes
+define pcodeop vmpybu;
+define pcodeop vmpybsu;
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpybu(" S5_pair "," T5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+       D5_pair = vmpybu(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vmpybsu(" S5_pair "," T5_pair ")" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+       D5_pair = vmpybsu(S5_pairi, T5_pairi);
+    }
+
+    :D5_pair "+=vmpybu(" S5_pair "," T5_pair ")" is imm_21_27=0b1010100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpybu(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vmpybsu(" S5_pair "," T5_pair ")" is imm_21_27=0b1010110 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpybsu(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/MPY: Vector dual multiply signed by unsigned bytes
+define pcodeop vdmpybsu;
+define pcodeop vdmpybsu_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vdmpybsu(" S5_pair "," T5_pair "):sat" is imm_21_27=0b1000101 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair {
+          D5_pair = vdmpybsu_sat(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vdmpybsu(" S5_pair "," T5_pair "):sat" is imm_21_27=0b1010001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vdmpybsu_sat(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/MPY: Vec mul even hw
+define pcodeop vmpyeh;
+define pcodeop vmpyeh_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpyeh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1000 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair {
+       D5_pair = vmpyeh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+
+    :D5_pair "+=vmpyeh(" S5_pair "," T5_pair ")" is imm_21_27=0b1010001 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpyeh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vmpyeh(" S5_pair "," T5_pair "):<<" imm_23u ":sat" is imm_24_27=0b1010 & imm_23u & imm_21_22=0b00 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpyeh_sat(S5_pairi, T5_pairi) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vec mul hw
+define pcodeop vmpyh_sat;
+define pcodeop vmpyh;
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpyh(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0101 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5_pair {
+       D5_pair = vmpyh_sat(S5i, T5i) << imm_23u;
+    }
+
+    :D5_pair "+=vmpyh(" S5 "," T5 ")" is imm_21_27=0b0111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpyh(S5i, T5i);
+    }
+    :D5_pair "+=vmpyeh(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0111 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpyh(S5i, T5i) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vec mul hw rnd and pck
+define pcodeop vmpyh_rnd_sat;
+with slot: iclass=0b1110  {
+    :D5 "=vmpyh(" S5 "," T5 "):<<" imm_23u ":rnd:sat" is imm_24_27=0b1101 & imm_23u & imm_21_22=0b01 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = vmpyh_rnd_sat(S5i, T5i) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vec mul hw s by us
+define pcodeop vmpyhsu_sat;
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpyhsu(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0101 & imm_23u & imm_21_22=0b00 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair {
+       D5_pair = vmpyhsu_sat(S5i, T5i) << imm_23u;
+    }
+    :D5_pair "+=vmpyhsu(" S5 "," T5 "):<<" imm_23u ":sat" is imm_24_27=0b0111 & imm_23u & imm_21_22=0b11 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpyhsu_sat(S5i, T5i) << imm_23u;
+    }
+}
+
+# XTYPE/MPY: Vec red mul hw
+define pcodeop vrmpyh;
+with slot: iclass=0b1110  {
+    :D5_pair "=vrmpyh(" S5_pair "," T5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+        D5_pair = vrmpyh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "+=vrmpyh(" S5_pair "," T5_pair ")" is imm_21_27=0b1010000 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vrmpyh(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/MPY: Vec mul by
+with slot: iclass=0b1110  {
+    :D5_pair "=vmpybsu(" S5 "," T5 ")" is imm_21_27=0b0101010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair {
+       D5_pair = vmpybsu(S5i, T5i);
+    }
+    :D5_pair "=vmpybu(" S5 "," T5 ")" is imm_21_27=0b0101100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair {
+       D5_pair = vmpybu(S5i, T5i);
+    }
+    :D5_pair "+=vmpybsu(" S5 "," T5 ")" is imm_21_27=0b0111100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpybsu(S5i, T5i);
+    }
+    :D5_pair "+=vmpybsu(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b001 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi + vmpybu(S5i, T5i);
+    }
+}
+
+# XTYPE/MPY: Vec poly mul hw
+define pcodeop vpmpyh;
+with slot: iclass=0b1110  {
+    :D5_pair "=vpmpyh(" S5 "," T5 ")" is imm_21_27=0b0101110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair {
+       D5_pair = vpmpyh(S5i, T5i);
+    }
+    :D5_pair ^="vpmpyh(" S5 "," T5 ")" is imm_21_27=0b0111101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & D5_pair & D5_pairi {
+       D5_pair = D5_pairi ^ vpmpyh(S5i, T5i);
+    }
+}
\ No newline at end of file
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_perm.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_perm.sinc
new file mode 100644
index 0000000000..f4a8cc251f
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_perm.sinc
@@ -0,0 +1,210 @@
+# XTYPE/PERM
+# XTYPE/PERM:CABAC
+define pcodeop decbin;
+with slot: iclass=0b1100  {
+    :D5_pair "=decbin(" S5_pair "," T5_pair ")" is imm_22_27=0b000111 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b11 & imm_5=0 & D5_pair {
+       D5_pair = decbin(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/PERM:sat
+define pcodeop sat;
+define pcodeop sath;
+define pcodeop satuh;
+define pcodeop satub;
+define pcodeop satb;
+with slot: iclass=0b1000  {
+    :D5 "=sat(" S5_pair ")" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_8_13 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+       D5 = sat(S5_pairi);
+    }
+    :D5 "=sath(" S5 ")" is imm_21_27=0b1000110 & S5 & S5i & imm_8_13 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+       D5 = sath(S5i);
+    }
+    :D5 "=satuh(" S5 ")" is imm_21_27=0b1000110 & S5 & S5i & imm_8_13 & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+       D5 = satuh(S5i);
+    }
+    :D5 "=satub(" S5 ")" is imm_21_27=0b1000110 & S5 & S5i & imm_8_13 & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+       D5 = satub(S5i);
+    }
+    :D5 "=satb(" S5 ")" is imm_21_27=0b1000110 & S5 & S5i & imm_8_13 & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+       D5 = satb(S5i);
+    }
+}
+
+# XTYPE/PERM:swizzle
+define pcodeop swizzle;
+with slot: iclass=0b1000  {
+    :D5 "=swiz(" S5 ")" is imm_21_27=0b1100100 & S5 & S5i & imm_8_13 & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+        D5 = swizzle(S5i);
+    }
+}
+
+# XTYPE/PERM:vector align
+define pcodeop valignb;
+with slot: iclass=0b1100  {
+    :D5_pair "=valignb(" T5_pair "," S5_pair "," imm_5_7u ")" is imm_23_27=0b00000 & imm_21_22=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_5_7u & D5_pair {
+        D5_pair = valignb(T5_pairi, S5_pairi, imm_5_7u:1);
+    }
+    :D5_pair "=valignb(" T5_pair "," S5_pair "," U2_5_6 ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & D5_pair {
+        D5_pair = valignb(T5_pairi, S5_pairi, U2_5_6);
+    }
+}
+
+# XTYPE/PERM:vector round pack
+define pcodeop vrndwh;
+define pcodeop vrndwh_sat;
+with slot: iclass=0b1000  {
+    :D5 "=vrndwh(" S5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+       D5 = vrndwh(S5_pairi);
+    }
+    :D5 "=vrndwh(" S5_pair "):sat" is imm_21_27=0b1000100 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+       D5 = vrndwh_sat(S5_pairi);
+    }
+}
+
+# XTYPE/PERM:vec sat pck
+define pcodeop vsathub;
+define pcodeop vsatwh;
+define pcodeop vsatwuh;
+define pcodeop vsathb;
+with slot: iclass=0b1000  {
+    :D5 "=vsathub(" S5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+       D5 = vsathub(S5_pairi);
+    }
+    :D5 "=vsatwh(" S5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+       D5 = vsatwh(S5_pairi);
+    }
+    :D5 "=vsatwuh(" S5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+       D5 = vsatwuh(S5_pairi);
+    }
+    :D5 "=vsathb(" S5_pair ")" is imm_21_27=0b1000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b110 & D5 & OUTPUT_D5 {
+       D5 = vsathb(S5_pairi);
+    }
+    :D5 "=vsathb(" S5 ")" is imm_22_27=0b110010 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+       D5 = vsathb(S5i);
+    }
+    :D5 "=vsathub(" S5 ")" is imm_22_27=0b110010 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+       D5 = vsathub(S5i);
+    }
+}
+
+# XTYPE/PERM:vector saturate without pack
+with slot: iclass=0b1000  {
+    :D5_pair "=vsathub(" S5_pair ")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b100 & D5_pair {
+       D5_pair = vsathub(S5_pairi);
+    }
+    :D5_pair "=vsatwuh(" S5_pair ")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b101 & D5_pair {
+       D5_pair = vsatwuh(S5_pairi);
+    }
+    :D5_pair "=vsatwh(" S5_pair ")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b110 & D5_pair {
+       D5_pair = vsatwh(S5_pairi);
+    }
+    :D5_pair "=vsathb(" S5_pair ")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13=0 & imm_5_7=0b111 & D5_pair {
+       D5_pair = vsathb(S5_pairi);
+    }
+}
+
+# XTYPE/PERM:vector shuffle
+define pcodeop shuffeb;
+define pcodeop shuffob;
+define pcodeop shuffeh;
+define pcodeop shuffoh;
+
+with slot: iclass=0b1100  {
+    :D5_pair "=shuffeb(" S5_pair "," T5_pair ")" is imm_22_27=0b000100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b01 & imm_5=0 & D5_pair {
+       D5_pair = shuffeb(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=shuffob(" T5_pair "," S5_pair ")" is imm_22_27=0b000100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b10 & imm_5=0 & D5_pair {
+       D5_pair = shuffob(T5_pairi, S5_pairi);
+    }
+    :D5_pair "=shuffeh(" S5_pair "," T5_pair ")" is imm_22_27=0b000100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_6_7=0b11 & imm_5=0 & D5_pair {
+       D5_pair = shuffeh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=shuffoh(" T5_pair "," S5_pair ")" is imm_22_27=0b000110 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & D5_pair {
+       D5_pair = shuffoh(T5_pairi, S5_pairi);
+    }
+}
+
+# XTYPE/PERM:vector splat bytes
+define pcodeop vsplatb;
+with slot: iclass=0b1000  {
+    :D5_pair "=vsplatb(" S5 ")" is imm_22_27=0b010001 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b10 & imm_5=0 & D5_pair {
+       D5_pair = vsplatb(S5i);
+    }
+    :D5 "=vsplatb(" S5 ")" is imm_21_27=0b1100010 & S5 & S5i & imm_8_13=0 & imm_5_7=0b111 & D5 & OUTPUT_D5 {
+      D5 = vsplatb(S5i);
+    }
+}
+
+# XTYPE/PERM:vector splat halfwords
+define pcodeop vsplath;
+with slot: iclass=0b1000  {
+    :D5_pair "=vsplath(" S5 ")" is imm_22_27=0b010001 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b01 & imm_5=0 & D5_pair {
+       D5_pair = vsplath(S5i);
+    }
+}
+
+# XTYPE/PERM:vector splice
+define pcodeop vspliceb;
+with slot: iclass=0b1100  {
+    :D5_pair "=vsplice(" S5_pair "," T5_pair "," imm_5_7u ")" is imm_23_27=0b00001 & imm_21_22=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_5_7u & D5_pair {
+       D5_pair = vspliceb(S5_pairi, T5_pairi, imm_5_7u:4);
+    }
+    :D5_pair "=vsplice(" S5_pair "," T5_pair "," U2_5_6 ")" is imm_21_27=0b0010100 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & D5_pair {
+       D5_pair = vspliceb(S5_pairi, T5_pairi, U2_5_6);
+    }
+}
+
+# XTYPE/PERM:vector sign extend
+define pcodeop vsextbh;
+define pcodeop vsexthw;
+with slot: iclass=0b1000  {
+    :D5_pair "=vsextbh(" S5 ")" is imm_22_27=0b010000 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b00 & imm_5=0 & D5_pair {
+       D5_pair = vsextbh(S5i);
+    }
+    :D5_pair "=vsexthw(" S5 ")" is imm_22_27=0b010000 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b10 & imm_5=0 & D5_pair {
+       D5_pair = vsexthw(S5i);
+    }
+}
+
+# XTYPE/PERM:vector truncate
+define pcodeop vtrunohb;
+define pcodeop vtrunehb;
+with slot: iclass=0b1000  {
+    :D5 "=vtrunohb(" S5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi  & imm_8_13=0 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+       D5 = vtrunohb(S5_pairi);
+    }
+    :D5 "=vtrunehb(" S5_pair ")" is imm_21_27=0b1000100 & S5_pair & S5_pairi  & imm_8_13=0 & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+       D5 = vtrunehb(S5_pairi);
+    }
+}
+
+define pcodeop vtrunewh;
+define pcodeop vtrunowh;
+with slot: iclass=0b1100  {
+    :D5_pair "=vtrunewh(" S5_pair "," T5_pair ")" is imm_22_27=0b000110 & imm_21=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & D5_pair {
+       D5_pair = vtrunewh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vtrunehb(" S5_pair "," T5_pair ")" is imm_22_27=0b000110 & imm_21=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & D5_pair {
+       D5_pair = vtrunehb(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vtrunowh(" S5_pair "," T5_pair ")" is imm_22_27=0b000110 & imm_21=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & D5_pair {
+       D5_pair = vtrunowh(S5_pairi, T5_pairi);
+    }
+    :D5_pair "=vtrunohb(" S5_pair "," T5_pair ")" is imm_22_27=0b000110 & imm_21=0 & S5_pair & S5_pairi  & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & D5_pair {
+       D5_pair = vtrunohb(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/PERM:vec zext
+define pcodeop vzxtbh;
+define pcodeop vzxthw;
+
+with slot: iclass=0b1000  {
+    :D5_pair "=vzxtbh(" S5 ")" is imm_21_27=0b010000 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b01 & imm_5=0 & D5_pair {
+       D5_pair = vzxtbh(S5i);
+    }
+    :D5_pair "=vzxthw(" S5 ")" is imm_21_27=0b010000 & imm_21=0 & S5 & S5i & imm_8_13=0 & imm_6_7=0b11 & imm_5=0 & D5_pair {
+       D5_pair = vzxthw(S5i);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_pred.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_pred.sinc
new file mode 100644
index 0000000000..01a72801d5
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_pred.sinc
@@ -0,0 +1,369 @@
+# XTYPE/PRED
+# XTYPE/PRED:bound chk
+define pcodeop boundscheck_raw_lo;
+define pcodeop boundscheck_raw_hi;
+with slot: iclass=0b1101  {
+    :D2_pred "=boundscheck(" S5_pair "," T5_pair "):raw:lo" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b100 & imm_2_4=0 & D2_pred {
+        D2_pred = boundscheck_raw_lo(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=boundscheck(" S5_pair "," T5_pair "):raw:hi" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b101 & imm_2_4=0 & D2_pred {
+        D2_pred = boundscheck_raw_hi(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/PRED:cmp byte
+with slot: iclass=0b1100  {
+    :D2_pred_new "=cmpb.eq(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b010 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = S5i:1 == T5i:1;
+    }
+    :D2_pred_new "=cmpb.gt(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b110 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = S5i:1 s> T5i:1;
+    }
+    :D2_pred_new "=cmpb.gtu(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b111 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = S5i:1 > T5i:1;
+    }
+}
+with slot: iclass=0b1101  {
+    :D2_pred" =cmpb.eq(" S5 "," imm_5_12u ")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_5_12u & imm_3_4=0b00 & imm_2=0 & D2_pred {
+        local a:1 = S5i:1;
+    if(a != imm_5_12u) goto <bad>;
+    D2_pred = PTRUE;
+    goto <end>;
+    <bad>
+    D2_pred = 0;
+    <end>
+    }
+    :D2_pred" =cmpb.gt(" S5 "," imm_5_12 ")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_5_12 & imm_3_4=0b00 & imm_2=0 & D2_pred {
+        local a:1 = S5i:1;
+    if(a s<= imm_5_12) goto <bad>;
+    D2_pred = PTRUE;
+    goto <end>;
+    <bad>
+    D2_pred = 0;
+    <end>
+    }
+    :D2_pred" =cmpb.gtu(" S5 "," imm_5_11u ")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_12=0 & imm_5_11u & imm_3_4=0b00 & imm_2=0 & D2_pred {
+        local a:1 = S5i:1;
+    if(a <= imm_5_11u) goto <bad>;
+    D2_pred = PTRUE;
+    goto <end>;
+    <bad>
+    D2_pred = 0;
+    <end>
+    }
+}
+
+# XTYPE/PRED:cmp half
+with slot: iclass=0b1100  {
+    #TODO PRED
+    :D2_pred_new "=cmph.eq(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b011 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = S5i:2 == T5i:2;
+    }
+    :D2_pred_new "=cmph.gt(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b100 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = S5i:2 s> T5i:2;
+    }
+    :D2_pred_new "=cmph.gtu(" S5 "," T5 ")" is imm_21_27=0b0111110 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7=0b101 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = S5i:2 > T5i:2;
+    }
+}
+with slot: iclass=0b1101 {
+    :D2_pred_new "=cmph.eq(" S5 "," imm_5_12 ")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22=0b00 & S5 & S5i & imm_13=0 & imm_12=0 & imm_5_12 & imm_3_4=0b01 & imm_2=0 & D2_pred_new {
+        if (S5i != imm_5_12) goto <bad>;
+        D2_pred_new = PTRUE;
+        goto <end>;
+    <bad>
+        D2_pred_new = 0;
+    <end>
+    }
+    :D2_pred_new "=cmph.gt(" S5 "," imm_5_12 ")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22=0b01 & S5 & S5i & imm_13=0 & imm_5_12 & imm_3_4=0b01 & imm_2=0 & D2_pred_new {
+        if (S5i s<= imm_5_12) goto <bad>;
+        D2_pred_new = PTRUE;
+        goto <end>;
+    <bad>
+        D2_pred_new = 0;
+    <end>
+    }
+    :D2_pred_new "=cmph.gtu(" S5 "," EXT_imm_5_11u ")" is imm_24_27=0b1101 & imm_23=0 & imm_21_22=0b10 & S5 & S5i & imm_13=0 & imm_12=0 & EXT_imm_5_11u & imm_3_4=0b01 & imm_2=0 & D2_pred_new {
+        if (S5i <= EXT_imm_5_11u) goto <bad>;
+        D2_pred_new = PTRUE;
+        goto <end>;
+    <bad>
+        D2_pred_new = 0;
+    <end>
+    }
+}
+
+# XTYPE/PRED:cmp dword
+with slot: iclass=0b1101  {
+    :D2_pred_new "=cmp.eq(" S5_pair "," T5_pair ")" is imm_21_27=0b0010100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & imm_2_4=0 & D2_pred_new {
+        if (S5_pairi != T5_pairi) goto <bad>;
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <bad>
+    D2_pred_new = 0;
+    <end>
+    }
+    :D2_pred_new "=cmp.gt(" S5_pair "," T5_pair ")" is imm_21_27=0b0010100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & imm_2_4=0 & D2_pred_new {
+        if (S5_pairi s<= T5_pairi) goto <bad>;
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <bad>
+    D2_pred_new = 0;
+    <end>
+    }
+    :D2_pred_new "=cmp.gtu(" S5_pair "," T5_pair ")" is imm_21_27=0b0010100 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & imm_2_4=0 & D2_pred_new {
+        if (S5_pairi <= T5_pairi) goto <bad>;
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <bad>
+    D2_pred_new = 0;
+    <end>
+    }
+}
+# XTYPE/PRED:cmp mask
+with slot: iclass=0b1000  {
+    :D2_pred_new"=bitsclr("S5",#"imm_8_13")" is imm_21_27=0b0101100 & S5 & S5i & imm_8_13 & imm_2_7=0 & D2_pred_new {
+    local tmp:4 = S5i & imm_8_13;
+    if(tmp == 0) goto <good>;
+    D2_pred_new = 0x0;
+    goto <end>;
+    <good>
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <end>
+    }
+    :D2_pred_new"=!bitsclr("S5",#"imm_8_13")" is imm_21_27=0b0101101 & S5 & S5i & imm_8_13 & imm_2_7=0 & D2_pred_new {
+    local tmp:4 = S5i & imm_8_13;
+    if(tmp != 0) goto <good>;
+    D2_pred_new = 0x0;
+    goto <end>;
+    <good>
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <end>
+    }
+
+}
+with slot: iclass=0b1100  {
+    :D2_pred_new"=bitsset("S5","T5")" is imm_21_27=0b0111010 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred_new {
+    local tmp:4 = S5i & T5i;
+    if(tmp == T5i) goto <good>;
+    D2_pred_new = 0x0;
+    goto <end>;
+    <good>
+    D2_pred_new = PTRUE;
+    <end>
+    }
+    :D2_pred_new"=!bitsset("S5","T5")" is imm_21_27=0b0111011 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred_new {
+    local tmp:4 = S5i & T5i;
+    if(tmp != T5i) goto <good>;
+    D2_pred_new = 0x0;
+    goto <end>;
+    <good>
+    D2_pred_new = PTRUE;
+    <end>
+    }
+    :D2_pred_new"=bitsclr("S5","T5")" is imm_21_27=0b0111100 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred_new {
+    local tmp:4 = S5i & T5i;
+    if(tmp == 0) goto <good>;
+    D2_pred_new = 0x0;
+    goto <end>;
+    <good>
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <end>
+    }
+    :D2_pred_new"=!bitsclr("S5","T5")" is imm_21_27=0b0111101 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred_new {
+    local tmp:4 = S5i & T5i;
+    if(tmp != 0) goto <good>;
+    D2_pred_new = 0x0;
+    goto <end>;
+    <good>
+    D2_pred_new = PTRUE;
+    goto <end>;
+    <end>
+    }
+}
+
+# XTYPE/PRED:Pred mask gen
+define pcodeop mask;
+with slot: iclass=0b1000  {
+    :D5_pair "=mask(" T2_pred ")" is imm_24_27=0b0110 & imm_16_23=0 & imm_10_13=0 & T2_pred & T2_predi & imm_5_7=0 & D5_pair {
+        D5_pair = mask(T2_predi);
+    }
+}
+
+# XTYPE/PRED:Pred tlb match
+# TODO: not in v79?
+define pcodeop tlbmatch;
+with slot: iclass=0b1101  {
+    :D2_pred "=tlbmatch(" S5_pair "," T5 ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=1 & T5 & T5i & imm_5_7=0b011 & imm_2_4=0 & D2_pred {
+        D2_pred = tlbmatch(S5_pairi, T5i);
+    }
+}
+
+# XTYPE/PRED:Pred trans
+with slot: iclass=0b1000  {
+    :D2_pred "=" S5 is imm_21_27=0b0101010 & S5 & S5i & imm_2_13=0 & D2_pred {
+       D2_pred=S5i:1;
+    }
+    :D5 "=" S2_pred is imm_24_27=0b1001 & imm_23=0 & imm_22=1 & imm_18_21=0 & S2_pred & S2_predi & imm_5_13=0 & D5 & OUTPUT_D5 {
+       D5=zext(S2_predi);
+    }
+}
+
+# XTYPE/PRED:test bit
+with slot: iclass=0b1000  {
+    :D2_pred_new"=tstbit("S5","imm_8_12")" is imm_21_27=0b0101000 & S5 & S5i & imm_13=0 & imm_8_12 & imm_2_7=0 & D2_pred_new {
+        local tmp:4 = 1 << imm_8_12;
+        local tmp1:4 = S5i & tmp;
+        if(tmp1 != 0) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        goto <end>;
+        <end>
+    }
+    :D2_pred_new"=!tstbit("S5","imm_8_12")" is imm_21_27=0b0101001 & S5 & S5i & imm_13=0 & imm_8_12 & imm_2_7=0 & D2_pred_new {
+        local tmp:4 = 1 << imm_8_12;
+        local tmp1:4 = S5i & tmp;
+        if(tmp1 == 0) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        goto <end>;
+        <end>
+    }
+}
+with slot: iclass=0b1100  {
+    :D2_pred_new"=tstbit("S5","T5")" is imm_21_27=0b0111000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred_new {
+        local tmp:4 = 1 << T5i;
+        local tmp1:4 = S5i & tmp;
+        if(tmp1 != 0) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        goto <end>;
+        <end>
+    }
+    :D2_pred_new"=!tstbit("S5","T5")" is imm_21_27=0b0111001 & S5 & S5i & imm_13=0 & T5 & T5i & imm_2_7=0 & D2_pred_new {
+        local tmp:4 = 1 << T5i;
+        local tmp1:4 = S5i & tmp;
+        if(tmp1 == 0) goto <good>;
+        D2_pred_new = 0;
+        goto <end>;
+        <good>
+        D2_pred_new = PTRUE;
+        goto <end>;
+        <end>
+    }
+}
+
+# XTYPE/PRED:vec cmp hw
+define pcodeop vcmph_eq;
+define pcodeop vcmph_gt;
+define pcodeop vcmph_gtu;
+with slot: iclass=0b1101  {
+    :D2_pred "=vcmph.eq(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b011 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmph_eq(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=vcmph.gt(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b100 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmph_gt(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=vcmph.gtu(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b101 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmph_gtu(S5_pairi, T5_pairi);
+    }
+
+    :D2_pred "=vcmph.eq(" S5_pair "," imm_5_12 ")" is imm_21_27=0b1100000 & S5_pair & S5_pairi & imm_13=0 & imm_5_12 & imm_3_4=0b01 & imm_2=0 & D2_pred {
+        D2_pred = vcmph_eq(S5_pairi, imm_5_12:1);
+    }
+    :D2_pred "=vcmph.gt(" S5_pair "," imm_5_12 ")" is imm_21_27=0b1100001 & S5_pair & S5_pairi & imm_13=0 & imm_5_12 & imm_3_4=0b01 & imm_2=0 & D2_pred {
+        D2_pred = vcmph_gt(S5_pairi, imm_5_12:1);
+    }
+    :D2_pred "=vcmph.gtu(" S5_pair "," imm_5_11u ")" is imm_21_27=0b1100010 & S5_pair & S5_pairi & imm_13=0 & imm_12=0 & imm_5_11u & imm_3_4=0b01 & imm_2=0 & D2_pred {
+        D2_pred = vcmph_gtu(S5_pairi, imm_5_11u:1);
+    }
+}
+
+# XTYPE/PRED:vec cmp by for any match
+define pcodeop vector_compare_byte_for_any_match;
+define pcodeop vector_compare_byte_for_any_match_not;
+with slot: iclass=0b1101  {
+    :D2_pred_new "=any8(vcmpb.eq(" S5_pair "," T5_pair "))" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b000 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = vector_compare_byte_for_any_match(S5_pairi, T5_pairi);
+    }
+    :D2_pred_new "=!any8(vcmpb.eq(" S5_pair "," T5_pair "))" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b001 & imm_2_4=0 & D2_pred_new {
+        D2_pred_new = vector_compare_byte_for_any_match_not(S5_pairi, T5_pairi);
+    }
+}
+
+# XTYPE/PRED:vec cmp bytes
+define pcodeop vcmpb_eq;
+define pcodeop vcmpb_gt;
+define pcodeop vcmpb_gtu;
+with slot: iclass=0b1101  {
+    :D2_pred "=vcmpb.eq(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b110 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmpb_eq(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=vcmpb.gt(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b111 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmpb_gt(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=vcmpb.gtu(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=1 & T5_pair & T5_pairi & imm_5_7=0b010 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmpb_gtu(S5_pairi, T5_pairi);
+    }
+
+    :D2_pred "=vcmpb.eq(" S5_pair "," imm_5_12 ")" is imm_21_27=0b1100000 & S5_pair & S5_pairi & imm_13=0 & imm_5_12 & imm_3_4=0b00 & imm_2=0 & D2_pred {
+        D2_pred = vcmpb_eq(S5_pairi, imm_5_12:1);
+    }
+    :D2_pred "=vcmpb.gt(" S5_pair "," imm_5_12 ")" is imm_21_27=0b1100001 & S5_pair & S5_pairi & imm_13=0 & imm_5_12 & imm_3_4=0b00 & imm_2=0 & D2_pred {
+        D2_pred = vcmpb_gt(S5_pairi, imm_5_12:1);
+    }
+    :D2_pred "=vcmpb.gtu(" S5_pair "," imm_5_11u ")" is imm_21_27=0b1100010 & S5_pair & S5_pairi & imm_13=0 & imm_12=0 & imm_5_11u & imm_3_4=0b00 & imm_2=0 & D2_pred {
+        D2_pred = vcmpb_gtu(S5_pairi, imm_5_11u:1);
+    }
+}
+
+# XTYPE/PRED:vec cmp w
+define pcodeop vcmpw_eq;
+define pcodeop vcmpw_gt;
+define pcodeop vcmpw_gtu;
+with slot: iclass=0b1101  {
+    :D2_pred "=vcmpw.eq(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b000 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmpw_eq(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=vcmpw.gt(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b001 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmpw_gt(S5_pairi, T5_pairi);
+    }
+    :D2_pred "=vcmpw.gtu(" S5_pair "," T5_pair ")" is imm_23_27=0b00100 & imm_21_22=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_5_7=0b010 & imm_2_4=0 & D2_pred {
+        D2_pred = vcmpw_gtu(S5_pairi, T5_pairi);
+    }
+
+    :D2_pred "=vcmpw.eq(" S5_pair "," imm_5_12 ")" is imm_21_27=0b1100000 & S5_pair & S5_pairi & imm_13=0 & imm_5_12 & imm_3_4=0b10 & imm_2=0 & D2_pred {
+        D2_pred = vcmpw_eq(S5_pairi, imm_5_12:1);
+    }
+    :D2_pred "=vcmpw.gt(" S5_pair "," imm_5_12 ")" is imm_21_27=0b1100001 & S5_pair & S5_pairi & imm_13=0 & imm_5_12 & imm_3_4=0b10 & imm_2=0 & D2_pred {
+        D2_pred = vcmpw_gt(S5_pairi, imm_5_12:1);
+    }
+    :D2_pred "=vcmpw.gtu(" S5_pair "," imm_5_11u ")" is imm_21_27=0b1100010 & S5_pair & S5_pairi & imm_13=0 & imm_12=0 & imm_5_11u & imm_3_4=0b10 & imm_2=0 & D2_pred {
+        D2_pred = vcmpw_gtu(S5_pairi, imm_5_11u:1);
+    }
+}
+
+# XTYPE/PRED:viterbi pack even and odd predicate bits
+define pcodeop vitpack;
+with slot: iclass=0b1000  {
+    :D5 "=vitpack(" S2_pred "," T2_pred ")" is imm_24_27=0b1001 & imm_23=0 & imm_21_22=0b00 & imm_18_20 & S2_pred & imm_10_13=0 & T2_pred & T2_predi & imm_5_7 & D5 & OUTPUT_D5 {
+        D5 = vitpack(S2_pred, T2_predi);
+    }
+}
+
+# XTYPE/PRED:vec mux
+define pcodeop vmux;
+with slot: iclass=0b1101  {
+    :D5_pair "=vmux(" U2_5_6 "," S5_pair "," T5_pair ")" is imm_24_27=0b0001 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5_pair & T5_pairi & imm_7=0 & U2_5_6 & U2_5_6i & D5_pair {
+        D5_pair = vmux(U2_5_6i, S5_pairi, T5_pairi);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/languages/xtype_shift.sinc b/Ghidra/Processors/Hexagon/data/languages/xtype_shift.sinc
new file mode 100644
index 0000000000..c6182af94e
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/languages/xtype_shift.sinc
@@ -0,0 +1,529 @@
+# XTYPE/SHIFT
+# XTYPE/SHIFT:Mask from imm
+with slot: iclass=0b1000  {
+    :D5"=mask("imm_8_12","U5")" is imm_23_27=0b11010 & imm_21_22u & imm_16_20 & imm_13=1 & imm_8_12 & imm_5_7u & D5 & OUTPUT_D5 [ U5 = imm_5_7u | (imm_21_22u << 3);] {
+        D5 = ((1 << imm_8_12)-1) << U5;
+    }
+}
+
+# XTYPE/SHIFT:Shift by imm
+with slot: iclass=0b1000  {
+    :D5_pair"=asr("S5_pair",#"imm_8_13")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13 & imm_5_7=0b000 & D5_pair {
+        D5_pair = S5_pairi s>> imm_8_13;
+    }
+    :D5_pair"=lsr("S5_pair",#"imm_8_13")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13 & imm_5_7=0b001 & D5_pair {
+        D5_pair = S5_pairi >> imm_8_13;
+    }
+    :D5_pair"=asl("S5_pair",#"imm_8_13")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13 & imm_5_7=0b010 & D5_pair {
+        D5_pair = S5_pairi << imm_8_13;
+    }
+    :D5_pair"=rol("S5_pair",#"imm_8_13")" is imm_21_27=0b0000000 & S5_pair & S5_pairi & imm_8_13 & imm_5_7=0b011 & D5_pair {
+        local d:8 = imm_8_13;
+    local n:8 = S5_pairi;
+        D5_pair = (n << d) | ( n >> (64 - d));
+    }
+    :D5"=asr("S5",#"imm_8_12")" is imm_21_27=0b1100000 & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = S5i s>> imm_8_12;
+    }
+    :D5"=lsr("S5",#"imm_8_12")" is imm_21_27=0b1100000 & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7=0b001 & D5 & OUTPUT_D5 {
+        D5 = S5i >> imm_8_12;
+    }
+    :D5"=asl("S5",#"imm_8_12")" is imm_21_27=0b1100000 & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = S5i << imm_8_12;
+    }
+    :D5"=rol("S5",#"imm_8_12")" is imm_21_27=0b1100000 & S5 & S5i & imm_13=0 & imm_8_12 & imm_5_7=0b011 & D5 & OUTPUT_D5 {
+        local d:4 = imm_8_12;
+    local n:4 = S5i;
+        D5 = (n << d) | ( n >> (32 - d));
+    }
+}
+
+# XTYPE/SHIFT:Shift by imm and acc
+define pcodeop rot_left;
+with slot: iclass=0b1000  {
+    :D5_pair "-=asr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b000 & D5_pair & D5_pairi  {
+        D5_pair = D5_pairi - (S5_pairi s>> imm_8_13u);
+    }
+    :D5_pair "-=lsr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b001 & D5_pair & D5_pairi  {
+        D5_pair = D5_pairi - (S5_pairi >> imm_8_13u);
+    }
+    :D5_pair "-=asl(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b010 & D5_pair & D5_pairi  {
+        D5_pair = D5_pairi - (S5_pairi << imm_8_13u);
+    }
+    :D5_pair "-=rol(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b011 & D5_pair & D5_pairi  {
+        local out:8 = 0;
+        rotl64(out, S5_pairi, imm_8_13u);
+        D5_pair = D5_pairi - out;
+    }
+    :D5_pair "+=asr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b100 & D5_pair & D5_pairi  {
+        D5_pair = D5_pairi + (S5_pairi s>> imm_8_13u);
+    }
+
+    :D5_pair "+=lsr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b101 & D5_pair & D5_pairi  {
+        D5_pair = D5_pairi + (S5_pairi >> imm_8_13u);
+    }
+    :D5_pair "+=asl(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b110 & D5_pair & D5_pairi  {
+        D5_pair = D5_pairi + (S5_pairi << imm_8_13u);
+    }
+    :D5_pair "+=rol(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001000 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b111 & D5_pair & D5_pairi  {
+        local out:8 = 0;
+        rotl64(out, S5_pairi, imm_8_13u);
+        D5_pair = D5_pairi + out;
+    }
+
+    :alu_X5"-=asr("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b000 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        alu_X5 = alu_X5i - (S5i s>> imm_8_12u);
+    }
+    :alu_X5"-=lsr("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b001 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        alu_X5 = alu_X5i - (S5i >> imm_8_12u);
+    }
+    :alu_X5"-=asl("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b010 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        alu_X5 = alu_X5i - (S5i << imm_8_12u);
+    }
+    :alu_X5"-=rol("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b011 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        local out:4 = 0;
+        rotl32(out, S5i, imm_8_12u);
+        alu_X5 = alu_X5i - out;
+    }
+
+    :alu_X5"+=asr("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b100 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        alu_X5 = alu_X5i + (S5i s>> imm_8_12u);
+    }
+    :alu_X5"+=lsr("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b101 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        alu_X5 = alu_X5i + (S5i >> imm_8_12u);
+    }
+    :alu_X5"+=asl("S5","imm_8_12u")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b110 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        alu_X5 = alu_X5i + (S5i << imm_8_12u);
+    }
+    :alu_X5"+=rol(" S5 "," imm_8_12u ")" is imm_22_27=0b111000 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b111 & alu_X5 & alu_X5i & OUTPUT_S5 {
+        local out:4 = 0;
+        rotl32(out, S5i, imm_8_12u);
+        alu_X5 = alu_X5i + out;
+    }
+}
+
+XTYPE_SHIFT_LOG_u8: u8 is imm_3u & imm_5_7u & imm_13u & imm_21_23 & IS_NOT_EXT [ u8 = imm_3u | (imm_5_7u << 1) | (imm_13u << 4) | (imm_21_23 << 5); ] { export *[const]:4 u8; }
+XTYPE_SHIFT_LOG_u8: u8 is imm_3u & imm_5_7u & imm_13u & imm_21u & IS_EXT0 & immext0 [ u8 = (imm_3u | (imm_5_7u << 1) | (imm_13u << 4) | (imm_21u << 5)) | immext0; ] { export *[const]:4 u8; }
+XTYPE_SHIFT_LOG_u8: u8 is imm_3u & imm_5_7u & imm_13u & imm_21u & IS_EXT1 & immext1 [ u8 = (imm_3u | (imm_5_7u << 1) | (imm_13u << 4) | (imm_21u << 5)) | immext1; ] { export *[const]:4 u8; }
+
+with slot: iclass=0b1101  {
+    :S5 "=add(" XTYPE_SHIFT_LOG_u8 ",asl(" S5_dup "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23u & S5 & S5i & S5_dup & imm_13u & imm_8_12u & imm_5_7u & imm_4=0 & imm_3u & imm_1_2=0b10 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        local EA:4 = S5i << imm_8_12u;
+        S5 = XTYPE_SHIFT_LOG_u8 + EA;
+    }
+    :S5 "=sub(" XTYPE_SHIFT_LOG_u8 ",asl(" S5_dup "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23u & S5 & S5i & S5_dup & imm_13u & imm_8_12u & imm_5_7u & imm_4=0 & imm_3u & imm_1_2=0b11 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        local EA:4 = S5i << imm_8_12u;
+        S5 = XTYPE_SHIFT_LOG_u8 - EA;
+    }
+    :S5 "=add(" XTYPE_SHIFT_LOG_u8 ",lsr(" S5_dup "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23u & S5 & S5i & S5_dup & imm_13u & imm_8_12u & imm_5_7u & imm_4=1 & imm_3u & imm_1_2=0b10 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        local EA:4 = S5i >> imm_8_12u;
+        S5 = XTYPE_SHIFT_LOG_u8 + EA;
+    }
+    :S5 "=sub(" XTYPE_SHIFT_LOG_u8 ",lsr(" S5_dup "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23u & S5 & S5i & S5_dup & imm_13u & imm_8_12u & imm_5_7u & imm_4=1 & imm_3u & imm_1_2=0b11 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        local EA:4 = S5i >> imm_8_12u;
+        S5 = XTYPE_SHIFT_LOG_u8 - EA;
+    }
+}
+
+#XTYPE/SHIFT:Shift by imm and add
+with slot: iclass=0b1100  {
+    :D5"=addasl("T5","S5"<<"imm_5_7")" is imm_21_27=0b0100000 & S5 & S5i & imm_13=0 & T5 & T5i & imm_5_7 & D5 & OUTPUT_D5 {
+        D5 = T5i + (S5i << imm_5_7);
+    }
+}
+
+#XTYPE/SHIFT:Shift by imm and logical
+with slot: iclass=0b1000  {
+    :D5_pair "&=asr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b000 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi s>> imm_8_13u);
+    }
+    :D5_pair "&=lsr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b001 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi >> imm_8_13u);
+    }
+    :D5_pair "&=asl(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b010 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi << imm_8_13u);
+    }
+    :D5_pair "&=rol(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b011 & D5_pair & D5_pairi {
+        local out:8 = 0;
+        rotl64(out, S5_pairi, imm_8_13u);
+        D5_pair = D5_pairi & out;
+    }
+
+    :D5_pair "|=asr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b100 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi s>> imm_8_13u);
+    }
+    :D5_pair "|=lsr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b101 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi >> imm_8_13u);
+    }
+    :D5_pair "|=asl(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b110 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi << imm_8_13u);
+    }
+    :D5_pair "|=rol(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001001 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b111 & D5_pair & D5_pairi {
+        local out:8 = 0;
+        rotl64(out, S5_pairi, imm_8_13u);
+        D5_pair = D5_pairi | out;
+    }
+
+
+    :D5_pair "^=lsr(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001010 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b001 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi >> imm_8_13u);
+    }
+    :D5_pair "^=asl(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001010 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b010 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi << imm_8_13u);
+    }
+    :D5_pair "^=rol(" S5_pair "," imm_8_13u ")" is imm_22_27=0b001010 & imm_21=0 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b011 & D5_pair & D5_pairi {
+        local out:8 = 0;
+        rotl64(out, S5_pairi, imm_8_13u);
+        D5_pair = D5_pairi ^ out;
+    }
+
+    :D5 "&=asr(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b000 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i & (S5i s>> imm_8_12u);
+    }
+    :D5 "&=lsr(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i & (S5i >> imm_8_12u);
+    }
+    :D5 "&=asl(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i & (S5i << imm_8_12u);
+    }
+    :D5 "&=rol(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        local out:4 = 0;
+        rotl32(out, S5i, imm_8_12u);
+        D5 = D5i & out;
+    }
+
+    :D5 "|=asr(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b100 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i | (S5i s>> imm_8_12u);
+    }
+    :D5 "|=lsr(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b101 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i | (S5i >> imm_8_12u);
+    }
+    :D5 "|=asl(" S5 "," imm_8_12u ")" is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b110 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i | (S5i << imm_8_12u);
+    }
+    :D5 "|=rol(" S5 "," imm_8_12u ")"  is imm_22_27=0b111001 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b111 & D5 & D5i & OUTPUT_D5 {
+        local out:4 = 0;
+        rotl32(out, S5i, imm_8_12u);
+        D5 = D5i| out;
+    }
+
+    :D5 "^=lsr(" S5 "," imm_8_12u ")" is imm_22_27=0b111010 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b001 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i ^ (S5i >> imm_8_12u);
+    }
+    :D5 "^=asl(" S5 "," imm_8_12u ")" is imm_22_27=0b111010 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b010 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i ^ (S5i << imm_8_12u);
+    }
+    :D5 "^=rol(" S5 "," imm_8_12u ")" is imm_22_27=0b111010 & imm_21=0 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b011 & D5 & D5i & OUTPUT_D5 {
+        local out:4 = 0;
+        rotl32(out, S5i, imm_8_12u);
+        D5 = D5i ^ out;
+    }
+}
+
+with slot: iclass=0b1101  {
+
+    :alu_X5_dup "=and(" XTYPE_SHIFT_LOG_u8 ",asl(" alu_X5 "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23 & alu_X5 & alu_X5i & alu_X5_dup & imm_13 & imm_8_12u & imm_5_7 & imm_4=0 & imm_3 & imm_1_2=0b00 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        alu_X5 = XTYPE_SHIFT_LOG_u8 & (alu_X5i << imm_8_12u);
+    }
+    :alu_X5_dup "=or(" XTYPE_SHIFT_LOG_u8 ",asl(" alu_X5 "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23 & alu_X5 & alu_X5i & alu_X5_dup & imm_13 & imm_8_12u & imm_5_7 & imm_4=0 & imm_3 & imm_1_2=0b01 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        alu_X5 = XTYPE_SHIFT_LOG_u8 | (alu_X5i << imm_8_12u);
+    }
+    :alu_X5_dup "=and(" XTYPE_SHIFT_LOG_u8 ",lsr(" alu_X5 "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23 & alu_X5 & alu_X5i & alu_X5_dup & imm_13 & imm_8_12u & imm_5_7 & imm_4=1 & imm_3 & imm_1_2=0b00 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        alu_X5 = (XTYPE_SHIFT_LOG_u8 & (alu_X5i >> imm_8_12u));
+    }
+    :alu_X5_dup "=or(" XTYPE_SHIFT_LOG_u8 ",lsr(" alu_X5 "," imm_8_12u "))" is imm_24_27=0b1110 & imm_21_23 & alu_X5 & alu_X5i & alu_X5_dup & imm_13 & imm_8_12u & imm_5_7 & imm_4=1 & imm_3 & imm_1_2=0b01 & imm_0=0 & XTYPE_SHIFT_LOG_u8 & OUTPUT_S5 {
+        alu_X5 = (XTYPE_SHIFT_LOG_u8 | (alu_X5i >> imm_8_12u));
+    }
+}
+
+# XTYPE/SHIFT:Shift register by imm with round
+define pcodeop asr_rnd;
+with slot: iclass=0b1000  {
+    :D5_pair "=asr(" S5_pair "," imm_8_13u "):rnd" is imm_21_27=0b0000110 & S5_pair & S5_pairi & imm_8_13u & imm_5_7=0b111 & D5_pair {
+        D5_pair = asr_rnd(S5_pairi, imm_8_13u:1);
+    }
+    :D5 "=asr(" S5 "," imm_8_12u "):rnd" is imm_21_27=0b1100010 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b000 & D5 & OUTPUT_D5 {
+        D5 = asr_rnd(S5i, imm_8_12u:1);
+    }
+}
+
+# XTYPE/SHIFT:Shift r by imm with sat
+define pcodeop asl_sat;
+with slot: iclass=0b1000  {
+    :D5"=asl("S5",imm_8_12u):sat" is imm_21_27=0b1100010 & S5 & S5i & imm_13=0 & imm_8_12u & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = asl_sat(S5i, imm_8_12u:4);
+    }
+}
+
+# XTYPE/SHIFT:Shift by reg
+with slot: iclass=0b1100  {
+    :D5_pair"=asr("S5_pair","T5")" is imm_22_27=0b001110 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = S5_pairi s>> T5i;
+    }
+    :D5_pair"=lsr("S5_pair","T5")" is imm_22_27=0b001110 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair {
+        D5_pair = S5_pairi >> T5i;
+    }
+    :D5_pair"=asl("S5_pair","T5")" is imm_22_27=0b001110 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair {
+        D5_pair = S5_pairi << T5i;
+    }
+    :D5_pair"=lsl("S5_pair","T5")" is imm_22_27=0b001110 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair {
+        D5_pair = S5_pairi << T5i;
+    }
+    :D5"=asr("S5","T5")" is imm_22_27=0b011001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = S5i s>> T5i;
+    }
+    :D5"=lsr("S5","T5")" is imm_22_27=0b011001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = S5i >> T5i;
+    }
+    :D5"=asl("S5","T5")" is imm_22_27=0b011001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = S5i << T5i;
+    }
+    :D5"=lsl("S5","T5")" is imm_22_27=0b011001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = S5i << T5i;
+    }
+
+    :D5"=lsl("s6","T5")" is imm_22_27=0b011010 & imm_21=0 & imm_16_20 & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5u & D5 & OUTPUT_D5 [s6 = imm_5u | (imm_16_20 << 1);] {
+        D5 = s6 << T5i;
+    }
+}
+
+# XTYPE/SHIFT:Shift by reg acc
+with slot: iclass=0b1100  {
+    :D5_pair "-=asr(" S5_pair "," T5 ")" is imm_21_27=0b1011100 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi - (S5_pairi s>> T5i);
+    }
+    :D5_pair "-=lsr(" S5_pair "," T5 ")" is imm_21_27=0b1011100 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi - (S5_pairi >> T5i);
+    }
+    :D5_pair "-=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011100 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi - (S5_pairi << T5i);
+    }
+    :D5_pair "-=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011100 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi - (S5_pairi << T5i);
+    }
+
+    :D5_pair "+=asr(" S5_pair "," T5 ")" is imm_21_27=0b1011110 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + (S5_pairi s>> T5i);
+    }
+    :D5_pair "+=lsr(" S5_pair "," T5 ")" is imm_21_27=0b1011110 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + (S5_pairi >> T5i);
+    }
+    :D5_pair "+=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011110 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + (S5_pairi << T5i);
+    }
+    :D5_pair "+=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011110 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi + (S5_pairi << T5i);
+    }
+
+    :D5 "-=asr(" S5 "," T5 ")" is imm_22_27=0b110010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i - (S5i s>> T5i);
+    }
+    :D5 "-=lsr(" S5 "," T5 ")" is imm_22_27=0b110010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i - (S5i >> T5i);
+    }
+    :D5 "-=asl(" S5 "," T5 ")" is imm_22_27=0b110010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i - (S5i << T5i);
+    }
+    :D5 "-=lsl(" S5 "," T5 ")" is imm_22_27=0b110010 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i - (S5i << T5i);
+    }
+
+    :D5 "+=asr(" S5 "," T5 ")" is imm_22_27=0b110011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i + (S5i s>> T5i);
+    }
+    :D5 "+=lsr(" S5 "," T5 ")" is imm_22_27=0b110011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i + (S5i >> T5i);
+    }
+    :D5 "+=asl(" S5 "," T5 ")" is imm_22_27=0b110011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i + (S5i << T5i);
+    }
+    :D5 "+=lsl(" S5 "," T5 ")" is imm_22_27=0b110011 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i + (S5i << T5i);
+    }
+}
+
+# XTYPE/SHIFT:Shift by reg log
+with slot: iclass=0b1100  {
+    :D5_pair "|=asr(" S5_pair "," T5 ")" is imm_21_27=0b1011000 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi s>> T5i);
+    }
+    :D5_pair "|=lsr(" S5_pair "," T5 ")" is imm_21_27=0b1011000 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi >> T5i);
+    }
+    :D5_pair "|=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011000 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi << T5i);
+    }
+    :D5_pair "|=lsl(" S5_pair "," T5 ")" is imm_21_27=0b1011000 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi | (S5_pairi << T5i);
+    }
+    :D5_pair"&=asr(" S5_pair "," T5 ")" is imm_21_27=0b1011010 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi s>> T5i);
+    }
+    :D5_pair"&=lsr(" S5_pair "," T5 ")" is imm_21_27=0b1011010 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi >> T5i);
+    }
+    :D5_pair"&=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011010 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi << T5i);
+    }
+    :D5_pair"&=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011010 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi & (S5_pairi << T5i);
+    }
+
+    :D5_pair "^=asr(" S5_pair "," T5 ")" is imm_21_27=0b1011011 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi s>> T5i);
+    }
+    :D5_pair "^=lsr(" S5_pair "," T5 ")" is imm_21_27=0b1011011 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi >> T5i);
+    }
+    :D5_pair "^=asl(" S5_pair "," T5 ")" is imm_21_27=0b1011011 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi << T5i);
+    }
+    :D5_pair "^=lsl(" S5_pair "," T5 ")"  is imm_21_27=0b1011011 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair & D5_pairi {
+        D5_pair = D5_pairi ^ (S5_pairi << T5i);
+    }
+
+    :D5"|=asr(" S5 "," T5 ")" is imm_22_27=0b110000 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & D5i & OUTPUT_D5 {
+        D5 = D5i | (S5i s>> T5i);
+    }
+    :D5"|=asl(" S5 "," T5 ")" is imm_22_27=0b110000 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        D5 = D5i | (S5i << T5i);
+    }
+    :D5"|=asl(" S5 "," T5 ")" is imm_22_27=0b110000 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        D5 = D5i | (S5i << T5i);
+    }
+    :D5"|=lsl(" S5 "," T5 ")"  is imm_22_27=0b110000 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        D5 = D5i | (S5i << T5i);
+    }
+
+    :D5"&=asr(" S5 "," T5 ")" is imm_22_27=0b110001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i s>> T5i;
+        D5 = D5i & EA;
+    }
+    :D5"&=lsr(" S5 "," T5 ")" is imm_22_27=0b110001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i >> T5i;
+        D5 = D5i & EA;
+    }
+    :D5"&=asl(" S5 "," T5 ")" is imm_22_27=0b110001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i << T5i;
+        D5 = D5i & EA;
+    }
+    :D5"&=lsl(" S5 "," T5 ")"  is imm_22_27=0b110001 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5 & D5i & OUTPUT_D5  {
+        local EA:4 = S5i << T5i;
+        D5 = D5i & EA;
+    }
+}
+
+# XTYPE/SHIFT:Shift by register with saturation
+define pcodeop asr_sat;
+with slot: iclass=0b1100  {
+    :D5 "=asr(" S5 "," T5 "):sat" is imm_22_27=0b011000 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = asr_sat(S5i, T5i);
+    }
+    :D5 "=asl(" S5 "," T5 "):sat" is imm_22_27=0b011000 & imm_21=0 & S5 & S5i & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5 & OUTPUT_D5 {
+        D5 = asl_sat(S5i, T5i);
+    }
+}
+
+# XTYPE/SHIFT:Vector shift halfwords immediate
+define pcodeop vasrh;
+define pcodeop vlsrh;
+define pcodeop vaslh;
+define pcodeop vlslh;
+
+with slot: iclass=0b1000  {
+    :D5_pair "=vasrh(" S5_pair "," imm_8_11u ")" is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_12_13=0b00 & imm_8_11u & imm_5_7=0b000 & D5_pair {
+        D5_pair = vasrh(S5_pairi, imm_8_11u:1);
+    }
+    :D5_pair "=vlsrh(" S5_pair "," imm_8_11u ")"  is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_12_13=0b00 & imm_8_11u & imm_5_7=0b001 & D5_pair {
+        D5_pair = vlsrh(S5_pairi, imm_8_11u:1);
+    }
+    :D5_pair "=vaslh(" S5_pair "," imm_8_11u ")" is imm_21_27=0b0000100 & S5_pair & S5_pairi & imm_12_13=0b00 & imm_8_11u & imm_5_7=0b010 & D5_pair {
+        D5_pair = vaslh(S5_pairi, imm_8_11u:1);
+    }
+}
+
+# XTYPE/SHIFT:Vector arithmetic shift halfwords with round
+define pcodeop vasrh_raw;
+with slot: iclass=0b1000  {
+    :D5_pair "=vasrh(" S5_pair "," imm_8_11u "):raw" is imm_21_27=0b0000001 & S5_pair & S5_pairi & imm_12_13=0b00 & imm_8_11u & imm_5_7=0b000 & D5_pair {
+        D5_pair = vasrh_raw(S5_pairi, imm_8_11u:1);
+    }
+}
+
+# XTYPE/SHIFT:Vector arithmetic shift halfwords with saturate and pack
+define pcodeop vasrhub_raw;
+define pcodeop vasrhub_sat;
+with slot: iclass=0b1000  {
+    :D5 "=vasrhub(" S5_pair "," imm_8_11u "):raw" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_12_13=0b00 & imm_8_11u & imm_5_7=0b100 & D5 & OUTPUT_D5 {
+        D5 = vasrhub_raw(S5_pairi, imm_8_11u:1);
+    }
+    :D5 "=vasrhub(" S5_pair "," imm_8_11u "):sat" is imm_21_27=0b1000011 & S5_pair & S5_pairi & imm_12_13=0b00 & imm_8_11u & imm_5_7=0b101 & D5 & OUTPUT_D5 {
+        D5 = vasrhub_sat(S5_pairi, imm_8_11u:1);
+    }
+}
+
+# XTYPE/SHIFT:Vector shift halfwords by register
+with slot: iclass=0b1100  {
+    :D5_pair "=vasrh(" S5_pair "," T5 ")" is imm_22_27=0b001101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = vasrh(S5_pairi, T5i);
+    }
+    :D5_pair "=vlsrh(" S5_pair "," T5 ")" is imm_22_27=0b001101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair {
+        D5_pair = vlsrh(S5_pairi, T5i);
+    }
+
+    :D5_pair "=vaslh(" S5_pair "," T5 ")" is imm_22_27=0b001101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair {
+        D5_pair = vaslh(S5_pairi, T5i);
+    }
+    :D5_pair "=vlslh(" S5_pair "," T5 ")" is imm_22_27=0b001101 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair {
+        D5_pair = vlslh(S5_pairi, T5i);
+    }
+}
+
+# XTYPE/SHIFT:Vector shift words immediate
+define pcodeop vasrw;
+define pcodeop vlsrw;
+define pcodeop vaslw;
+with slot: iclass=0b1000  {
+    :D5_pair "=vasrw(" S5_pair "," imm_8_12u ")" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_13=0 & imm_8_12u & imm_5_7=0b000 & D5_pair {
+        D5_pair = vasrw(S5_pairi, imm_8_12u:4);
+    }
+    :D5_pair "=vlsrw(" S5_pair "," imm_8_12u ")" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_13=0 & imm_8_12u & imm_5_7=0b001 & D5_pair {
+        D5_pair = vlsrw(S5_pairi, imm_8_12u:4);
+    }
+    :D5_pair "=vaslw(" S5_pair "," imm_8_12u ")" is imm_21_27=0b0000010 & S5_pair & S5_pairi & imm_13=0 & imm_8_12u & imm_5_7=0b010 & D5_pair {
+        D5_pair = vaslw(S5_pairi, imm_8_12u:4);
+    }
+}
+
+
+# XTYPE/SHIFT:Vector shift words by register
+
+define pcodeop vlslw;
+with slot: iclass=0b1100  {
+    :D5_pair "=vasrw(" S5_pair "," T5 ")" is imm_22_27=0b001100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b00 & imm_5=0 & D5_pair {
+        D5_pair = vasrw(S5_pairi, T5i);
+    }
+    :D5_pair "=vlsrw(" S5_pair "," T5 ")" is imm_22_27=0b001100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b01 & imm_5=0 & D5_pair {
+        D5_pair = vlsrw(S5_pairi, T5i);
+    }
+
+    :D5_pair "=vaslw(" S5_pair "," T5 ")" is imm_22_27=0b001100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b10 & imm_5=0 & D5_pair {
+        D5_pair = vaslw(S5_pairi, T5i);
+    }
+    :D5_pair "=vlslw(" S5_pair "," T5 ")" is imm_22_27=0b001100 & imm_21=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_6_7=0b11 & imm_5=0 & D5_pair {
+        D5_pair = vlslw(S5_pairi, T5i);
+    }
+}
+
+
+# XTYPE/SHIFT:Vector shift words with truncate and pack
+with slot: iclass=0b1000  {
+    :D5 "=vasrw(" S5_pair "," imm_8_12u ")" is imm_21_27=0b1000110 & S5_pair & S5_pairi & imm_13=0 & imm_8_12u & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = vasrw(S5_pairi, imm_8_12u:1);
+    }
+}
+with slot: iclass=0b1100  {
+     :D5 "=vasrw(" S5_pair "," T5 ")" is imm_24_27=0b0101 & imm_21_23=0 & S5_pair & S5_pairi & imm_13=0 & T5 & T5i & imm_5_7=0b010 & D5 & OUTPUT_D5 {
+        D5 = vasrw(S5_pairi, T5i);
+    }
+}
diff --git a/Ghidra/Processors/Hexagon/data/patterns/hexagon_patterns.xml b/Ghidra/Processors/Hexagon/data/patterns/hexagon_patterns.xml
new file mode 100644
index 0000000000..3caede418a
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/patterns/hexagon_patterns.xml
@@ -0,0 +1,17 @@
+<patternlist>
+	<!-- NOTE: These are matching on raw bytes, not on 32bit LE instructions, so the bytes are endian-swapped here -->
+	<pattern>
+
+
+		<!-- CALL XXX -->
+		<!-- allocframe(Rx,imm):raw -->
+
+		<!-- Unswapped: 0101101........................0    10100000100.......000...........-->
+		<data>.......0................0101101...........000...100.....10100000</data>
+
+		<align mark="0" bits="1"/>
+		<codeboundary/>
+		<possiblefuncstart/>
+	</pattern>
+
+</patternlist>
\ No newline at end of file
diff --git a/Ghidra/Processors/Hexagon/data/patterns/patternconstraints.xml b/Ghidra/Processors/Hexagon/data/patterns/patternconstraints.xml
new file mode 100644
index 0000000000..11bcced033
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/data/patterns/patternconstraints.xml
@@ -0,0 +1,5 @@
+<patternconstraints>
+    <language id="QDSP6:LE:32:*">
+        <patternfile>hexagon_patterns.xml</patternfile>
+    </language>
+</patternconstraints>
\ No newline at end of file
diff --git a/Ghidra/Processors/Hexagon/ghidra_scripts/DebugDumpImmExt.java b/Ghidra/Processors/Hexagon/ghidra_scripts/DebugDumpImmExt.java
new file mode 100644
index 0000000000..f2f621a6f0
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/ghidra_scripts/DebugDumpImmExt.java
@@ -0,0 +1,136 @@
+/* ###
+ * IP: GHIDRA
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *      http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+// Attempt to parse single instruction from memory bytes at current location.
+// Parse trace output written to Tool Console.
+// @category sleigh
+import ghidra.app.plugin.processors.sleigh.SleighDebugLogger;
+import ghidra.app.plugin.processors.sleigh.SleighDebugLogger.SleighDebugMode;
+import ghidra.app.script.GhidraScript;
+import ghidra.util.StringUtilities;
+import ghidra.program.model.address.AddressIterator;
+import ghidra.program.model.address.AddressSetView;
+import ghidra.program.model.address.Address;
+import java.util.List;
+import java.util.HashMap;
+import java.util.Map;
+
+
+public class DebugDumpImmExt extends GhidraScript {
+
+	@Override
+	public void run() throws Exception {
+
+
+		if (currentProgram == null || currentAddress == null) {
+								println("CA | CP = nul");
+			return;
+		}
+
+		Map<String, Long> stats = new HashMap<>();
+		Map<String, String> stats2 = new HashMap<>();
+
+		AddressSetView set = currentSelection;
+		if (set == null || set.isEmpty()) {
+								println("Use whole program");
+			set = currentProgram.getMemory().getExecuteSet();
+		} else {
+								println("Use selection");
+}
+
+		AddressIterator ai = set.getAddresses(true);
+//int ii = 0;
+		while(ai.hasNext()) {
+								//System.out.println(ai);
+
+			try {
+				Address a = ai.next();
+				if(a.getOffset() % 4 != 0) continue;
+				SleighDebugLogger logger = new SleighDebugLogger(currentProgram, a, SleighDebugMode.VERBOSE);
+
+				if (!logger.parseFailed()) {
+
+
+					List<String> s = logger.getConstructorLineNumbers();
+					boolean marker = false;
+					boolean marker1 = false;
+					boolean marker2 = false;
+					int marker2start = 0;
+
+
+					for (int i = 0; i < s.size(); i++) {
+						if(!marker && s.get(i).contains("missing_marker0")) {
+							marker = true;
+						}
+						if(marker && s.get(i).contains("missing_marker1")) {
+							marker1 = true;
+							break;
+						}
+					}
+					if(marker) {
+						for (int i = 0; i < s.size(); i++) {
+							if(s.get(i).contains("immext_marker")) {
+								marker2 = true;
+								continue;
+							}
+							if(marker2 && s.get(i).contains("slot(")) {
+								Long l = stats.getOrDefault(s.get(i), new Long(0));
+								stats.put(s.get(i), l + 1);
+								stats2.put(s.get(i), a.toString());
+								marker2start = i;
+
+								//println(s.get(i));
+								break;
+							}
+						}
+					}
+					if(marker1) {
+						marker2 = false;
+						for (int i = marker2start; i < s.size(); i++) {
+							if(s.get(i).contains("immext_marker")) {
+								marker2 = true;
+								continue;
+							}
+							if(marker2 && s.get(i).contains("slot(")) {
+								Long l = stats.getOrDefault(s.get(i), new Long(0));
+								stats.put(s.get(i), l + 1);
+								stats2.put(s.get(i), a.toString());
+								marker2start = i;
+
+								//println(s.get(i));
+								break;
+							}
+						}
+					}
+				}
+
+
+//				println(logger.toString());
+				//if(ii > 30000 && false) {
+				//	break;
+				//}
+				//ii += 1;
+			} catch (Exception e) {
+				println(e.getMessage());
+			}
+		}
+
+		for(String i : stats.keySet()) {
+			println(i + " : " + stats.get(i) + " - " + stats2.get(i));
+		}
+
+	}
+
+}
diff --git a/Ghidra/Processors/Hexagon/ghidra_scripts/dlpager_emu.py b/Ghidra/Processors/Hexagon/ghidra_scripts/dlpager_emu.py
new file mode 100644
index 0000000000..54cbe1b1f2
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/ghidra_scripts/dlpager_emu.py
@@ -0,0 +1,126 @@
+# A script for decompressing memory regions compressed with delta compression via dlpager
+# You might have to adjust out and input buffer addresses
+# See: https://github.com/mzakocs/qualcomm_baseband_scripts/blob/main/dlpage_extractor_pixel_5.c
+# See: https://research.checkpoint.com/2021/security-probe-of-qualcomm-msm/
+
+from ghidra.app.emulator import EmulatorHelper
+from ghidra.program.model.symbol import SymbolUtilities
+from ghidra.pcode.emulate import BreakCallBack
+import struct
+
+def getAddress(offset):
+    return currentProgram.getAddressFactory().getDefaultAddressSpace().getAddress(offset)
+
+def init_emu(emuHelper):
+    """
+    Zero out register state in emulator so you don't get uninit value errors
+    :param emuHelper:
+    :return:
+    """
+    # Initialize state
+    for reg in range(29):
+        emuHelper.writeRegister("r"+str(reg), 0)
+    for reg in range(4):
+        emuHelper.writeRegister("p" + str(reg), 0)
+    emuHelper.writeRegister("FP", 0)
+    emuHelper.writeRegister("USR", 0)
+
+class DCacheZeroAddrCallback(BreakCallBack):
+    def __init__(self):
+        pass
+
+    def pcodeCallback(self, _state):
+        #print("dcache_zero_addr()")
+        return True
+
+
+# Pixel 2, June 2020
+#OUT_BUF = 0xd11ca000
+#IN_BUF = 0xC6710000
+#DECOMPRESS_FUNCTION = 0xc0bac7bc
+
+# Pixel 5, March 2023
+# OUT_BUF = 0xD0379000
+# IN_BUF = 0xCF710000
+# DECOMPRESS_FUNCTION = 0xc05ebbd0
+
+# OnePlus 6, OnePlus6Oxygen_22.J.62_OTA_0620_all_2111252336_14afec75dd6fa
+OUT_BUF = 0xD05ed000
+IN_BUF = 0xc69ea000
+DECOMPRESS_FUNCTION = 0xd921ba30
+
+# OnePlus 7 Pro, GM1913_11.H.40_4400_202303231743
+#OUT_BUF = 0xD04F9000
+#IN_BUF = 0xc8e30000
+#DECOMPRESS_FUNCTION = 0xc0ce715c
+
+END_OF_FUNCTION_MAGIC = 0xDEADBEEF
+
+def main():
+    emuHelper = EmulatorHelper(currentProgram)
+    emuHelper.registerCallOtherCallback("dcache_zero_addr", DCacheZeroAddrCallback())
+
+    init_emu(emuHelper)
+
+    index = IN_BUF + 4
+    out_buf_size = 0
+    (number_of_blocks, ) = struct.unpack("<H", emuHelper.readMemory(getAddress(IN_BUF), 2))
+
+    current_block = 0
+    while current_block < number_of_blocks:
+        print(current_block, "/", number_of_blocks)
+        block_ptr_addr = index + current_block * 4
+        (block_ptr,) = struct.unpack("<I", emuHelper.readMemory(getAddress(block_ptr_addr), 4))
+
+        out_size = 0x1000
+
+        emuHelper.writeRegister("r0", block_ptr)
+        emuHelper.writeRegister("r1", OUT_BUF + out_buf_size)
+        emuHelper.writeRegister("r2", out_size)
+        emuHelper.writeRegister("LR", END_OF_FUNCTION_MAGIC)
+
+        emuHelper.writeRegister(emuHelper.getPCRegister(), DECOMPRESS_FUNCTION)
+
+        run_emu(emuHelper)
+
+        current_block += 1
+        out_buf_size += out_size
+
+    decompressed_data = emuHelper.readMemory(getAddress(OUT_BUF), out_buf_size)
+    setBytes(getAddress(OUT_BUF), decompressed_data)
+
+
+    emuHelper.dispose()
+
+def run_emu(emu, fast=True):
+    while monitor.isCancelled() is False:
+
+        # Are we done?
+        executionAddress = emu.getExecutionAddress()
+        if executionAddress.getOffset() == END_OF_FUNCTION_MAGIC:
+            return
+
+        if not fast:
+            # Dump current state
+            print("Address: 0x{} ({})".format(executionAddress, getInstructionAt(executionAddress)))
+
+            regs = ["r0", "r1", "r2", "r3", "r4"]
+            for reg in regs:
+                reg_value = emu.readRegister(reg)
+                print("  {} = {:#018x}".format(reg, reg_value))
+
+        if not fast:
+            success = emu.step(monitor)
+            if not success:
+                printerr("Emulation Error: '{}'".format(emu.getLastError()))
+                return
+        else:
+            emu.run(monitor)
+            executionAddress = emu.getExecutionAddress()
+            if executionAddress.getOffset() == END_OF_FUNCTION_MAGIC:
+                return
+            else:
+                printerr("Emulation Error: '{}'".format(emu.getLastError()))
+
+
+main()
diff --git a/Ghidra/Processors/Hexagon/ghidra_scripts/q6zip_emu.py b/Ghidra/Processors/Hexagon/ghidra_scripts/q6zip_emu.py
new file mode 100644
index 0000000000..a13340cec9
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/ghidra_scripts/q6zip_emu.py
@@ -0,0 +1,200 @@
+# A script for decompressing memory regions compressed with q6zip compression
+# You might have to adjust out and input buffer addresses as well as sizes
+# See: https://github.com/mzakocs/qualcomm_baseband_scripts/blob/main/dlpage_extractor_pixel_5.c
+# See: https://research.checkpoint.com/2021/security-probe-of-qualcomm-msm/
+
+from ghidra.app.emulator import EmulatorHelper
+from ghidra.program.model.symbol import SymbolUtilities
+from ghidra.pcode.emulate import BreakCallBack
+from ghidra.pcode.memstate import MemoryFaultHandler
+import struct
+
+def getAddress(offset):
+    return currentProgram.getAddressFactory().getDefaultAddressSpace().getAddress(offset)
+
+def init_emu(emuHelper):
+    """
+    Zero out register state in emulator so you don't get uninit value errors
+    :param emuHelper:
+    :return:
+    """
+    # Initialize state
+    for reg in range(29):
+        emuHelper.writeRegister("r"+str(reg), 0)
+    for reg in range(4):
+        emuHelper.writeRegister("p" + str(reg), 0)
+    emuHelper.writeRegister("FP", 0)
+    emuHelper.writeRegister("USR", 0)
+
+class DCacheZeroAddrCallback(BreakCallBack):
+    def __init__(self):
+        pass
+
+    def pcodeCallback(self, _state):
+        #print("dcache_zero_addr()")
+        return True
+
+class L2FetchCallback(BreakCallBack):
+    def __init__(self):
+        pass
+
+    def pcodeCallback(self, _state):
+        #print("l2fetch()")
+        return True
+
+
+class DCacheFetchCallback(BreakCallBack):
+    def __init__(self):
+        pass
+
+    def pcodeCallback(self, _state):
+        #print("dcache_fetch()")
+        return True
+
+class IsyncCallback(BreakCallBack):
+    def __init__(self):
+        pass
+
+    def pcodeCallback(self, _state):
+        return True
+
+class HaltMemoryFaultHandler(MemoryFaultHandler):
+    def uninitializedRead(self, a, s, b, bo):
+        print("Uninit read(", a, s, ")")
+        # exit()
+
+    def unknownAddress(self, a, w):
+        print("Unk addr")
+        exit()
+
+
+# Pixel 2, June 2020
+# OUT_BUF = 0xD0000000
+# IN_BUF = 0xC5C70000
+# IN_BUF_END = 0xc6702e08
+# DECOMPRESS_FUNCTION = 0xc0bac220
+
+# Pixel 5, March 2023
+# this might actually be clade
+# OUT_BUF = 0xD0000000
+# IN_BUF = 0xCF600000
+# IN_BUF_END = 0xCF70F3C9
+# DECOMPRESS_FUNCTION = 0xc05eb420
+
+# OnePlus 6, OnePlus6Oxygen_22.J.62_OTA_0620_all_2111252336_14afec75dd6fa
+#OUT_BUF = 0xD0000000
+#DECOMPRESS_FUNCTION = 0xd921b270
+# NO INPUT BUFFER, not actually used
+
+# OnePlus 7 Pro, GM1913_11.H.40_4400_202303231743
+#OUT_BUF = 0xD0000000
+#IN_BUF = 0xc8e30000
+#IN_BUF_END = 0xc8e3f610
+#DECOMPRESS_FUNCTION = 0xc0ce6980
+
+END_OF_FUNCTION_MAGIC = 0xDEADBEEF
+
+def main():
+    global IN_BUF_END
+
+    emuHelper = EmulatorHelper(currentProgram)
+    emuHelper.registerCallOtherCallback("dcache_zero_addr", DCacheZeroAddrCallback())
+    emuHelper.registerCallOtherCallback("l2fetch", L2FetchCallback())
+    emuHelper.registerCallOtherCallback("dcache_fetch", DCacheFetchCallback())
+    emuHelper.registerCallOtherCallback("isync", IsyncCallback())
+    emuHelper.setMemoryFaultHandler(HaltMemoryFaultHandler())
+
+    out_size_addr = 0xF0000000
+    STACK_START = 0xF8000000
+
+    IN_BUF_END += (4 - (IN_BUF_END % 4)) # word align
+
+
+    dictionary = IN_BUF + 4
+    index = dictionary + 0x5000
+    out_buf_size = 0
+    (number_of_blocks, ) = struct.unpack("<H", emuHelper.readMemory(getAddress(IN_BUF), 2))
+
+    print("Decompressing", number_of_blocks, "blocks")
+    current_block = 0
+    while current_block < number_of_blocks:
+        print(current_block, "/",number_of_blocks)
+        block_ptr_addr = index + current_block * 4
+        (block_ptr,) = struct.unpack("<I", emuHelper.readMemory(getAddress(block_ptr_addr), 4))
+
+        block_size = IN_BUF_END - block_ptr
+        if current_block + 1 < number_of_blocks:
+            block_size_addr = index + (current_block + 1) * 4
+            (tmp,) = struct.unpack("<I", emuHelper.readMemory(getAddress(block_size_addr), 4))
+            block_size = tmp - block_ptr
+
+        init_emu(emuHelper)
+
+        # Emulation state
+
+        emuHelper.writeMemory(getAddress(out_size_addr), [0, 0, 0, 0])
+
+        emuHelper.writeRegister("r0", OUT_BUF + out_buf_size)
+        emuHelper.writeRegister("r1", out_size_addr)
+        emuHelper.writeRegister("r2", block_ptr)
+        emuHelper.writeRegister("r3", block_size)
+        emuHelper.writeRegister("r4", dictionary)
+        emuHelper.writeRegister("LR", END_OF_FUNCTION_MAGIC)
+        emuHelper.writeRegister("SP", STACK_START)
+
+        emuHelper.writeRegister(emuHelper.getPCRegister(), DECOMPRESS_FUNCTION)
+
+        run_emu(emuHelper, fast=True)
+
+        (out_size,) = struct.unpack("<I", emuHelper.readMemory(getAddress(out_size_addr), 4))
+
+        current_block += 1
+        out_buf_size += out_size
+
+
+    decompressed_data = emuHelper.readMemory(getAddress(OUT_BUF), out_buf_size)
+    setBytes(getAddress(OUT_BUF), decompressed_data)
+
+
+    emuHelper.dispose()
+
+def run_emu(emu, fast=True):
+    while monitor.isCancelled() is False:
+
+        if not fast:
+            # Are we done?
+            executionAddress = emu.getExecutionAddress()
+            if executionAddress.getOffset() == END_OF_FUNCTION_MAGIC:
+                return
+
+            # Dump current state
+            inst = getInstructionAt(executionAddress)
+            print("Address: 0x{} ({})".format(executionAddress, inst))
+            # If the instruction isn't disassembled in ghidra then it might have unresolved dotnew
+            if "None" == str(inst):
+                exit()
+            for reg in ["r0", "r1", "r2", "r3", "r4", "r5"]:
+                reg_value = emu.readRegister(reg)
+                print("  {} = {:#018x}".format(reg, reg_value))
+
+        # Keep going
+        if not fast:
+            success = emu.step(monitor)
+            if not success:
+                printerr("Emulation Error: '{}'".format(emu.getLastError()))
+                return
+        else:
+            try:
+                emu.run(monitor)
+            except:
+                pass
+            executionAddress = emu.getExecutionAddress()
+            if executionAddress.getOffset() == END_OF_FUNCTION_MAGIC:
+                return
+            else:
+                printerr("Emulation Error: '{}'".format(emu.getLastError()))
+
+
+
+
+main()
diff --git a/Ghidra/Processors/Hexagon/ghidra_scripts/test.py b/Ghidra/Processors/Hexagon/ghidra_scripts/test.py
new file mode 100644
index 0000000000..cf94a4079e
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/ghidra_scripts/test.py
@@ -0,0 +1,45 @@
+from ghidra.program.disassemble import Disassembler
+from ghidra.app.util import PseudoDisassembler
+
+for sel in currentSelection:
+    for addr in sel:
+        ins = getInstructionAt(addr)
+        if ins is not None:
+            ic = ins.instructionContext
+            print(ic)
+            print(ic.inputObjects)
+            if ic is not None:
+                pc = ic.processorContext
+                print(pc)
+
+                #print(pc.registers)
+
+                hasext0 = pc.getRegister("hasext0")
+                print(hasext0)
+                hasext0 = pc.getValue(hasext0, False)
+                print(hasext0)
+
+                hasext0 = pc.getRegister("testctx")
+                print(hasext0)
+                hasext0 = pc.hasValue(hasext0)
+                print(hasext0)
+
+                dis = PseudoDisassembler(currentProgram)
+                pi = dis.disassemble(addr)
+                ic = pi.instructionContext
+                print(ic.inputObjects)
+                pc = ic.processorContext
+                print(pc)
+
+                hasext0 = pc.baseContextRegister
+                print(hasext0)
+                hasext0 = pc.hasValue(hasext0)
+                print(hasext0)
+
+                #print(pc.registers)
+
+
+
+                #dis = Disassembler(currentProgram, None, None)
+                #dis.disassemble(addr, None)
+                #print(dis.disassemblerContext)
diff --git a/Ghidra/Processors/Hexagon/src/main/java/hexagon/HexagonAnalyzer.java b/Ghidra/Processors/Hexagon/src/main/java/hexagon/HexagonAnalyzer.java
new file mode 100644
index 0000000000..8f0a0549bd
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/src/main/java/hexagon/HexagonAnalyzer.java
@@ -0,0 +1,202 @@
+/* ###
+ * IP: GHIDRA
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ *      http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+package hexagon;
+
+import java.math.BigInteger;
+import java.util.ArrayList;
+import java.util.List;
+import java.util.regex.Matcher;
+import java.util.regex.Pattern;
+
+import ghidra.app.plugin.core.analysis.AutoAnalysisManager;
+import ghidra.app.services.AbstractAnalyzer;
+import ghidra.app.services.AnalyzerType;
+import ghidra.app.util.importer.MessageLog;
+import ghidra.framework.options.Options;
+import ghidra.program.disassemble.Disassembler;
+import ghidra.program.model.address.Address;
+import ghidra.program.model.address.AddressIterator;
+import ghidra.program.model.address.AddressSet;
+import ghidra.program.model.address.AddressSetView;
+import ghidra.program.model.lang.Processor;
+import ghidra.program.model.lang.Register;
+import ghidra.program.model.listing.ContextChangeException;
+import ghidra.program.model.listing.Instruction;
+import ghidra.program.model.listing.Listing;
+import ghidra.program.model.listing.Program;
+import ghidra.program.model.listing.ProgramContext;
+import ghidra.util.exception.CancelledException;
+import ghidra.util.task.TaskMonitor;
+
+/**
+ * Provide class-level documentation that describes what this analyzer does.
+ */
+public class HexagonAnalyzer extends AbstractAnalyzer {
+
+	private Register or1;
+	private Register or2;
+	private Register or3;
+	private Register analysed;
+
+	private Register[] regs_set = { or1, or2, or3 };
+
+	public HexagonAnalyzer() {
+		super("Hexagon dotnew Analyzer (DEPRECATED)",
+				"Sets the output register context required for dotnew (NV/J + NV/ST) instructions",
+				AnalyzerType.INSTRUCTION_ANALYZER);
+	}
+
+	@Override
+	public boolean getDefaultEnablement(Program program) {
+		// Return true if analyzer should be enabled by default
+		return false;
+	}
+
+	@Override
+	public boolean canAnalyze(Program program) {
+		boolean isHexagon = program.getLanguage().getProcessor()
+				.equals(Processor.findOrPossiblyCreateProcessor("Hexagon QDSP6"));
+
+		if (!isHexagon) {
+			return false;
+		}
+
+		or1 = program.getProgramContext().getRegister("or1test");
+		or2 = program.getProgramContext().getRegister("or2test");
+		or3 = program.getProgramContext().getRegister("or3test");
+		analysed = program.getProgramContext().getRegister("analysed");
+
+		regs_set[0] = or1;
+		regs_set[1] = or2;
+		regs_set[2] = or3;
+
+		return true;
+	}
+
+	@Override
+	public void registerOptions(Options options, Program program) {
+		// If this analyzer has custom options, register them here
+	}
+
+	@Override
+	public boolean added(Program program, AddressSetView set, TaskMonitor monitor, MessageLog log)
+			throws CancelledException {
+
+		final long locationCount = set.getNumAddresses();
+		monitor.initialize(locationCount);
+
+		AddressIterator addresses = set.getAddresses(true);
+
+		long count = 0;
+
+		Listing list = program.getListing();
+		ProgramContext pc = program.getProgramContext();
+		Disassembler dis = Disassembler.getDisassembler(program, monitor, null);
+
+		// rX | rXX | LR | FP | SP
+		// ((\Dr\d{1,2})|LR|FP|SP)\s*=
+		Pattern regs = Pattern.compile("((\\Dr\\d{1,2})|LR|FP|SP)\\s*=");
+		List<Integer> outvals = new ArrayList<>();
+
+		while (addresses.hasNext()) {
+			monitor.checkCancelled();
+
+			Address addr = addresses.next();
+
+			BigInteger analysed_ctx_val = pc.getValue(analysed, addr, false);
+			if (analysed_ctx_val != null) {
+				if (analysed_ctx_val.intValue() != 0) {
+					continue;
+				}
+			}
+
+			monitor.setProgress(count);
+			count += 1;
+
+			Instruction inst = list.getInstructionAt(addr);
+			if (inst == null) {
+				continue;
+			}
+
+			String ins = inst.toString();
+
+			Matcher m = regs.matcher(ins);
+//			log.appendMsg(ins);
+			System.out.println(ins);
+			int idx = 0;
+			outvals.clear();
+			while (m.find()) {
+				String g = m.group();
+//				log.appendMsg(g);
+				System.out.println(g);
+				g = g.replaceAll("=", "");
+				g = g.strip();
+
+				if (g.startsWith("r")) {
+					String num = g.substring(1);
+//					log.appendMsg(""+num);
+//					System.out.println(""+num);
+					int val = Integer.parseInt(num);
+					val *= 4;
+					// log.appendMsg(""+val);
+					System.out.println("" + val);
+
+					outvals.add(val);
+					idx += 1;
+				} else if (g.startsWith("FP")) {
+					outvals.add(29 * 4);
+					idx += 1;
+				} else if (g.startsWith("SP")) {
+					outvals.add(30 * 4);
+					idx += 1;
+				} else if (g.startsWith("LR")) {
+					outvals.add(31 * 4);
+					idx += 1;
+				}
+
+			}
+
+			list.clearCodeUnits(addr, addr.add(inst.getParsedLength()), true);
+
+			try {
+				pc.setValue(analysed, addr, addr.add(inst.getParsedLength()), new BigInteger("1"));
+			} catch (ContextChangeException e) {
+				e.printStackTrace();
+			}
+
+			for (int idx2 = 0; idx2 < idx; idx2++) {
+				if (idx2 < 3) {
+					int val = outvals.get(idx2);
+					try {
+						pc.setValue(regs_set[idx2], addr, addr.add(inst.getParsedLength()), new BigInteger("" + val));
+					} catch (ContextChangeException e) {
+						// TODO Auto-generated catch block
+						e.printStackTrace();
+					}
+				}
+			}
+
+			AddressSet disassembled = dis.disassemble(addr, null, false);
+			if (!disassembled.contains(addr)) {
+				return false;
+			}
+
+			AutoAnalysisManager.getAnalysisManager(program).codeDefined(disassembled);
+		}
+
+		return true;
+	}
+}
diff --git a/Ghidra/Processors/Hexagon/test_files/.gitignore b/Ghidra/Processors/Hexagon/test_files/.gitignore
new file mode 100644
index 0000000000..17fbe893d2
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/.gitignore
@@ -0,0 +1,2 @@
+*.o
+*.out
diff --git a/Ghidra/Processors/Hexagon/test_files/Makefile b/Ghidra/Processors/Hexagon/test_files/Makefile
new file mode 100644
index 0000000000..13ee4a09f9
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/Makefile
@@ -0,0 +1,5 @@
+all:
+	clang -Wall -target hexagon -c test.c -o test.o -O0
+	clang -Wall -target hexagon -c test.c -o test_o1.o -O1
+	clang -Wall -target hexagon -c test.c -o test_o2.o -O2
+	clang -Wall -target hexagon -c test.c -o test_o3.o -O3
diff --git a/Ghidra/Processors/Hexagon/test_files/hello_world_static/.gitignore b/Ghidra/Processors/Hexagon/test_files/hello_world_static/.gitignore
new file mode 100644
index 0000000000..739a83e7dc
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/hello_world_static/.gitignore
@@ -0,0 +1,3 @@
+*.o
+*.elf
+*.out
diff --git a/Ghidra/Processors/Hexagon/test_files/hello_world_static/Makefile b/Ghidra/Processors/Hexagon/test_files/hello_world_static/Makefile
new file mode 100644
index 0000000000..a17861dac9
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/hello_world_static/Makefile
@@ -0,0 +1,6 @@
+all:
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test.o
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o1.o -O1
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o2.o -O2
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o3.o -O3
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o3.elf -static -O3
diff --git a/Ghidra/Processors/Hexagon/test_files/hello_world_static/test.c b/Ghidra/Processors/Hexagon/test_files/hello_world_static/test.c
new file mode 100644
index 0000000000..2811802dab
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/hello_world_static/test.c
@@ -0,0 +1,18 @@
+
+extern void __putc(char c);
+
+void putc(char c) {
+   __putc(c);
+}
+
+void puts(const char* foo) {
+    int i = 0;
+    while(foo[i] != 0) {
+        putc(foo[i++]);
+    }
+}
+
+int main() {
+    puts("Hello, World\n");
+    return 0;
+}
diff --git a/Ghidra/Processors/Hexagon/test_files/random/.gitignore b/Ghidra/Processors/Hexagon/test_files/random/.gitignore
new file mode 100644
index 0000000000..739a83e7dc
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/random/.gitignore
@@ -0,0 +1,3 @@
+*.o
+*.elf
+*.out
diff --git a/Ghidra/Processors/Hexagon/test_files/random/Makefile b/Ghidra/Processors/Hexagon/test_files/random/Makefile
new file mode 100644
index 0000000000..7ebf879f7d
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/random/Makefile
@@ -0,0 +1,6 @@
+all:
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test.o
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o1.o -O1
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o2.o -O2
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o3.o -O3
+	~/Qualcomm/Hexagon_SDK/3.3.3/tools/HEXAGON_Tools/8.1.05/Tools/bin/hexagon-clang -Wall -target hexagon -g -c test.c -o test_o3.elf -O0
diff --git a/Ghidra/Processors/Hexagon/test_files/random/test.c b/Ghidra/Processors/Hexagon/test_files/random/test.c
new file mode 100644
index 0000000000..a688d0a203
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/random/test.c
@@ -0,0 +1,53 @@
+
+int is_odd2(int n) {
+    return n % 2 == 1;
+}
+
+int is_odd(int n) {
+    if (n == 1) {
+        return 1;
+    }
+    if (n == 0) {
+        return 0;
+    }
+    return is_odd(n - 2);
+}
+
+int is_prime(int n) {
+    for (int i = 2; i < n; i++) {
+        if (n%i == 0) {
+            return 0;
+        }
+    }
+    return 1;
+}
+
+int collatz_recur(int n) {
+    int stopping_time = 1;
+    if (n == 1) {
+        return stopping_time;
+    } if (n % 2 == 1) {
+        stopping_time += collatz_recur(3*n + 1);
+    } else {
+        stopping_time += collatz_recur(n / 2);
+    }
+    return stopping_time;
+}
+
+int collatz_iter(int n) {
+    int stopping_time = 0;
+    while (n > 1) {
+        if (n % 2 == 1) {
+            n = 3*n + 1;
+        } else {
+            n = n / 2;
+        }
+        stopping_time++;
+    }
+    return stopping_time;
+}
+
+int main() {
+    puts("Hello, World\n");
+    return 0;
+}
diff --git a/Ghidra/Processors/Hexagon/test_files/test.c b/Ghidra/Processors/Hexagon/test_files/test.c
new file mode 100644
index 0000000000..f63663c19d
--- /dev/null
+++ b/Ghidra/Processors/Hexagon/test_files/test.c
@@ -0,0 +1,73 @@
+//#include <stdlib.h>
+
+extern int rand();
+volatile int nope = 0;
+int foo() {
+    int i = 0;
+    while(nope) {
+        i += 1;
+    }
+    return i;
+}
+
+int test_s3_new() {
+   //asm("{ if(cmp.eq(r4.NEW, r4)) jump:nt foo; r4 = #10; r5=r4; } ");
+
+   //asm("{ if(cmp.eq(r0.NEW, #0)) jump:nt foo; r0 = #10; } ");
+   //asm("{ if(cmp.eq(r28.NEW, #0)) jump:nt foo; r28 = #10; } ");
+   //asm("{ if(cmp.eq(r28.NEW, #0)) jump:nt foo; r0=#10; r28 = #10; } ");
+   //asm("{ if(cmp.eq(r28.NEW, #0)) jump:nt foo; r1=#20; r0=#10; r28 = #10; } ");
+   //asm("{ if(cmp.eq(r28.NEW, #0x1)) jump:nt foo; r1=#20; r0=#10; r28 = #10; } ");
+   //asm("{ if(cmp.eq(r28.NEW, #1)) jump:nt foo; r1=#20; r28 = #10; } ");
+   //asm("{ if(cmp.eq(r28.NEW, #1)) jump:nt foo; r28 = #10; } ");
+   //asm("{ r17:16 = combine(r0, r1); memd(SP+#-0x10) = r17:16; allocframe(#0x10); } ");
+
+  // asm("{ P0 = bitsclr(r9, #0x3); if(!P0.new) r2=#0x100 ; } ");
+   /*asm("{ if(cmp.eq(r1.NEW, #0)) jump:nt foo; r1 = #10; } ");
+   asm("{ if(cmp.eq(r2.NEW, #0)) jump:nt foo; r2 = #10; } ");
+   asm("{ if(cmp.eq(r3.NEW, #0)) jump:nt foo; r3 = #10; } ");
+   asm("{ if(cmp.eq(r4.NEW, #0)) jump:nt foo; r4 = #10; } ");
+   asm("{ if(cmp.eq(r5.NEW, #0)) jump:nt foo; r5 = #10; } ");*/
+   asm("{ rte; } ");
+   asm(".byte 0xa0\n"
+       ".byte 0x42\n"
+       ".byte 0x04\n"
+       ".byte 0x75\n"
+
+       ".byte 0x03\n"
+       ".byte 0x42\n"
+       ".byte 0x03\n"
+       ".byte 0xf3\n"
+
+       ".byte 0xdc\n"
+       ".byte 0x7a\n"
+       ".byte 0x02\n"
+       ".byte 0x0f\n"
+
+       ".byte 0xc0\n"
+       ".byte 0xe3\n"
+       ".byte 0x81\n"
+       ".byte 0xaf\n"
+       );
+   return 0;
+}
+
+int test_decomp() {
+	int x = rand() * 100000;
+	int y = 0;
+	while(x != 1) {
+		y += 1;
+		if(x % 2 == 0) {
+			x >>= 1;
+		} else {
+			x = (x * 3) + 1;
+		}
+	}
+	return y;
+}
+
+int main() {
+	test_s3_new();
+
+	test_decomp();
+}
-- 
2.45.1

