// Last commit: $Id: FineDelayHistosUsingDb.cc,v 1.2 2007/12/11 17:11:12 delaer Exp $

#include "DQM/SiStripCommissioningDbClients/interface/FineDelayHistosUsingDb.h"
#include "DataFormats/SiStripCommon/interface/SiStripConstants.h"
#include "DataFormats/SiStripCommon/interface/SiStripFecKey.h"
#include "DataFormats/SiStripCommon/interface/SiStripFedKey.h"
#include <iostream>

using namespace sistrip;

// -----------------------------------------------------------------------------
/** */
FineDelayHistosUsingDb::FineDelayHistosUsingDb( MonitorUserInterface* mui,
						const DbParams& params )
  : FineDelayHistograms( mui ),
    CommissioningHistosUsingDb( params )
{
  LogTrace(mlDqmClient_) 
    << "[FineDelayHistosUsingDb::" << __func__ << "]"
    << " Constructing object...";
}

// -----------------------------------------------------------------------------
/** */
FineDelayHistosUsingDb::FineDelayHistosUsingDb( MonitorUserInterface* mui,
						SiStripConfigDb* const db ) 
  : FineDelayHistograms( mui ),
    CommissioningHistosUsingDb( db )
{
  LogTrace(mlDqmClient_) 
    << "[FineDelayHistosUsingDb::" << __func__ << "]"
    << " Constructing object...";
}

// -----------------------------------------------------------------------------
/** */
FineDelayHistosUsingDb::FineDelayHistosUsingDb( DaqMonitorBEInterface* bei,
						SiStripConfigDb* const db ) 
  : FineDelayHistograms( bei ),
    CommissioningHistosUsingDb( db )
{
  LogTrace(mlDqmClient_) 
    << "[FineDelayHistosUsingDb::" << __func__ << "]"
    << " Constructing object...";
}

// -----------------------------------------------------------------------------
/** */
FineDelayHistosUsingDb::~FineDelayHistosUsingDb() {
  LogTrace(mlDqmClient_) 
    << "[FineDelayHistosUsingDb::" << __func__ << "]"
    << " Destructing object...";
}

// -----------------------------------------------------------------------------
/** */
void FineDelayHistosUsingDb::uploadConfigurations() {
  
  if ( !db() ) {
    edm::LogWarning(mlDqmClient_) 
      << "[FineDelayHistosUsingDb::" << __func__ << "]"
      << " NULL pointer to SiStripConfigDb interface!"
      << " Aborting upload...";
    return;
  }
  
    // Retrieve and update PLL device descriptions
    const SiStripConfigDb::DeviceDescriptions& devices = db()->getDeviceDescriptions( PLL ); 
    bool upload = update( const_cast<SiStripConfigDb::DeviceDescriptions&>(devices) );
    
    // Check if new PLL settings are valid 
    if ( !upload ) {
      edm::LogWarning(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " Found invalid PLL settings (coarse > 15)"
	<< " Aborting update to database...";
      return;
    }
    
    // Upload PLL device descriptions
    if ( doUploadConf() ) { 
      LogTrace(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " Uploading PLL settings to DB...";
      db()->uploadDeviceDescriptions(true); 
      LogTrace(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " Upload of PLL settings to DB finished!";
    } else {
      edm::LogWarning(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " TEST only! No PLL settings will be uploaded to DB...";
    }

    // Update FED descriptions with new ticker thresholds
    const SiStripConfigDb::FedDescriptions& feds = db()->getFedDescriptions(); 
    update( const_cast<SiStripConfigDb::FedDescriptions&>(feds) );

    // Update FED descriptions with new ticker thresholds
    if ( doUploadConf() ) { 
      LogTrace(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " Uploading FED ticker thresholds to DB...";
      db()->uploadFedDescriptions(true); 
      LogTrace(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " Upload of FED ticker thresholds to DB finished!";
    } else {
      edm::LogWarning(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " TEST only! No FED ticker thresholds will be uploaded to DB...";
    }

}

// -----------------------------------------------------------------------------
/** */
bool FineDelayHistosUsingDb::update( SiStripConfigDb::DeviceDescriptions& devices ) {
  //TODO: write this later
  /*
  // Iterate through devices and update device descriptions
  uint16_t updated = 0;
  std::vector<SiStripFecKey> invalid;
  SiStripConfigDb::DeviceDescriptions::iterator idevice;
  for ( idevice = devices.begin(); idevice != devices.end(); idevice++ ) {
    
    // Check device type
    if ( (*idevice)->getDeviceType() != PLL ) { continue; }
    
    // Cast to retrieve appropriate description object
    pllDescription* desc = dynamic_cast<pllDescription*>( *idevice ); 
    if ( !desc ) { continue; }
    
    // Retrieve device addresses from device description
    const SiStripConfigDb::DeviceAddress& addr = db()->deviceAddress(*desc);
    SiStripFecKey fec_path;
    
    // PLL delay settings
    uint32_t coarse = sistrip::invalid_; 
    uint32_t fine = sistrip::invalid_; 

    // Iterate through LLD channels
    for ( uint16_t ichan = 0; ichan < sistrip::CHANS_PER_LLD; ichan++ ) {
      
      // Construct key from device description
      uint32_t fec_key = SiStripFecKey( addr.fecCrate_,
					addr.fecSlot_, 
					addr.fecRing_,
					addr.ccuAddr_, 
					addr.ccuChan_,
					ichan+1 ).key();
      fec_path = SiStripFecKey( fec_key );
      {
	std::stringstream sss;
	sss << "[FineDelayHistosUsingDb::" << __func__ << "]"
	    << " FEC crate: " << addr.fecCrate_
	    << " FEC ring " << addr.fecRing_
	    << " FEC key " << fec_key;
	edm::LogWarning(mlDqmClient_) << sss.str();
      }

      // Locate appropriate analysis object    
      map<uint32_t,FineDelayAnalysis*>::const_iterator iter = data_.find( fec_key );
      if ( iter != data_.end() ) { 
	
	// Check delay value
	if ( !iter->second->isValid() ) { continue; }
	
	// Calculate coarse and fine delays
	uint32_t delay = static_cast<uint32_t>( rint( iter->second->delay() * 24. / 25. ) ); 
	coarse = static_cast<uint16_t>( desc->getDelayCoarse() ) 
	  + ( static_cast<uint16_t>( desc->getDelayFine() ) + delay ) / 24;
	fine = ( static_cast<uint16_t>( desc->getDelayFine() ) + delay ) % 24;
	
	// Record PPLs maximum coarse setting
	if ( coarse > 15 ) { invalid.push_back(fec_path); }
	
      } else {
	edm::LogWarning(mlDqmClient_) 
	  << "[FineDelayHistosUsingDb::" << __func__ << "]"
	  << " Unable to find FEC key with params Crate/FEC/slot/ring/CCU/LLD: " 
	  << fec_path.fecCrate() << "/"
	  << fec_path.fecSlot() << "/"
	  << fec_path.fecRing() << "/"
	  << fec_path.ccuAddr() << "/"
	  << fec_path.ccuChan() << "/"
	  << fec_path.channel();
      }

      // Exit LLD channel loop if coarse and fine delays are known
      if ( coarse != sistrip::invalid_ && 
	   fine != sistrip::invalid_ ) { break; }
      
    } // lld channel loop
    
    // Update PLL settings
    if ( coarse != sistrip::invalid_ && 
	 fine != sistrip::invalid_ ) { 
      
      std::stringstream ss;
      ss << "[FineDelayHistosUsingDb::" << __func__ << "]"
	 << " Updating coarse/fine PLL settings"
	 << " for Crate/FEC/slot/ring/CCU "
	 << fec_path.fecCrate() << "/"
	 << fec_path.fecSlot() << "/"
	 << fec_path.fecRing() << "/"
	 << fec_path.ccuAddr() << "/"
	 << fec_path.ccuChan() 
	 << " from "
	 << static_cast<uint16_t>( desc->getDelayCoarse() ) << "/" 
	 << static_cast<uint16_t>( desc->getDelayFine() );
      desc->setDelayCoarse(coarse);
      desc->setDelayFine(fine);
      updated++;
      ss << " to "
	 << static_cast<uint16_t>( desc->getDelayCoarse() ) << "/" 
	 << static_cast<uint16_t>( desc->getDelayFine() );
      LogTrace(mlDqmClient_) << ss.str();

    } else {
      LogTrace(mlDqmClient_) 
	<< "[FineDelayHistosUsingDb::" << __func__ << "]"
	<< " Unexpected PLL delay settings for Crate/FEC/slot/ring/CCU " 
	<< fec_path.fecCrate() << "/"
	<< fec_path.fecSlot() << "/"
	<< fec_path.fecRing() << "/"
	<< fec_path.ccuAddr() << "/"
	<< fec_path.ccuChan();
    }

  }

  // Check if invalid settings were found
  if ( !invalid.empty() ) {
    std::stringstream ss;
    ss << "[FineDelayHistosUsingDb::" << __func__ << "]"
       << " Found PLL coarse setting of 15" 
       << " (not allowed!) for following channels"
       << " (Crate/FEC/slot/ring/CCU/LLD): ";
    std::vector<SiStripFecKey>::iterator ikey = invalid.begin();
    std::vector<SiStripFecKey>::iterator jkey = invalid.end();
    for ( ; ikey != jkey; ++ikey ) {
      ss << ikey->fecCrate() << "/"
	 << ikey->fecSlot() << "/"
	 << ikey->fecRing() << "/"
	 << ikey->ccuAddr() << "/"
	 << ikey->ccuChan() << ", ";
    }
    edm::LogWarning(mlDqmClient_) << ss.str();
    return false;
  }
  
  edm::LogVerbatim(mlDqmClient_) 
    << "[FineDelayHistosUsingDb::" << __func__ << "]"
    << " Updated PLL settings for " 
    << updated << " modules";
  return true;
    */
  return false;
}

// -----------------------------------------------------------------------------
/** */
void FineDelayHistosUsingDb::update( SiStripConfigDb::FedDescriptions& feds ) {
  //TODO: write this later
  /*
  // Iterate through feds and update fed descriptions
  uint16_t updated = 0;
  SiStripConfigDb::FedDescriptions::iterator ifed;
  for ( ifed = feds.begin(); ifed != feds.end(); ifed++ ) {
    
    for ( uint16_t ichan = 0; ichan < sistrip::FEDCH_PER_FED; ichan++ ) {

      // Build FED and FEC keys
      const FedChannelConnection& conn = cabling()->connection( (*ifed)->getFedId(), ichan );
      if ( conn.fecCrate() == sistrip::invalid_ ||
	   conn.fecSlot() == sistrip::invalid_ ||
	   conn.fecRing() == sistrip::invalid_ ||
	   conn.ccuAddr() == sistrip::invalid_ ||
	   conn.ccuChan() == sistrip::invalid_ ||
	   conn.lldChannel() == sistrip::invalid_ ) { continue; }
      SiStripFedKey fed_key( conn.fedId(), 
			     SiStripFedKey::feUnit( conn.fedCh() ),
			     SiStripFedKey::feChan( conn.fedCh() ) );
      SiStripFecKey fec_key( conn.fecCrate(), 
			     conn.fecSlot(), 
			     conn.fecRing(), 
			     conn.ccuAddr(), 
			     conn.ccuChan(), 
			     conn.lldChannel() );
      
      // Locate appropriate analysis object 
      map<uint32_t,FineDelayAnalysis*>::const_iterator iter = data_.find( fec_key.key() );
      if ( iter != data_.end() ) { 

	Fed9U::Fed9UAddress addr( ichan );
	std::stringstream ss;
	ss << "[FineDelayHistosUsingDb::" << __func__ << "]"
	   << " Updating the frame-finding threshold"
	   << " for Crate/FEC/slot/ring/CCU "
	   << fec_key.fecCrate() << "/"
	   << fec_key.fecSlot() << "/"
	   << fec_key.fecRing() << "/"
	   << fec_key.ccuAddr() << "/"
	   << fec_key.ccuChan() 
	   << " and FED id/ch "
	   << fed_key.fedId() << "/"
	   << fed_key.fedChannel()
	   << " in loop FED id/ch " 
	   << (*ifed)->getFedId() << "/" << ichan
	   << " from "
	   << static_cast<uint16_t>( (*ifed)->getFrameThreshold( addr ) );
	if ( iter->second->frameFindingThreshold() < sistrip::valid_ ) {
	  (*ifed)->setFrameThreshold( addr, iter->second->frameFindingThreshold() );
	  updated++;
	  ss << " to "
	     << static_cast<uint16_t>( (*ifed)->getFrameThreshold( addr ) )
	     << " tick base/peak/height: " 
	     << iter->second->base() << "/"
	     << iter->second->peak() << "/"
	     << iter->second->height();
	} else { ss << " to same value! (Invalid returned!)"; }
	ss << std::endl; 
	iter->second->print(ss);
	LogTrace(mlDqmClient_) << ss.str();

      } else {
	edm::LogWarning(mlDqmClient_) 
	  << "[FineDelayHistosUsingDb::" << __func__ << "]"
	  << " Unable to find ticker thresholds for FedKey/Id/Ch: 0x" 
	  << hex << setw(8) << setfill('0') << fed_key.key() << dec << "/"
	  << (*ifed)->getFedId() << "/"
	  << ichan
	  << " and device with Crate/FEC/slot/ring/CCU/LLD " 
	  << fec_key.fecCrate() << "/"
	  << fec_key.fecSlot() << "/"
	  << fec_key.fecRing() << "/"
	  << fec_key.ccuAddr() << "/"
	  << fec_key.ccuChan() << "/"
	  << fec_key.channel();
      }

    }
  }

  edm::LogVerbatim(mlDqmClient_) 
    << "[FineDelayHistosUsingDb::" << __func__ << "]"
    << " Updated FED ticker thresholds for " 
    << updated << " channels";
  */
}

// -----------------------------------------------------------------------------
/** */
void FineDelayHistosUsingDb::create( SiStripConfigDb::AnalysisDescriptions& desc ) {

  edm::LogVerbatim(mlDqmClient_) 
    << "[ApvTimingHistosUsingDb::" << __func__ << "]"
    << " Creating TimingAnalysisDescriptions...";
  
  // Clear descriptions container
  desc.clear();
  
  // Iterate through analysis objects and create analysis descriptions
  typedef std::map<uint32_t,FineDelayAnalysis> Analyses; 
  Analyses::iterator ianal = data_.begin();
  Analyses::iterator janal = data_.end();
  for ( ; ianal != janal; ++ianal ) {

    FineDelayAnalysis* anal = &(ianal->second);
    if ( !anal ) { continue; }

    SiStripFecKey key( ianal->first );

    for ( uint16_t iapv = 0; iapv < 2; ++iapv ) {

      // Create description
      FineDelayAnalysisDescription* tmp;
      tmp = new FineDelayAnalysisDescription( anal->maximum(),
					      anal->error(),
					      key.fecCrate(),
					      key.fecSlot(),
					      key.fecRing(),
					      key.ccuAddr(),
					      key.ccuChan(),
					      SiStripFecKey::i2cAddr( key.lldChan(), !iapv ), 
					      db()->dbParams().partition_,
					      db()->dbParams().runNumber_,
					      anal->isValid(),
					       "" );
      
      // Add comments
      typedef std::vector<std::string> Strings;
      Strings errors = anal->getErrorCodes();
      Strings::const_iterator istr = errors.begin();
      Strings::const_iterator jstr = errors.end();
      for ( ; istr != jstr; ++istr ) { tmp->addComments( *istr ); }

      // Store description
      desc.push_back( tmp );
      
    }

  }

//   std::stringstream sss;
//   SiStripConfigDb::AnalysisDescriptions::iterator ii = desc.begin();
//   SiStripConfigDb::AnalysisDescriptions::iterator jj = desc.end();
//   for ( ; ii != jj; ++ii ) { 
//     FineDelayAnalysisDescription* tmp = dynamic_cast<FineDelayAnalysisDescription*>( *ii );
//     if ( tmp ) { sss << tmp->toString(); }
//   }
//   edm::LogVerbatim(mlDqmClient_) 
//     << "[FastFedCablingHistosUsingDb::" << __func__ << "]"
//     << " Analysis descriptions:" << std::endl << sss.str(); 

}
