--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40377 paths analyzed, 588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.317ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X20Y25.F1), 2260 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.317ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X17Y10.F2      net (fanout=20)       1.968   vga_sync_unit/v_count_reg<3>
    SLICE_X17Y10.X       Tilo                  0.612   N81
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y17.G1      net (fanout=5)        1.071   N81
    SLICE_X18Y17.Y       Tilo                  0.660   N56
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y14.F1      net (fanout=8)        0.456   graph_unit/rom_addr_ship<3>
    SLICE_X16Y14.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X16Y17.F2      net (fanout=2)        0.381   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X16Y17.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_G
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.G2      net (fanout=1)        0.846   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X19Y23.F4      net (fanout=3)        0.038   graph_unit/rd_ship_on_and0000110
    SLICE_X19Y23.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y25.G3      net (fanout=2)        0.376   graph_unit/rd_ship_on
    SLICE_X21Y25.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>320
    SLICE_X20Y25.F1      net (fanout=2)        0.122   N4
    SLICE_X20Y25.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.317ns (6.059ns logic, 5.258ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_4 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.289ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_4 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.YQ      Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_4
    SLICE_X12Y6.F1       net (fanout=10)       1.311   graph_unit/ship_y_reg<4>
    SLICE_X12Y6.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X13Y4.F3       net (fanout=2)        0.295   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y4.G2       net (fanout=3)        0.132   graph_unit/ship_y_b<9>
    SLICE_X12Y4.COUT     Topcyg                0.984   graph_unit/sq_ship_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_cy<9>
    SLICE_X17Y22.F3      net (fanout=1)        2.113   graph_unit/sq_ship_on_cmp_le0003
    SLICE_X17Y22.X       Tilo                  0.612   graph_unit/rd_ship_on_and0000160
                                                       graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.F1      net (fanout=5)        0.690   graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y25.G3      net (fanout=2)        0.376   graph_unit/rd_ship_on
    SLICE_X21Y25.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>320
    SLICE_X20Y25.F1      net (fanout=2)        0.122   N4
    SLICE_X20Y25.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.289ns (6.250ns logic, 5.039ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.093ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.037 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.YQ       Tcko                  0.511   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X12Y6.F2       net (fanout=7)        1.171   graph_unit/ship_y_reg<6>
    SLICE_X12Y6.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X13Y4.F3       net (fanout=2)        0.295   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y4.G2       net (fanout=3)        0.132   graph_unit/ship_y_b<9>
    SLICE_X12Y4.COUT     Topcyg                0.984   graph_unit/sq_ship_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_cy<9>
    SLICE_X17Y22.F3      net (fanout=1)        2.113   graph_unit/sq_ship_on_cmp_le0003
    SLICE_X17Y22.X       Tilo                  0.612   graph_unit/rd_ship_on_and0000160
                                                       graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.F1      net (fanout=5)        0.690   graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y25.G3      net (fanout=2)        0.376   graph_unit/rd_ship_on
    SLICE_X21Y25.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>320
    SLICE_X20Y25.F1      net (fanout=2)        0.122   N4
    SLICE_X20Y25.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (6.194ns logic, 4.899ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X21Y25.F3), 3317 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.242ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X17Y10.F2      net (fanout=20)       1.968   vga_sync_unit/v_count_reg<3>
    SLICE_X17Y10.X       Tilo                  0.612   N81
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y17.G1      net (fanout=5)        1.071   N81
    SLICE_X18Y17.Y       Tilo                  0.660   N56
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y14.F1      net (fanout=8)        0.456   graph_unit/rom_addr_ship<3>
    SLICE_X16Y14.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X16Y17.F2      net (fanout=2)        0.381   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X16Y17.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_G
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.G2      net (fanout=1)        0.846   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X20Y23.G2      net (fanout=3)        0.429   graph_unit/rd_ship_on_and0000110
    SLICE_X20Y23.X       Tif5x                 1.000   N48
                                                       rgb_next<2>_SW0_F
                                                       rgb_next<2>_SW0
    SLICE_X21Y25.F3      net (fanout=1)        0.304   N48
    SLICE_X21Y25.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.242ns (5.787ns logic, 5.455ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_0 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.956ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_0 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.XQ      Tcko                  0.514   vga_sync_unit/v_count_reg<0>
                                                       vga_sync_unit/v_count_reg_0
    SLICE_X16Y11.F2      net (fanout=15)       1.975   vga_sync_unit/v_count_reg<0>
    SLICE_X16Y11.X       Tilo                  0.660   graph_unit/Msub_rom_addr_ship_cy<1>
                                                       graph_unit/Msub_rom_addr_ship_cy<1>11
    SLICE_X18Y17.G3      net (fanout=5)        0.731   graph_unit/Msub_rom_addr_ship_cy<1>
    SLICE_X18Y17.Y       Tilo                  0.660   N56
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y14.F1      net (fanout=8)        0.456   graph_unit/rom_addr_ship<3>
    SLICE_X16Y14.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X16Y17.F2      net (fanout=2)        0.381   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X16Y17.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_G
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.G2      net (fanout=1)        0.846   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X20Y23.G2      net (fanout=3)        0.429   graph_unit/rd_ship_on_and0000110
    SLICE_X20Y23.X       Tif5x                 1.000   N48
                                                       rgb_next<2>_SW0_F
                                                       rgb_next<2>_SW0
    SLICE_X21Y25.F3      net (fanout=1)        0.304   N48
    SLICE_X21Y25.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.956ns (5.834ns logic, 5.122ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.930ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X17Y10.F2      net (fanout=20)       1.968   vga_sync_unit/v_count_reg<3>
    SLICE_X17Y10.X       Tilo                  0.612   N81
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y17.G1      net (fanout=5)        1.071   N81
    SLICE_X18Y17.Y       Tilo                  0.660   N56
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X17Y17.F2      net (fanout=8)        0.498   graph_unit/rom_addr_ship<3>
    SLICE_X17Y17.X       Tilo                  0.612   graph_unit/Mrom_rom_data_ship_rom00009
                                                       graph_unit/Mrom_rom_data_ship_rom000091
    SLICE_X16Y17.G4      net (fanout=1)        0.075   graph_unit/Mrom_rom_data_ship_rom00009
    SLICE_X16Y17.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_F
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.G2      net (fanout=1)        0.846   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X20Y23.G2      net (fanout=3)        0.429   graph_unit/rd_ship_on_and0000110
    SLICE_X20Y23.X       Tif5x                 1.000   N48
                                                       rgb_next<2>_SW0_F
                                                       rgb_next<2>_SW0
    SLICE_X21Y25.F3      net (fanout=1)        0.304   N48
    SLICE_X21Y25.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.930ns (5.739ns logic, 5.191ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X21Y25.F4), 2260 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.186ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y18.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X17Y10.F2      net (fanout=20)       1.968   vga_sync_unit/v_count_reg<3>
    SLICE_X17Y10.X       Tilo                  0.612   N81
                                                       graph_unit/Msub_rom_addr_ship_cy<2>11_SW0
    SLICE_X18Y17.G1      net (fanout=5)        1.071   N81
    SLICE_X18Y17.Y       Tilo                  0.660   N56
                                                       graph_unit/Msub_rom_addr_ship_xor<3>11
    SLICE_X16Y14.F1      net (fanout=8)        0.456   graph_unit/rom_addr_ship<3>
    SLICE_X16Y14.X       Tilo                  0.660   graph_unit/Mrom_rom_data_ship_rom000010
                                                       graph_unit/Mrom_rom_data_ship_rom0000101
    SLICE_X16Y17.F2      net (fanout=2)        0.381   graph_unit/Mrom_rom_data_ship_rom000010
    SLICE_X16Y17.X       Tif5x                 1.000   graph_unit/Mmux_rom_bit_ship_9_f5
                                                       graph_unit/Mmux_rom_bit_ship_9_f5_G
                                                       graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.G2      net (fanout=1)        0.846   graph_unit/Mmux_rom_bit_ship_9_f5
    SLICE_X19Y23.Y       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000110
    SLICE_X19Y23.F4      net (fanout=3)        0.038   graph_unit/rd_ship_on_and0000110
    SLICE_X19Y23.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y25.G3      net (fanout=2)        0.376   graph_unit/rd_ship_on
    SLICE_X21Y25.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>320
    SLICE_X21Y25.F4      net (fanout=2)        0.039   N4
    SLICE_X21Y25.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.186ns (6.011ns logic, 5.175ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_4 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.158ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_4 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.YQ      Tcko                  0.567   graph_unit/ship_y_reg<5>
                                                       graph_unit/ship_y_reg_4
    SLICE_X12Y6.F1       net (fanout=10)       1.311   graph_unit/ship_y_reg<4>
    SLICE_X12Y6.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X13Y4.F3       net (fanout=2)        0.295   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y4.G2       net (fanout=3)        0.132   graph_unit/ship_y_b<9>
    SLICE_X12Y4.COUT     Topcyg                0.984   graph_unit/sq_ship_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_cy<9>
    SLICE_X17Y22.F3      net (fanout=1)        2.113   graph_unit/sq_ship_on_cmp_le0003
    SLICE_X17Y22.X       Tilo                  0.612   graph_unit/rd_ship_on_and0000160
                                                       graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.F1      net (fanout=5)        0.690   graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y25.G3      net (fanout=2)        0.376   graph_unit/rd_ship_on
    SLICE_X21Y25.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>320
    SLICE_X21Y25.F4      net (fanout=2)        0.039   N4
    SLICE_X21Y25.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.158ns (6.202ns logic, 4.956ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/ship_y_reg_6 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.962ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.037 - 0.044)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/ship_y_reg_6 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.YQ       Tcko                  0.511   graph_unit/ship_y_reg<7>
                                                       graph_unit/ship_y_reg_6
    SLICE_X12Y6.F2       net (fanout=7)        1.171   graph_unit/ship_y_reg<6>
    SLICE_X12Y6.X        Tilo                  0.660   graph_unit/ship_y_b_addsub0000<8>_bdd0
                                                       graph_unit/ship_y_b_addsub0000<8>11
    SLICE_X13Y4.F3       net (fanout=2)        0.295   graph_unit/ship_y_b_addsub0000<8>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/ship_y_b<8>
                                                       graph_unit/Msub_ship_y_b_lut<8>
                                                       graph_unit/Msub_ship_y_b_cy<8>
                                                       graph_unit/Msub_ship_y_b_xor<9>
    SLICE_X12Y4.G2       net (fanout=3)        0.132   graph_unit/ship_y_b<9>
    SLICE_X12Y4.COUT     Topcyg                0.984   graph_unit/sq_ship_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_ship_on_cmp_le0003_cy<9>
    SLICE_X17Y22.F3      net (fanout=1)        2.113   graph_unit/sq_ship_on_cmp_le0003
    SLICE_X17Y22.X       Tilo                  0.612   graph_unit/rd_ship_on_and0000160
                                                       graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.F1      net (fanout=5)        0.690   graph_unit/rd_ship_on_and0000160
    SLICE_X19Y23.X       Tilo                  0.612   graph_unit/rd_ship_on
                                                       graph_unit/rd_ship_on_and0000166
    SLICE_X21Y25.G3      net (fanout=2)        0.376   graph_unit/rd_ship_on
    SLICE_X21Y25.Y       Tilo                  0.612   rgb_reg<2>
                                                       rgb_next<0>320
    SLICE_X21Y25.F4      net (fanout=2)        0.039   N4
    SLICE_X21Y25.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     10.962ns (6.146ns logic, 4.816ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X14Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.022 - 0.021)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X14Y13.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X14Y13.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_0 (SLICE_X14Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_0 (FF)
  Destination:          keyboard_unit/ps2_code_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.022 - 0.021)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_0 to keyboard_unit/ps2_code_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_0
    SLICE_X14Y13.BY      net (fanout=1)        0.329   keyboard_unit/ps2_code_next<0>
    SLICE_X14Y13.CLK     Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.870ns (0.541ns logic, 0.329ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/mod2_reg (SLICE_X23Y25.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.YQ      Tcko                  0.409   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X23Y25.BY      net (fanout=11)       0.383   vga_sync_unit/mod2_reg
    SLICE_X23Y25.CLK     Tckdi       (-Th)    -0.117   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.526ns logic, 0.383ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X18Y32.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X18Y32.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<1>/SR
  Logical resource: counter_unit/dig0_reg_1/SR
  Location pin: SLICE_X18Y33.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.317|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 40377 paths, 0 nets, and 2270 connections

Design statistics:
   Minimum period:  11.317ns{1}   (Maximum frequency:  88.363MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 00:31:30 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



