41 2 0
38 1
22 3 23 232 3 0 \NUL
Ivanna Rivera (ivrivera@ucsc.edu)
22 3 63 117 43 0 \NUL
Due on: 04/20/18
22 3 43 280 23 0 \NUL
Lab 2: Intro to Logic with Multimedia Logic
22 3 83 149 63 0 \NUL
Section 01D, Rebecca
22 45 138 89 118 0 \NUL
Part B
22 772 37 784 17 0 \NUL
2
8 181 470 230 421 1 0
8 181 511 230 462 1 0
11 551 399 578 301 0 1
8 180 430 229 381 1 0
8 180 390 229 341 1 0
22 133 497 181 477 0 \NUL
Input 0
22 134 457 182 437 0 \NUL
Input 1
22 132 416 180 396 0 \NUL
Input 2
22 134 378 182 358 0 \NUL
Input 3
7 472 169 521 120 0 1
22 510 419 668 399 0 \NUL
7 Segment LED Display
22 483 185 514 165 0 \NUL
LED
20 284 212 343 193 0
I3
19 399 154 458 135 0
I3
19 400 210 459 191 0
I2
20 284 246 343 227 0
I2
20 286 285 345 266 0
I1
20 288 318 347 299 0
I0
19 400 272 459 253 0
I1
19 403 334 462 315 0
I0
7 474 229 523 180 0 1
7 474 288 523 239 0 1
7 477 345 526 296 0 1
22 288 346 346 326 0 \NUL
Senders
22 396 356 466 336 0 \NUL
Receivers
22 483 240 514 220 0 \NUL
LED
22 485 300 516 280 0 \NUL
LED
22 487 356 518 336 0 \NUL
LED
22 136 544 437 524 0 \NUL
Input 0 works like the first binary number (2^0)
22 135 566 621 546 0 \NUL
Input 1 works like the second binary number in sequence (2^1) and so on...
22 186 119 772 99 0 \NUL
The senders and receivers are case sensitive and connect through each other via a portal
1 227 486 552 383
1 227 445 552 377
1 226 405 552 371
1 226 365 552 365
1 473 144 455 144
1 226 365 285 202
1 226 405 285 236
1 227 445 287 275
1 227 486 289 308
1 456 200 475 204
1 456 262 475 263
1 459 324 478 320
38 2
22 3 23 232 3 0 \NUL
Ivanna Rivera (ivrivera@ucsc.edu)
22 3 63 117 43 0 \NUL
Due on: 04/20/18
22 3 43 280 23 0 \NUL
Lab 2: Intro to Logic with Multimedia Logic
22 3 83 149 63 0 \NUL
Section 01D, Rebecca
22 55 138 98 118 0 \NUL
Part C
22 735 47 747 27 0 \NUL
3
4 402 182 451 133 1 0
4 395 321 444 272 1 0
4 402 443 451 394 1 0
8 21 419 70 370 1 0
8 21 476 70 427 1 0
8 22 536 71 487 1 0
20 92 404 151 385 0
IN[2]
20 92 459 151 440 0
IN[1]
20 92 517 151 498 0
IN[0]
3 599 309 648 260 1 0
19 292 135 351 116 0
IN[2]
19 292 170 351 151 0
IN[1]
19 287 208 346 189 0
IN[0]
19 298 274 357 255 0
IN[2]
19 259 307 318 288 0
IN[1]
19 296 342 355 323 0
IN[0]
19 281 394 340 375 0
IN[2]
19 301 432 360 413 0
IN[1]
19 300 470 359 451 0
IN[0]
5 352 222 401 173 0
7 677 309 726 260 0 1
5 332 321 381 272 0
5 349 408 398 359 0
22 23 551 79 531 0 \NUL
Input [0]
22 22 491 78 471 0 \NUL
Input [1]
22 20 434 76 414 0 \NUL
Input [2]
22 407 393 482 373 0 \NUL
Invert IN[2]
22 179 309 254 289 0 \NUL
Invert IN[1]
22 301 500 371 480 0 \NUL
Receivers
22 688 327 719 307 0 \NUL
LED
22 592 328 658 308 0 \NUL
AND Gate
22 406 460 464 440 0 \NUL
OR Gate
22 398 339 456 319 0 \NUL
OR Gate
22 409 197 467 177 0 \NUL
OR Gate
22 383 229 458 209 0 \NUL
Invert IN[0]
22 111 575 769 555 0 \NUL
I used the Product-of-Sums circuit topology because it was easier to optimize the truth table that way.
1 93 394 67 394
1 93 449 67 451
1 93 507 68 511
1 600 270 448 157
1 600 284 441 296
1 600 298 448 418
1 403 143 348 125
1 403 157 348 160
1 353 197 343 198
1 403 171 398 197
1 678 284 645 284
1 396 282 354 264
1 396 310 352 332
1 315 297 333 296
1 396 296 378 296
1 403 432 356 460
1 403 418 357 422
1 337 384 350 383
1 403 404 395 383
38 3
22 3 23 232 3 0 \NUL
Ivanna Rivera (ivrivera@ucsc.edu)
22 3 63 117 43 0 \NUL
Due on: 04/20/18
22 3 43 280 23 0 \NUL
Lab 2: Intro to Logic with Multimedia Logic
22 3 83 149 63 0 \NUL
Section 01D, Rebecca
22 66 128 110 108 0 \NUL
Part D
39 16777215
47 0
40 1 6 6
50 800 600
51 0 100
30
System
16
700
0
0
1
2
2
34
