
Sunroof.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067f4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080068b4  080068b4  000078b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006970  08006970  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  08006970  08006970  00007970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006978  08006978  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006978  08006978  00007978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800697c  0800697c  0000797c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006980  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  2000006c  080069ec  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  080069ec  000083a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011bf3  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000308c  00000000  00000000  00019c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  0001cd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b83  00000000  00000000  0001dc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001733f  00000000  00000000  0001e7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000149cb  00000000  00000000  00035aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0e6  00000000  00000000  0004a4b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d659b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b08  00000000  00000000  000d65e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000da0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800689c 	.word	0x0800689c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	0800689c 	.word	0x0800689c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000466:	003b      	movs	r3, r7
 8000468:	0018      	movs	r0, r3
 800046a:	2308      	movs	r3, #8
 800046c:	001a      	movs	r2, r3
 800046e:	2100      	movs	r1, #0
 8000470:	f005 fbd2 	bl	8005c18 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000474:	4b37      	ldr	r3, [pc, #220]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000476:	4a38      	ldr	r2, [pc, #224]	@ (8000558 <MX_ADC_Init+0xf8>)
 8000478:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800047a:	4b36      	ldr	r3, [pc, #216]	@ (8000554 <MX_ADC_Init+0xf4>)
 800047c:	2200      	movs	r2, #0
 800047e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000480:	4b34      	ldr	r3, [pc, #208]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000482:	22c0      	movs	r2, #192	@ 0xc0
 8000484:	0612      	lsls	r2, r2, #24
 8000486:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000488:	4b32      	ldr	r3, [pc, #200]	@ (8000554 <MX_ADC_Init+0xf4>)
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800048e:	4b31      	ldr	r3, [pc, #196]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000490:	2200      	movs	r2, #0
 8000492:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000494:	4b2f      	ldr	r3, [pc, #188]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000496:	2201      	movs	r2, #1
 8000498:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800049a:	4b2e      	ldr	r3, [pc, #184]	@ (8000554 <MX_ADC_Init+0xf4>)
 800049c:	2200      	movs	r2, #0
 800049e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80004a0:	4b2c      	ldr	r3, [pc, #176]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004a2:	2220      	movs	r2, #32
 80004a4:	2100      	movs	r1, #0
 80004a6:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80004a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004aa:	2221      	movs	r2, #33	@ 0x21
 80004ac:	2100      	movs	r1, #0
 80004ae:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004b0:	4b28      	ldr	r3, [pc, #160]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004b6:	4b27      	ldr	r3, [pc, #156]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004b8:	22c2      	movs	r2, #194	@ 0xc2
 80004ba:	32ff      	adds	r2, #255	@ 0xff
 80004bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80004be:	4b25      	ldr	r3, [pc, #148]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004c0:	222c      	movs	r2, #44	@ 0x2c
 80004c2:	2100      	movs	r1, #0
 80004c4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004c6:	4b23      	ldr	r3, [pc, #140]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004c8:	2204      	movs	r2, #4
 80004ca:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004cc:	4b21      	ldr	r3, [pc, #132]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80004d2:	4b20      	ldr	r3, [pc, #128]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80004d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004da:	2200      	movs	r2, #0
 80004dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80004de:	4b1d      	ldr	r3, [pc, #116]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80004e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 ffdc 	bl	80014a4 <HAL_ADC_Init>
 80004ec:	1e03      	subs	r3, r0, #0
 80004ee:	d001      	beq.n	80004f4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80004f0:	f000 fae2 	bl	8000ab8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004f4:	003b      	movs	r3, r7
 80004f6:	2201      	movs	r2, #1
 80004f8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80004fa:	003b      	movs	r3, r7
 80004fc:	2280      	movs	r2, #128	@ 0x80
 80004fe:	0152      	lsls	r2, r2, #5
 8000500:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000502:	003a      	movs	r2, r7
 8000504:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000506:	0011      	movs	r1, r2
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fa3b 	bl	8001984 <HAL_ADC_ConfigChannel>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000512:	f000 fad1 	bl	8000ab8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000516:	003b      	movs	r3, r7
 8000518:	4a10      	ldr	r2, [pc, #64]	@ (800055c <MX_ADC_Init+0xfc>)
 800051a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800051c:	003a      	movs	r2, r7
 800051e:	4b0d      	ldr	r3, [pc, #52]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000520:	0011      	movs	r1, r2
 8000522:	0018      	movs	r0, r3
 8000524:	f001 fa2e 	bl	8001984 <HAL_ADC_ConfigChannel>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d001      	beq.n	8000530 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 800052c:	f000 fac4 	bl	8000ab8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000530:	003b      	movs	r3, r7
 8000532:	4a0b      	ldr	r2, [pc, #44]	@ (8000560 <MX_ADC_Init+0x100>)
 8000534:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000536:	003a      	movs	r2, r7
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_ADC_Init+0xf4>)
 800053a:	0011      	movs	r1, r2
 800053c:	0018      	movs	r0, r3
 800053e:	f001 fa21 	bl	8001984 <HAL_ADC_ConfigChannel>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000546:	f000 fab7 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b002      	add	sp, #8
 8000550:	bd80      	pop	{r7, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	20000088 	.word	0x20000088
 8000558:	40012400 	.word	0x40012400
 800055c:	04000002 	.word	0x04000002
 8000560:	3c008000 	.word	0x3c008000

08000564 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000564:	b590      	push	{r4, r7, lr}
 8000566:	b08b      	sub	sp, #44	@ 0x2c
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056c:	2414      	movs	r4, #20
 800056e:	193b      	adds	r3, r7, r4
 8000570:	0018      	movs	r0, r3
 8000572:	2314      	movs	r3, #20
 8000574:	001a      	movs	r2, r3
 8000576:	2100      	movs	r1, #0
 8000578:	f005 fb4e 	bl	8005c18 <memset>
  if(adcHandle->Instance==ADC1)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a22      	ldr	r2, [pc, #136]	@ (800060c <HAL_ADC_MspInit+0xa8>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d13d      	bne.n	8000602 <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000586:	4b22      	ldr	r3, [pc, #136]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 8000588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800058a:	4b21      	ldr	r3, [pc, #132]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 800058c:	2180      	movs	r1, #128	@ 0x80
 800058e:	0089      	lsls	r1, r1, #2
 8000590:	430a      	orrs	r2, r1
 8000592:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4b1e      	ldr	r3, [pc, #120]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 8000596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000598:	4b1d      	ldr	r3, [pc, #116]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 800059a:	2101      	movs	r1, #1
 800059c:	430a      	orrs	r2, r1
 800059e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005a4:	2201      	movs	r2, #1
 80005a6:	4013      	ands	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
 80005aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ac:	4b18      	ldr	r3, [pc, #96]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005b2:	2104      	movs	r1, #4
 80005b4:	430a      	orrs	r2, r1
 80005b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005bc:	2204      	movs	r2, #4
 80005be:	4013      	ands	r3, r2
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PC5     ------> ADC_IN15
    */
    GPIO_InitStruct.Pin = OUT_ILLUMI_Pin|IN_ILLUMI_Pin;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2203      	movs	r2, #3
 80005c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2203      	movs	r2, #3
 80005ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d6:	193a      	adds	r2, r7, r4
 80005d8:	23a0      	movs	r3, #160	@ 0xa0
 80005da:	05db      	lsls	r3, r3, #23
 80005dc:	0011      	movs	r1, r2
 80005de:	0018      	movs	r0, r3
 80005e0:	f001 feb6 	bl	8002350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RAIN_Pin;
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	2220      	movs	r2, #32
 80005e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	2203      	movs	r2, #3
 80005ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	2200      	movs	r2, #0
 80005f4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(RAIN_GPIO_Port, &GPIO_InitStruct);
 80005f6:	193b      	adds	r3, r7, r4
 80005f8:	4a06      	ldr	r2, [pc, #24]	@ (8000614 <HAL_ADC_MspInit+0xb0>)
 80005fa:	0019      	movs	r1, r3
 80005fc:	0010      	movs	r0, r2
 80005fe:	f001 fea7 	bl	8002350 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	b00b      	add	sp, #44	@ 0x2c
 8000608:	bd90      	pop	{r4, r7, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	40012400 	.word	0x40012400
 8000610:	40021000 	.word	0x40021000
 8000614:	50000800 	.word	0x50000800

08000618 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800061e:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <MX_DMA_Init+0x38>)
 8000620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000622:	4b0b      	ldr	r3, [pc, #44]	@ (8000650 <MX_DMA_Init+0x38>)
 8000624:	2101      	movs	r1, #1
 8000626:	430a      	orrs	r2, r1
 8000628:	631a      	str	r2, [r3, #48]	@ 0x30
 800062a:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <MX_DMA_Init+0x38>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	2201      	movs	r2, #1
 8000630:	4013      	ands	r3, r2
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	2100      	movs	r1, #0
 800063a:	200b      	movs	r0, #11
 800063c:	f001 fc14 	bl	8001e68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000640:	200b      	movs	r0, #11
 8000642:	f001 fc26 	bl	8001e92 <HAL_NVIC_EnableIRQ>

}
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	46bd      	mov	sp, r7
 800064a:	b002      	add	sp, #8
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	40021000 	.word	0x40021000

08000654 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b08b      	sub	sp, #44	@ 0x2c
 8000658:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	2414      	movs	r4, #20
 800065c:	193b      	adds	r3, r7, r4
 800065e:	0018      	movs	r0, r3
 8000660:	2314      	movs	r3, #20
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f005 fad7 	bl	8005c18 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066a:	4b52      	ldr	r3, [pc, #328]	@ (80007b4 <MX_GPIO_Init+0x160>)
 800066c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800066e:	4b51      	ldr	r3, [pc, #324]	@ (80007b4 <MX_GPIO_Init+0x160>)
 8000670:	2104      	movs	r1, #4
 8000672:	430a      	orrs	r2, r1
 8000674:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000676:	4b4f      	ldr	r3, [pc, #316]	@ (80007b4 <MX_GPIO_Init+0x160>)
 8000678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800067a:	2204      	movs	r2, #4
 800067c:	4013      	ands	r3, r2
 800067e:	613b      	str	r3, [r7, #16]
 8000680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000682:	4b4c      	ldr	r3, [pc, #304]	@ (80007b4 <MX_GPIO_Init+0x160>)
 8000684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000686:	4b4b      	ldr	r3, [pc, #300]	@ (80007b4 <MX_GPIO_Init+0x160>)
 8000688:	2180      	movs	r1, #128	@ 0x80
 800068a:	430a      	orrs	r2, r1
 800068c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800068e:	4b49      	ldr	r3, [pc, #292]	@ (80007b4 <MX_GPIO_Init+0x160>)
 8000690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000692:	2280      	movs	r2, #128	@ 0x80
 8000694:	4013      	ands	r3, r2
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069a:	4b46      	ldr	r3, [pc, #280]	@ (80007b4 <MX_GPIO_Init+0x160>)
 800069c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800069e:	4b45      	ldr	r3, [pc, #276]	@ (80007b4 <MX_GPIO_Init+0x160>)
 80006a0:	2101      	movs	r1, #1
 80006a2:	430a      	orrs	r2, r1
 80006a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006a6:	4b43      	ldr	r3, [pc, #268]	@ (80007b4 <MX_GPIO_Init+0x160>)
 80006a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006aa:	2201      	movs	r2, #1
 80006ac:	4013      	ands	r3, r2
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b2:	4b40      	ldr	r3, [pc, #256]	@ (80007b4 <MX_GPIO_Init+0x160>)
 80006b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006b6:	4b3f      	ldr	r3, [pc, #252]	@ (80007b4 <MX_GPIO_Init+0x160>)
 80006b8:	2102      	movs	r1, #2
 80006ba:	430a      	orrs	r2, r1
 80006bc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006be:	4b3d      	ldr	r3, [pc, #244]	@ (80007b4 <MX_GPIO_Init+0x160>)
 80006c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006c2:	2202      	movs	r2, #2
 80006c4:	4013      	ands	r3, r2
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|ROOF_DIR_Pin, GPIO_PIN_RESET);
 80006ca:	23a0      	movs	r3, #160	@ 0xa0
 80006cc:	05db      	lsls	r3, r3, #23
 80006ce:	2200      	movs	r2, #0
 80006d0:	2160      	movs	r1, #96	@ 0x60
 80006d2:	0018      	movs	r0, r3
 80006d4:	f001 ffd7 	bl	8002686 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IS_RAIN_GPIO_Port, IS_RAIN_Pin, GPIO_PIN_RESET);
 80006d8:	4b37      	ldr	r3, [pc, #220]	@ (80007b8 <MX_GPIO_Init+0x164>)
 80006da:	2200      	movs	r2, #0
 80006dc:	2104      	movs	r1, #4
 80006de:	0018      	movs	r0, r3
 80006e0:	f001 ffd1 	bl	8002686 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROOF_BRAKE_Pin|OPACITY_Pin, GPIO_PIN_RESET);
 80006e4:	23c0      	movs	r3, #192	@ 0xc0
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	4834      	ldr	r0, [pc, #208]	@ (80007bc <MX_GPIO_Init+0x168>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	0019      	movs	r1, r3
 80006ee:	f001 ffca 	bl	8002686 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	2280      	movs	r2, #128	@ 0x80
 80006f6:	0192      	lsls	r2, r2, #6
 80006f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2284      	movs	r2, #132	@ 0x84
 80006fe:	0392      	lsls	r2, r2, #14
 8000700:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	193b      	adds	r3, r7, r4
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000708:	193b      	adds	r3, r7, r4
 800070a:	4a2c      	ldr	r2, [pc, #176]	@ (80007bc <MX_GPIO_Init+0x168>)
 800070c:	0019      	movs	r1, r3
 800070e:	0010      	movs	r0, r2
 8000710:	f001 fe1e 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_A_Pin ENC_B_Pin */
  GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8000714:	0021      	movs	r1, r4
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2203      	movs	r2, #3
 800071a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800071c:	187b      	adds	r3, r7, r1
 800071e:	22c4      	movs	r2, #196	@ 0xc4
 8000720:	0392      	lsls	r2, r2, #14
 8000722:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	000c      	movs	r4, r1
 8000726:	193b      	adds	r3, r7, r4
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800072c:	193b      	adds	r3, r7, r4
 800072e:	4a23      	ldr	r2, [pc, #140]	@ (80007bc <MX_GPIO_Init+0x168>)
 8000730:	0019      	movs	r1, r3
 8000732:	0010      	movs	r0, r2
 8000734:	f001 fe0c 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin ROOF_DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|ROOF_DIR_Pin;
 8000738:	193b      	adds	r3, r7, r4
 800073a:	2260      	movs	r2, #96	@ 0x60
 800073c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073e:	193b      	adds	r3, r7, r4
 8000740:	2201      	movs	r2, #1
 8000742:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	193b      	adds	r3, r7, r4
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074a:	193b      	adds	r3, r7, r4
 800074c:	2200      	movs	r2, #0
 800074e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	193a      	adds	r2, r7, r4
 8000752:	23a0      	movs	r3, #160	@ 0xa0
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	0011      	movs	r1, r2
 8000758:	0018      	movs	r0, r3
 800075a:	f001 fdf9 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pin : IS_RAIN_Pin */
  GPIO_InitStruct.Pin = IS_RAIN_Pin;
 800075e:	193b      	adds	r3, r7, r4
 8000760:	2204      	movs	r2, #4
 8000762:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	193b      	adds	r3, r7, r4
 8000766:	2201      	movs	r2, #1
 8000768:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	193b      	adds	r3, r7, r4
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000770:	193b      	adds	r3, r7, r4
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(IS_RAIN_GPIO_Port, &GPIO_InitStruct);
 8000776:	193b      	adds	r3, r7, r4
 8000778:	4a0f      	ldr	r2, [pc, #60]	@ (80007b8 <MX_GPIO_Init+0x164>)
 800077a:	0019      	movs	r1, r3
 800077c:	0010      	movs	r0, r2
 800077e:	f001 fde7 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROOF_BRAKE_Pin OPACITY_Pin */
  GPIO_InitStruct.Pin = ROOF_BRAKE_Pin|OPACITY_Pin;
 8000782:	0021      	movs	r1, r4
 8000784:	187b      	adds	r3, r7, r1
 8000786:	22c0      	movs	r2, #192	@ 0xc0
 8000788:	0052      	lsls	r2, r2, #1
 800078a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2201      	movs	r2, #1
 8000790:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	4a06      	ldr	r2, [pc, #24]	@ (80007bc <MX_GPIO_Init+0x168>)
 80007a2:	0019      	movs	r1, r3
 80007a4:	0010      	movs	r0, r2
 80007a6:	f001 fdd3 	bl	8002350 <HAL_GPIO_Init>

}
 80007aa:	46c0      	nop			@ (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	b00b      	add	sp, #44	@ 0x2c
 80007b0:	bd90      	pop	{r4, r7, pc}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	40021000 	.word	0x40021000
 80007b8:	50000400 	.word	0x50000400
 80007bc:	50000800 	.word	0x50000800

080007c0 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// 1 Second Timer
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a04      	ldr	r2, [pc, #16]	@ (80007e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d102      	bne.n	80007d8 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		sensor_read = 1;
 80007d2:	4b04      	ldr	r3, [pc, #16]	@ (80007e4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	701a      	strb	r2, [r3, #0]
	}
}
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b002      	add	sp, #8
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40001400 	.word	0x40001400
 80007e4:	20000100 	.word	0x20000100

080007e8 <HAL_UART_RxCpltCallback>:

// UART RX
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a20      	ldr	r2, [pc, #128]	@ (8000878 <HAL_UART_RxCpltCallback+0x90>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d13a      	bne.n	8000870 <HAL_UART_RxCpltCallback+0x88>
    	rx_payload = 0;
 80007fa:	4b20      	ldr	r3, [pc, #128]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	801a      	strh	r2, [r3, #0]
    	rx_payload |= ((uint16_t)rx_buf[0] << 8);
 8000800:	4b1f      	ldr	r3, [pc, #124]	@ (8000880 <HAL_UART_RxCpltCallback+0x98>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	021b      	lsls	r3, r3, #8
 8000806:	b21a      	sxth	r2, r3
 8000808:	4b1c      	ldr	r3, [pc, #112]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 800080a:	881b      	ldrh	r3, [r3, #0]
 800080c:	b21b      	sxth	r3, r3
 800080e:	4313      	orrs	r3, r2
 8000810:	b21b      	sxth	r3, r3
 8000812:	b29a      	uxth	r2, r3
 8000814:	4b19      	ldr	r3, [pc, #100]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 8000816:	801a      	strh	r2, [r3, #0]
    	rx_payload |= ((uint16_t)rx_buf[1]);
 8000818:	4b19      	ldr	r3, [pc, #100]	@ (8000880 <HAL_UART_RxCpltCallback+0x98>)
 800081a:	785b      	ldrb	r3, [r3, #1]
 800081c:	001a      	movs	r2, r3
 800081e:	4b17      	ldr	r3, [pc, #92]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	4313      	orrs	r3, r2
 8000824:	b29a      	uxth	r2, r3
 8000826:	4b15      	ldr	r3, [pc, #84]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 8000828:	801a      	strh	r2, [r3, #0]

		roof_state = ((rx_payload >> 8) & 0x03);
 800082a:	4b14      	ldr	r3, [pc, #80]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	0a1b      	lsrs	r3, r3, #8
 8000830:	b29b      	uxth	r3, r3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2203      	movs	r2, #3
 8000836:	4013      	ands	r3, r2
 8000838:	b2da      	uxtb	r2, r3
 800083a:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <HAL_UART_RxCpltCallback+0x9c>)
 800083c:	701a      	strb	r2, [r3, #0]
		film_opacity = ((rx_payload) & 0x01);
 800083e:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <HAL_UART_RxCpltCallback+0x94>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	2201      	movs	r2, #1
 8000844:	4013      	ands	r3, r2
 8000846:	b29a      	uxth	r2, r3
 8000848:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <HAL_UART_RxCpltCallback+0xa0>)
 800084a:	801a      	strh	r2, [r3, #0]

		printf("Roof : %d, Opacity: %d\r\n", roof_state, film_opacity);
 800084c:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <HAL_UART_RxCpltCallback+0x9c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	0019      	movs	r1, r3
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <HAL_UART_RxCpltCallback+0xa0>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	b29b      	uxth	r3, r3
 800085a:	001a      	movs	r2, r3
 800085c:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <HAL_UART_RxCpltCallback+0xa4>)
 800085e:	0018      	movs	r0, r3
 8000860:	f005 f97e 	bl	8005b60 <iprintf>

        // 다시 수신 시작 (반복 수신)
        HAL_UART_Receive_DMA(&huart2, rx_buf, 2);
 8000864:	4906      	ldr	r1, [pc, #24]	@ (8000880 <HAL_UART_RxCpltCallback+0x98>)
 8000866:	4b0a      	ldr	r3, [pc, #40]	@ (8000890 <HAL_UART_RxCpltCallback+0xa8>)
 8000868:	2202      	movs	r2, #2
 800086a:	0018      	movs	r0, r3
 800086c:	f003 fe24 	bl	80044b8 <HAL_UART_Receive_DMA>
    }
}
 8000870:	46c0      	nop			@ (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	b002      	add	sp, #8
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40004400 	.word	0x40004400
 800087c:	200000fe 	.word	0x200000fe
 8000880:	200000fc 	.word	0x200000fc
 8000884:	20000000 	.word	0x20000000
 8000888:	200000f0 	.word	0x200000f0
 800088c:	080068b4 	.word	0x080068b4
 8000890:	20000188 	.word	0x20000188

08000894 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000898:	f000 fd94 	bl	80013c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800089c:	f000 f86a 	bl	8000974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a0:	f7ff fed8 	bl	8000654 <MX_GPIO_Init>
  MX_DMA_Init();
 80008a4:	f7ff feb8 	bl	8000618 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80008a8:	f000 fcba 	bl	8001220 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80008ac:	f7ff fdd8 	bl	8000460 <MX_ADC_Init>
  MX_TIM7_Init();
 80008b0:	f000 fc18 	bl	80010e4 <MX_TIM7_Init>
  MX_TIM2_Init();
 80008b4:	f000 fb98 	bl	8000fe8 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80008b8:	f000 f8c0 	bl	8000a3c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 80008bc:	4b20      	ldr	r3, [pc, #128]	@ (8000940 <main+0xac>)
 80008be:	0018      	movs	r0, r3
 80008c0:	f002 fed0 	bl	8003664 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80008c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000944 <main+0xb0>)
 80008c6:	2104      	movs	r1, #4
 80008c8:	0018      	movs	r0, r3
 80008ca:	f002 ff65 	bl	8003798 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_DMA(&huart2, rx_buf, 2);
 80008ce:	491e      	ldr	r1, [pc, #120]	@ (8000948 <main+0xb4>)
 80008d0:	4b1e      	ldr	r3, [pc, #120]	@ (800094c <main+0xb8>)
 80008d2:	2202      	movs	r2, #2
 80008d4:	0018      	movs	r0, r3
 80008d6:	f003 fdef 	bl	80044b8 <HAL_UART_Receive_DMA>

  // Initialize
  encoder = 0;
 80008da:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <main+0xbc>)
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
  roof_state = STOP;
 80008e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <main+0xc0>)
 80008e2:	2203      	movs	r2, #3
 80008e4:	701a      	strb	r2, [r3, #0]
  Sunroof_Set(STOP);
 80008e6:	2003      	movs	r0, #3
 80008e8:	f000 f94a 	bl	8000b80 <Sunroof_Set>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 센서 값 수신 및 UART 송신
	  if(sensor_read)
 80008ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000958 <main+0xc4>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d00b      	beq.n	800090c <main+0x78>
	  {
		  read_illum();
 80008f4:	f000 fa40 	bl	8000d78 <read_illum>
		  read_rain();
 80008f8:	f000 fa58 	bl	8000dac <read_rain>

		  sensor_read = 0;
 80008fc:	4b16      	ldr	r3, [pc, #88]	@ (8000958 <main+0xc4>)
 80008fe:	2200      	movs	r2, #0
 8000900:	701a      	strb	r2, [r3, #0]

		  //UART Send
		  tx_payload = 0x41424344;
 8000902:	4b16      	ldr	r3, [pc, #88]	@ (800095c <main+0xc8>)
 8000904:	4a16      	ldr	r2, [pc, #88]	@ (8000960 <main+0xcc>)
 8000906:	601a      	str	r2, [r3, #0]
		  //tx_payload = 0;
		  //tx_payload |= ((uint32_t)in_illum & 0x0FFF) << 20;  // In Illum : 12 -> 32 - 12 = 20
		  //tx_payload |= ((uint32_t)out_illum & 0x0FFF) << 8;   // Out Illum : 12 -> 20 - 12 = 8
		  //tx_payload |= (rain_state & 0x01) << 7;               // rain_flag : 1 0 -> 8 - 1 = 7

		  Send_Sensor_Data();
 8000908:	f000 f8ae 	bl	8000a68 <Send_Sensor_Data>
	  }

	  Sunroof_Set(roof_state);
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <main+0xc0>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	0018      	movs	r0, r3
 8000914:	f000 f934 	bl	8000b80 <Sunroof_Set>

	  HAL_GPIO_WritePin(IS_RAIN_GPIO_Port, IS_RAIN_Pin, rain_state);
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <main+0xd0>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	b2db      	uxtb	r3, r3
 800091e:	4812      	ldr	r0, [pc, #72]	@ (8000968 <main+0xd4>)
 8000920:	001a      	movs	r2, r3
 8000922:	2104      	movs	r1, #4
 8000924:	f001 feaf 	bl	8002686 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OPACITY_GPIO_Port, OPACITY_Pin, film_opacity);
 8000928:	4b10      	ldr	r3, [pc, #64]	@ (800096c <main+0xd8>)
 800092a:	881b      	ldrh	r3, [r3, #0]
 800092c:	b29b      	uxth	r3, r3
 800092e:	b2da      	uxtb	r2, r3
 8000930:	2380      	movs	r3, #128	@ 0x80
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	480e      	ldr	r0, [pc, #56]	@ (8000970 <main+0xdc>)
 8000936:	0019      	movs	r1, r3
 8000938:	f001 fea5 	bl	8002686 <HAL_GPIO_WritePin>
	  if(sensor_read)
 800093c:	e7d6      	b.n	80008ec <main+0x58>
 800093e:	46c0      	nop			@ (mov r8, r8)
 8000940:	20000148 	.word	0x20000148
 8000944:	20000108 	.word	0x20000108
 8000948:	200000fc 	.word	0x200000fc
 800094c:	20000188 	.word	0x20000188
 8000950:	200000e4 	.word	0x200000e4
 8000954:	20000000 	.word	0x20000000
 8000958:	20000100 	.word	0x20000100
 800095c:	200000f8 	.word	0x200000f8
 8000960:	41424344 	.word	0x41424344
 8000964:	200000ee 	.word	0x200000ee
 8000968:	50000400 	.word	0x50000400
 800096c:	200000f0 	.word	0x200000f0
 8000970:	50000800 	.word	0x50000800

08000974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b09f      	sub	sp, #124	@ 0x7c
 8000978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097a:	2440      	movs	r4, #64	@ 0x40
 800097c:	193b      	adds	r3, r7, r4
 800097e:	0018      	movs	r0, r3
 8000980:	2338      	movs	r3, #56	@ 0x38
 8000982:	001a      	movs	r2, r3
 8000984:	2100      	movs	r1, #0
 8000986:	f005 f947 	bl	8005c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098a:	232c      	movs	r3, #44	@ 0x2c
 800098c:	18fb      	adds	r3, r7, r3
 800098e:	0018      	movs	r0, r3
 8000990:	2314      	movs	r3, #20
 8000992:	001a      	movs	r2, r3
 8000994:	2100      	movs	r1, #0
 8000996:	f005 f93f 	bl	8005c18 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	0018      	movs	r0, r3
 800099e:	2328      	movs	r3, #40	@ 0x28
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f005 f938 	bl	8005c18 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a8:	4b22      	ldr	r3, [pc, #136]	@ (8000a34 <SystemClock_Config+0xc0>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a22      	ldr	r2, [pc, #136]	@ (8000a38 <SystemClock_Config+0xc4>)
 80009ae:	401a      	ands	r2, r3
 80009b0:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <SystemClock_Config+0xc0>)
 80009b2:	2180      	movs	r1, #128	@ 0x80
 80009b4:	0109      	lsls	r1, r1, #4
 80009b6:	430a      	orrs	r2, r1
 80009b8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ba:	193b      	adds	r3, r7, r4
 80009bc:	2201      	movs	r2, #1
 80009be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	22a0      	movs	r2, #160	@ 0xa0
 80009c4:	02d2      	lsls	r2, r2, #11
 80009c6:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2200      	movs	r2, #0
 80009cc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	0018      	movs	r0, r3
 80009d2:	f001 fe91 	bl	80026f8 <HAL_RCC_OscConfig>
 80009d6:	1e03      	subs	r3, r0, #0
 80009d8:	d001      	beq.n	80009de <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80009da:	f000 f86d 	bl	8000ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009de:	212c      	movs	r1, #44	@ 0x2c
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	220f      	movs	r2, #15
 80009e4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80009e6:	187b      	adds	r3, r7, r1
 80009e8:	2202      	movs	r2, #2
 80009ea:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	2200      	movs	r2, #0
 80009f6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2100      	movs	r1, #0
 8000a02:	0018      	movs	r0, r3
 8000a04:	f002 fa4c 	bl	8002ea0 <HAL_RCC_ClockConfig>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d001      	beq.n	8000a10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000a0c:	f000 f854 	bl	8000ab8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2202      	movs	r2, #2
 8000a14:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f002 fc42 	bl	80032a8 <HAL_RCCEx_PeriphCLKConfig>
 8000a24:	1e03      	subs	r3, r0, #0
 8000a26:	d001      	beq.n	8000a2c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000a28:	f000 f846 	bl	8000ab8 <Error_Handler>
  }
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b01f      	add	sp, #124	@ 0x7c
 8000a32:	bd90      	pop	{r4, r7, pc}
 8000a34:	40007000 	.word	0x40007000
 8000a38:	ffffe7ff 	.word	0xffffe7ff

08000a3c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* EXTI0_1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2100      	movs	r1, #0
 8000a44:	2005      	movs	r0, #5
 8000a46:	f001 fa0f 	bl	8001e68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000a4a:	2005      	movs	r0, #5
 8000a4c:	f001 fa21 	bl	8001e92 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000a50:	2200      	movs	r2, #0
 8000a52:	2100      	movs	r1, #0
 8000a54:	2012      	movs	r0, #18
 8000a56:	f001 fa07 	bl	8001e68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000a5a:	2012      	movs	r0, #18
 8000a5c:	f001 fa19 	bl	8001e92 <HAL_NVIC_EnableIRQ>
}
 8000a60:	46c0      	nop			@ (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <Send_Sensor_Data>:

/* USER CODE BEGIN 4 */
void Send_Sensor_Data(void) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
	tx_buf[0] = (tx_payload >> 24) & 0xFF;
 8000a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <Send_Sensor_Data+0x44>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	0e1b      	lsrs	r3, r3, #24
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <Send_Sensor_Data+0x48>)
 8000a76:	701a      	strb	r2, [r3, #0]
	tx_buf[1] = (tx_payload >> 16) & 0xFF;
 8000a78:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <Send_Sensor_Data+0x44>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	0c1b      	lsrs	r3, r3, #16
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <Send_Sensor_Data+0x48>)
 8000a82:	705a      	strb	r2, [r3, #1]
	tx_buf[2] = (tx_payload >> 8) & 0xFF;
 8000a84:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <Send_Sensor_Data+0x44>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	0a1b      	lsrs	r3, r3, #8
 8000a8a:	b2da      	uxtb	r2, r3
 8000a8c:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <Send_Sensor_Data+0x48>)
 8000a8e:	709a      	strb	r2, [r3, #2]
	tx_buf[3] = tx_payload & 0xFF;
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <Send_Sensor_Data+0x44>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <Send_Sensor_Data+0x48>)
 8000a98:	70da      	strb	r2, [r3, #3]

	HAL_UART_Transmit(&huart2, tx_buf, 4, 100);
 8000a9a:	4905      	ldr	r1, [pc, #20]	@ (8000ab0 <Send_Sensor_Data+0x48>)
 8000a9c:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <Send_Sensor_Data+0x4c>)
 8000a9e:	2364      	movs	r3, #100	@ 0x64
 8000aa0:	2204      	movs	r2, #4
 8000aa2:	f003 fc69 	bl	8004378 <HAL_UART_Transmit>
}
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	200000f8 	.word	0x200000f8
 8000ab0:	200000f4 	.word	0x200000f4
 8000ab4:	20000188 	.word	0x20000188

08000ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000abc:	b672      	cpsid	i
}
 8000abe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac0:	46c0      	nop			@ (mov r8, r8)
 8000ac2:	e7fd      	b.n	8000ac0 <Error_Handler+0x8>

08000ac4 <HAL_GPIO_EXTI_Callback>:
 */

#include "roof.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	0002      	movs	r2, r0
 8000acc:	1dbb      	adds	r3, r7, #6
 8000ace:	801a      	strh	r2, [r3, #0]
	uint8_t A_state = 0;
 8000ad0:	250f      	movs	r5, #15
 8000ad2:	197b      	adds	r3, r7, r5
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	701a      	strb	r2, [r3, #0]
	uint8_t B_state = 0;
 8000ad8:	260e      	movs	r6, #14
 8000ada:	19bb      	adds	r3, r7, r6
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]

	if(GPIO_Pin == ENC_A_Pin) {
 8000ae0:	1dbb      	adds	r3, r7, #6
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d11e      	bne.n	8000b26 <HAL_GPIO_EXTI_Callback+0x62>
		A_state = HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin);
 8000ae8:	197c      	adds	r4, r7, r5
 8000aea:	4b23      	ldr	r3, [pc, #140]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000aec:	2101      	movs	r1, #1
 8000aee:	0018      	movs	r0, r3
 8000af0:	f001 fdac 	bl	800264c <HAL_GPIO_ReadPin>
 8000af4:	0003      	movs	r3, r0
 8000af6:	7023      	strb	r3, [r4, #0]
		B_state = HAL_GPIO_ReadPin(ENC_B_GPIO_Port, ENC_B_Pin);
 8000af8:	19bc      	adds	r4, r7, r6
 8000afa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000afc:	2102      	movs	r1, #2
 8000afe:	0018      	movs	r0, r3
 8000b00:	f001 fda4 	bl	800264c <HAL_GPIO_ReadPin>
 8000b04:	0003      	movs	r3, r0
 8000b06:	7023      	strb	r3, [r4, #0]
		encoder += ((A_state == B_state) ? 1 : -1);
 8000b08:	197a      	adds	r2, r7, r5
 8000b0a:	19bb      	adds	r3, r7, r6
 8000b0c:	7812      	ldrb	r2, [r2, #0]
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	429a      	cmp	r2, r3
 8000b12:	d101      	bne.n	8000b18 <HAL_GPIO_EXTI_Callback+0x54>
 8000b14:	2201      	movs	r2, #1
 8000b16:	e001      	b.n	8000b1c <HAL_GPIO_EXTI_Callback+0x58>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	425a      	negs	r2, r3
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0xb8>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	18d2      	adds	r2, r2, r3
 8000b22:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0xb8>)
 8000b24:	601a      	str	r2, [r3, #0]
	}
	if(GPIO_Pin == ENC_B_Pin) {
 8000b26:	1dbb      	adds	r3, r7, #6
 8000b28:	881b      	ldrh	r3, [r3, #0]
 8000b2a:	2b02      	cmp	r3, #2
 8000b2c:	d120      	bne.n	8000b70 <HAL_GPIO_EXTI_Callback+0xac>
		A_state = HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin);
 8000b2e:	250f      	movs	r5, #15
 8000b30:	197c      	adds	r4, r7, r5
 8000b32:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000b34:	2101      	movs	r1, #1
 8000b36:	0018      	movs	r0, r3
 8000b38:	f001 fd88 	bl	800264c <HAL_GPIO_ReadPin>
 8000b3c:	0003      	movs	r3, r0
 8000b3e:	7023      	strb	r3, [r4, #0]
		B_state = HAL_GPIO_ReadPin(ENC_B_GPIO_Port, ENC_B_Pin);
 8000b40:	260e      	movs	r6, #14
 8000b42:	19bc      	adds	r4, r7, r6
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000b46:	2102      	movs	r1, #2
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f001 fd7f 	bl	800264c <HAL_GPIO_ReadPin>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	7023      	strb	r3, [r4, #0]
		encoder += ((A_state == B_state) ? -1 : 1);
 8000b52:	197a      	adds	r2, r7, r5
 8000b54:	19bb      	adds	r3, r7, r6
 8000b56:	7812      	ldrb	r2, [r2, #0]
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d102      	bne.n	8000b64 <HAL_GPIO_EXTI_Callback+0xa0>
 8000b5e:	2301      	movs	r3, #1
 8000b60:	425a      	negs	r2, r3
 8000b62:	e000      	b.n	8000b66 <HAL_GPIO_EXTI_Callback+0xa2>
 8000b64:	2201      	movs	r2, #1
 8000b66:	4b05      	ldr	r3, [pc, #20]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0xb8>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	18d2      	adds	r2, r2, r3
 8000b6c:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <HAL_GPIO_EXTI_Callback+0xb8>)
 8000b6e:	601a      	str	r2, [r3, #0]
	}
}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b005      	add	sp, #20
 8000b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b78:	50000800 	.word	0x50000800
 8000b7c:	200000e4 	.word	0x200000e4

08000b80 <Sunroof_Set>:

void Sunroof_Set(uint8_t mode) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	0002      	movs	r2, r0
 8000b88:	1dfb      	adds	r3, r7, #7
 8000b8a:	701a      	strb	r2, [r3, #0]
	switch(mode) {
 8000b8c:	1dfb      	adds	r3, r7, #7
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b02      	cmp	r3, #2
 8000b92:	d005      	beq.n	8000ba0 <Sunroof_Set+0x20>
 8000b94:	dc69      	bgt.n	8000c6a <Sunroof_Set+0xea>
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d046      	beq.n	8000c28 <Sunroof_Set+0xa8>
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d022      	beq.n	8000be4 <Sunroof_Set+0x64>
 8000b9e:	e064      	b.n	8000c6a <Sunroof_Set+0xea>
	case OPEN:
		if(encoder <= ROOF_OPEN_MAX) {
 8000ba0:	4b39      	ldr	r3, [pc, #228]	@ (8000c88 <Sunroof_Set+0x108>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a39      	ldr	r2, [pc, #228]	@ (8000c8c <Sunroof_Set+0x10c>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	dc11      	bgt.n	8000bce <Sunroof_Set+0x4e>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MOVE_SPEED);
 8000baa:	4b39      	ldr	r3, [pc, #228]	@ (8000c90 <Sunroof_Set+0x110>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2246      	movs	r2, #70	@ 0x46
 8000bb0:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 0);
 8000bb2:	4b38      	ldr	r3, [pc, #224]	@ (8000c94 <Sunroof_Set+0x114>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2180      	movs	r1, #128	@ 0x80
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f001 fd64 	bl	8002686 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROOF_DIR_GPIO_Port, ROOF_DIR_Pin, CW);
 8000bbe:	23a0      	movs	r3, #160	@ 0xa0
 8000bc0:	05db      	lsls	r3, r3, #23
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2140      	movs	r1, #64	@ 0x40
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f001 fd5d 	bl	8002686 <HAL_GPIO_WritePin>
		}
		else {
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
		}
		break;
 8000bcc:	e058      	b.n	8000c80 <Sunroof_Set+0x100>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000bce:	4b30      	ldr	r3, [pc, #192]	@ (8000c90 <Sunroof_Set+0x110>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c94 <Sunroof_Set+0x114>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	2180      	movs	r1, #128	@ 0x80
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f001 fd52 	bl	8002686 <HAL_GPIO_WritePin>
		break;
 8000be2:	e04d      	b.n	8000c80 <Sunroof_Set+0x100>
	case TILTING:
		if(encoder <= ROOF_TILTING_MAX) {
 8000be4:	4b28      	ldr	r3, [pc, #160]	@ (8000c88 <Sunroof_Set+0x108>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a2b      	ldr	r2, [pc, #172]	@ (8000c98 <Sunroof_Set+0x118>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	dc11      	bgt.n	8000c12 <Sunroof_Set+0x92>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MOVE_SPEED);
 8000bee:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <Sunroof_Set+0x110>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2246      	movs	r2, #70	@ 0x46
 8000bf4:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 0);
 8000bf6:	4b27      	ldr	r3, [pc, #156]	@ (8000c94 <Sunroof_Set+0x114>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2180      	movs	r1, #128	@ 0x80
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f001 fd42 	bl	8002686 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROOF_DIR_GPIO_Port, ROOF_DIR_Pin, CW);
 8000c02:	23a0      	movs	r3, #160	@ 0xa0
 8000c04:	05db      	lsls	r3, r3, #23
 8000c06:	2201      	movs	r2, #1
 8000c08:	2140      	movs	r1, #64	@ 0x40
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f001 fd3b 	bl	8002686 <HAL_GPIO_WritePin>
		}
		else {
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
		}
		break;
 8000c10:	e036      	b.n	8000c80 <Sunroof_Set+0x100>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000c12:	4b1f      	ldr	r3, [pc, #124]	@ (8000c90 <Sunroof_Set+0x110>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2200      	movs	r2, #0
 8000c18:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <Sunroof_Set+0x114>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2180      	movs	r1, #128	@ 0x80
 8000c20:	0018      	movs	r0, r3
 8000c22:	f001 fd30 	bl	8002686 <HAL_GPIO_WritePin>
		break;
 8000c26:	e02b      	b.n	8000c80 <Sunroof_Set+0x100>
	case CLOSE:
		if(encoder >= ROOF_CLOSE) {
 8000c28:	4b17      	ldr	r3, [pc, #92]	@ (8000c88 <Sunroof_Set+0x108>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	db11      	blt.n	8000c54 <Sunroof_Set+0xd4>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MOVE_SPEED);
 8000c30:	4b17      	ldr	r3, [pc, #92]	@ (8000c90 <Sunroof_Set+0x110>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2246      	movs	r2, #70	@ 0x46
 8000c36:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 0);
 8000c38:	4b16      	ldr	r3, [pc, #88]	@ (8000c94 <Sunroof_Set+0x114>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2180      	movs	r1, #128	@ 0x80
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f001 fd21 	bl	8002686 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROOF_DIR_GPIO_Port, ROOF_DIR_Pin, ACW);
 8000c44:	23a0      	movs	r3, #160	@ 0xa0
 8000c46:	05db      	lsls	r3, r3, #23
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2140      	movs	r1, #64	@ 0x40
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f001 fd1a 	bl	8002686 <HAL_GPIO_WritePin>
		}
		else {
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
		}
		break;
 8000c52:	e015      	b.n	8000c80 <Sunroof_Set+0x100>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000c54:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <Sunroof_Set+0x110>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c94 <Sunroof_Set+0x114>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2180      	movs	r1, #128	@ 0x80
 8000c62:	0018      	movs	r0, r3
 8000c64:	f001 fd0f 	bl	8002686 <HAL_GPIO_WritePin>
		break;
 8000c68:	e00a      	b.n	8000c80 <Sunroof_Set+0x100>
	case STOP:
	default:
	    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <Sunroof_Set+0x110>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	639a      	str	r2, [r3, #56]	@ 0x38
	    HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <Sunroof_Set+0x114>)
 8000c74:	2201      	movs	r2, #1
 8000c76:	2180      	movs	r1, #128	@ 0x80
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f001 fd04 	bl	8002686 <HAL_GPIO_WritePin>
		break;
 8000c7e:	46c0      	nop			@ (mov r8, r8)
	}
}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b002      	add	sp, #8
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	200000e4 	.word	0x200000e4
 8000c8c:	00001770 	.word	0x00001770
 8000c90:	20000108 	.word	0x20000108
 8000c94:	50000800 	.word	0x50000800
 8000c98:	00000bb8 	.word	0x00000bb8

08000c9c <HW_AdcReadChannel>:
 *      Author: USER
 */
#include "sensor.h"

uint16_t HW_AdcReadChannel( uint32_t Channel )
{
 8000c9c:	b590      	push	{r4, r7, lr}
 8000c9e:	b087      	sub	sp, #28
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

  ADC_ChannelConfTypeDef adcConf;
  uint16_t adcData = 0;
 8000ca4:	2316      	movs	r3, #22
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	2200      	movs	r2, #0
 8000caa:	801a      	strh	r2, [r3, #0]

	/* wait the the Vrefint used by adc is set */
	while (__HAL_PWR_GET_FLAG(PWR_FLAG_VREFINTRDY) == RESET) {};
 8000cac:	46c0      	nop			@ (mov r8, r8)
 8000cae:	4b2c      	ldr	r3, [pc, #176]	@ (8000d60 <HW_AdcReadChannel+0xc4>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	2208      	movs	r2, #8
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	2b08      	cmp	r3, #8
 8000cb8:	d1f9      	bne.n	8000cae <HW_AdcReadChannel+0x12>

	__HAL_RCC_ADC1_CLK_ENABLE();
 8000cba:	4b2a      	ldr	r3, [pc, #168]	@ (8000d64 <HW_AdcReadChannel+0xc8>)
 8000cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cbe:	4b29      	ldr	r3, [pc, #164]	@ (8000d64 <HW_AdcReadChannel+0xc8>)
 8000cc0:	2180      	movs	r1, #128	@ 0x80
 8000cc2:	0089      	lsls	r1, r1, #2
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	635a      	str	r2, [r3, #52]	@ 0x34

	/*calibrate ADC if any calibraiton hardware*/
	HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED );
 8000cc8:	4b27      	ldr	r3, [pc, #156]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000cca:	2100      	movs	r1, #0
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f000 ff81 	bl	8001bd4 <HAL_ADCEx_Calibration_Start>

	/* Deselects all channels*/
	adcConf.Channel = ADC_CHANNEL_MASK;
 8000cd2:	240c      	movs	r4, #12
 8000cd4:	193b      	adds	r3, r7, r4
 8000cd6:	4a25      	ldr	r2, [pc, #148]	@ (8000d6c <HW_AdcReadChannel+0xd0>)
 8000cd8:	601a      	str	r2, [r3, #0]
	adcConf.Rank = ADC_RANK_NONE;
 8000cda:	193b      	adds	r3, r7, r4
 8000cdc:	4a24      	ldr	r2, [pc, #144]	@ (8000d70 <HW_AdcReadChannel+0xd4>)
 8000cde:	605a      	str	r2, [r3, #4]
	HAL_ADC_ConfigChannel( &hadc, &adcConf);
 8000ce0:	193a      	adds	r2, r7, r4
 8000ce2:	4b21      	ldr	r3, [pc, #132]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000ce4:	0011      	movs	r1, r2
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f000 fe4c 	bl	8001984 <HAL_ADC_ConfigChannel>

	/* configure adc channel */
	adcConf.Channel = Channel;
 8000cec:	0021      	movs	r1, r4
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	601a      	str	r2, [r3, #0]
	adcConf.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2280      	movs	r2, #128	@ 0x80
 8000cf8:	0152      	lsls	r2, r2, #5
 8000cfa:	605a      	str	r2, [r3, #4]
	HAL_ADC_ConfigChannel( &hadc, &adcConf);
 8000cfc:	187a      	adds	r2, r7, r1
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d00:	0011      	movs	r1, r2
 8000d02:	0018      	movs	r0, r3
 8000d04:	f000 fe3e 	bl	8001984 <HAL_ADC_ConfigChannel>

	/* Start the conversion process */
	HAL_ADC_Start( &hadc);
 8000d08:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f000 fd3e 	bl	800178c <HAL_ADC_Start>

	/* Wait for the end of conversion */
	HAL_ADC_PollForConversion( &hadc, HAL_MAX_DELAY );
 8000d10:	2301      	movs	r3, #1
 8000d12:	425a      	negs	r2, r3
 8000d14:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d16:	0011      	movs	r1, r2
 8000d18:	0018      	movs	r0, r3
 8000d1a:	f000 fd8b 	bl	8001834 <HAL_ADC_PollForConversion>

	/* Get the converted value of regular channel */
	adcData = HAL_ADC_GetValue ( &hadc);
 8000d1e:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d20:	0018      	movs	r0, r3
 8000d22:	f000 fe23 	bl	800196c <HAL_ADC_GetValue>
 8000d26:	0002      	movs	r2, r0
 8000d28:	2016      	movs	r0, #22
 8000d2a:	183b      	adds	r3, r7, r0
 8000d2c:	801a      	strh	r2, [r3, #0]

	__HAL_ADC_DISABLE( &hadc) ;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	689a      	ldr	r2, [r3, #8]
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2102      	movs	r1, #2
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d68 <HW_AdcReadChannel+0xcc>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2203      	movs	r2, #3
 8000d44:	601a      	str	r2, [r3, #0]

	__HAL_RCC_ADC1_CLK_DISABLE();
 8000d46:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <HW_AdcReadChannel+0xc8>)
 8000d48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d4a:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <HW_AdcReadChannel+0xc8>)
 8000d4c:	4909      	ldr	r1, [pc, #36]	@ (8000d74 <HW_AdcReadChannel+0xd8>)
 8000d4e:	400a      	ands	r2, r1
 8000d50:	635a      	str	r2, [r3, #52]	@ 0x34

  return adcData;
 8000d52:	183b      	adds	r3, r7, r0
 8000d54:	881b      	ldrh	r3, [r3, #0]
}
 8000d56:	0018      	movs	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b007      	add	sp, #28
 8000d5c:	bd90      	pop	{r4, r7, pc}
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	40007000 	.word	0x40007000
 8000d64:	40021000 	.word	0x40021000
 8000d68:	20000088 	.word	0x20000088
 8000d6c:	0007ffff 	.word	0x0007ffff
 8000d70:	00001001 	.word	0x00001001
 8000d74:	fffffdff 	.word	0xfffffdff

08000d78 <read_illum>:

void read_illum(void){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
	in_illum = HW_AdcReadChannel(ADC_CHANNEL_1);
 8000d7c:	4b08      	ldr	r3, [pc, #32]	@ (8000da0 <read_illum+0x28>)
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f7ff ff8c 	bl	8000c9c <HW_AdcReadChannel>
 8000d84:	0003      	movs	r3, r0
 8000d86:	001a      	movs	r2, r3
 8000d88:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <read_illum+0x2c>)
 8000d8a:	801a      	strh	r2, [r3, #0]
    out_illum = HW_AdcReadChannel(ADC_CHANNEL_0);
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	f7ff ff85 	bl	8000c9c <HW_AdcReadChannel>
 8000d92:	0003      	movs	r3, r0
 8000d94:	001a      	movs	r2, r3
 8000d96:	4b04      	ldr	r3, [pc, #16]	@ (8000da8 <read_illum+0x30>)
 8000d98:	801a      	strh	r2, [r3, #0]
}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	04000002 	.word	0x04000002
 8000da4:	200000e8 	.word	0x200000e8
 8000da8:	200000ea 	.word	0x200000ea

08000dac <read_rain>:

void read_rain(void){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	rain_sense = HW_AdcReadChannel(ADC_CHANNEL_15);
 8000db0:	4b0b      	ldr	r3, [pc, #44]	@ (8000de0 <read_rain+0x34>)
 8000db2:	0018      	movs	r0, r3
 8000db4:	f7ff ff72 	bl	8000c9c <HW_AdcReadChannel>
 8000db8:	0003      	movs	r3, r0
 8000dba:	001a      	movs	r2, r3
 8000dbc:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <read_rain+0x38>)
 8000dbe:	801a      	strh	r2, [r3, #0]

	rain_state = (rain_sense > RAIN_TH);
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <read_rain+0x38>)
 8000dc2:	881b      	ldrh	r3, [r3, #0]
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	22c8      	movs	r2, #200	@ 0xc8
 8000dc8:	0112      	lsls	r2, r2, #4
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	419b      	sbcs	r3, r3
 8000dce:	425b      	negs	r3, r3
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	001a      	movs	r2, r3
 8000dd4:	4b04      	ldr	r3, [pc, #16]	@ (8000de8 <read_rain+0x3c>)
 8000dd6:	701a      	strb	r2, [r3, #0]
}
 8000dd8:	46c0      	nop			@ (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	3c008000 	.word	0x3c008000
 8000de4:	200000ec 	.word	0x200000ec
 8000de8:	200000ee 	.word	0x200000ee

08000dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df0:	4b07      	ldr	r3, [pc, #28]	@ (8000e10 <HAL_MspInit+0x24>)
 8000df2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <HAL_MspInit+0x24>)
 8000df6:	2101      	movs	r1, #1
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfc:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <HAL_MspInit+0x24>)
 8000dfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e00:	4b03      	ldr	r3, [pc, #12]	@ (8000e10 <HAL_MspInit+0x24>)
 8000e02:	2180      	movs	r1, #128	@ 0x80
 8000e04:	0549      	lsls	r1, r1, #21
 8000e06:	430a      	orrs	r2, r1
 8000e08:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40021000 	.word	0x40021000

08000e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	e7fd      	b.n	8000e18 <NMI_Handler+0x4>

08000e1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	e7fd      	b.n	8000e20 <HardFault_Handler+0x4>

08000e24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e28:	46c0      	nop			@ (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e3c:	f000 fb16 	bl	800146c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e40:	46c0      	nop			@ (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_A_Pin);
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f001 fc38 	bl	80026c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_B_Pin);
 8000e50:	2002      	movs	r0, #2
 8000e52:	f001 fc35 	bl	80026c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e60:	4b03      	ldr	r3, [pc, #12]	@ (8000e70 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f001 f997 	bl	8002196 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000e68:	46c0      	nop			@ (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	20000210 	.word	0x20000210

08000e74 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000e78:	4b03      	ldr	r3, [pc, #12]	@ (8000e88 <TIM7_IRQHandler+0x14>)
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f002 fd1e 	bl	80038bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	20000148 	.word	0x20000148

08000e8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e90:	4b03      	ldr	r3, [pc, #12]	@ (8000ea0 <USART2_IRQHandler+0x14>)
 8000e92:	0018      	movs	r0, r3
 8000e94:	f003 fb6e 	bl	8004574 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e98:	46c0      	nop			@ (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	20000188 	.word	0x20000188

08000ea4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	60f8      	str	r0, [r7, #12]
 8000eac:	60b9      	str	r1, [r7, #8]
 8000eae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
 8000eb4:	e00a      	b.n	8000ecc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eb6:	e000      	b.n	8000eba <_read+0x16>
 8000eb8:	bf00      	nop
 8000eba:	0001      	movs	r1, r0
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	1c5a      	adds	r2, r3, #1
 8000ec0:	60ba      	str	r2, [r7, #8]
 8000ec2:	b2ca      	uxtb	r2, r1
 8000ec4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	697a      	ldr	r2, [r7, #20]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	dbf0      	blt.n	8000eb6 <_read+0x12>
  }

  return len;
 8000ed4:	687b      	ldr	r3, [r7, #4]
}
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b006      	add	sp, #24
 8000edc:	bd80      	pop	{r7, pc}

08000ede <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b086      	sub	sp, #24
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	60f8      	str	r0, [r7, #12]
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
 8000eee:	e009      	b.n	8000f04 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	1c5a      	adds	r2, r3, #1
 8000ef4:	60ba      	str	r2, [r7, #8]
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	0018      	movs	r0, r3
 8000efa:	e000      	b.n	8000efe <_write+0x20>
 8000efc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	3301      	adds	r3, #1
 8000f02:	617b      	str	r3, [r7, #20]
 8000f04:	697a      	ldr	r2, [r7, #20]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	dbf1      	blt.n	8000ef0 <_write+0x12>
  }
  return len;
 8000f0c:	687b      	ldr	r3, [r7, #4]
}
 8000f0e:	0018      	movs	r0, r3
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b006      	add	sp, #24
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <_close>:

int _close(int file)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	425b      	negs	r3, r3
}
 8000f22:	0018      	movs	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b002      	add	sp, #8
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b082      	sub	sp, #8
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
 8000f32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	2280      	movs	r2, #128	@ 0x80
 8000f38:	0192      	lsls	r2, r2, #6
 8000f3a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	0018      	movs	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b002      	add	sp, #8
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <_isatty>:

int _isatty(int file)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b082      	sub	sp, #8
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	0018      	movs	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	b002      	add	sp, #8
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	0018      	movs	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b004      	add	sp, #16
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f78:	4a14      	ldr	r2, [pc, #80]	@ (8000fcc <_sbrk+0x5c>)
 8000f7a:	4b15      	ldr	r3, [pc, #84]	@ (8000fd0 <_sbrk+0x60>)
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f84:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <_sbrk+0x64>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d102      	bne.n	8000f92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f8c:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <_sbrk+0x64>)
 8000f8e:	4a12      	ldr	r2, [pc, #72]	@ (8000fd8 <_sbrk+0x68>)
 8000f90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f92:	4b10      	ldr	r3, [pc, #64]	@ (8000fd4 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	18d3      	adds	r3, r2, r3
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d207      	bcs.n	8000fb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fa0:	f004 fe90 	bl	8005cc4 <__errno>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	425b      	negs	r3, r3
 8000fae:	e009      	b.n	8000fc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <_sbrk+0x64>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fb6:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <_sbrk+0x64>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	18d2      	adds	r2, r2, r3
 8000fbe:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <_sbrk+0x64>)
 8000fc0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
}
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b006      	add	sp, #24
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20005000 	.word	0x20005000
 8000fd0:	00000400 	.word	0x00000400
 8000fd4:	20000104 	.word	0x20000104
 8000fd8:	200003a8 	.word	0x200003a8

08000fdc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fe0:	46c0      	nop			@ (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b08a      	sub	sp, #40	@ 0x28
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fee:	2318      	movs	r3, #24
 8000ff0:	18fb      	adds	r3, r7, r3
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	2310      	movs	r3, #16
 8000ff6:	001a      	movs	r2, r3
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	f004 fe0d 	bl	8005c18 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffe:	2310      	movs	r3, #16
 8001000:	18fb      	adds	r3, r7, r3
 8001002:	0018      	movs	r0, r3
 8001004:	2308      	movs	r3, #8
 8001006:	001a      	movs	r2, r3
 8001008:	2100      	movs	r1, #0
 800100a:	f004 fe05 	bl	8005c18 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800100e:	003b      	movs	r3, r7
 8001010:	0018      	movs	r0, r3
 8001012:	2310      	movs	r3, #16
 8001014:	001a      	movs	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	f004 fdfe 	bl	8005c18 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800101c:	4b30      	ldr	r3, [pc, #192]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 800101e:	2280      	movs	r2, #128	@ 0x80
 8001020:	05d2      	lsls	r2, r2, #23
 8001022:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001024:	4b2e      	ldr	r3, [pc, #184]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001026:	2200      	movs	r2, #0
 8001028:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102a:	4b2d      	ldr	r3, [pc, #180]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001030:	4b2b      	ldr	r3, [pc, #172]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001032:	2263      	movs	r2, #99	@ 0x63
 8001034:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001036:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001038:	2200      	movs	r2, #0
 800103a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800103c:	4b28      	ldr	r3, [pc, #160]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 800103e:	2200      	movs	r2, #0
 8001040:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001042:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001044:	0018      	movs	r0, r3
 8001046:	f002 facd 	bl	80035e4 <HAL_TIM_Base_Init>
 800104a:	1e03      	subs	r3, r0, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800104e:	f7ff fd33 	bl	8000ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001052:	2118      	movs	r1, #24
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2280      	movs	r2, #128	@ 0x80
 8001058:	0152      	lsls	r2, r2, #5
 800105a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800105c:	187a      	adds	r2, r7, r1
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001060:	0011      	movs	r1, r2
 8001062:	0018      	movs	r0, r3
 8001064:	f002 fdbc 	bl	8003be0 <HAL_TIM_ConfigClockSource>
 8001068:	1e03      	subs	r3, r0, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800106c:	f7ff fd24 	bl	8000ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001070:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001072:	0018      	movs	r0, r3
 8001074:	f002 fb48 	bl	8003708 <HAL_TIM_PWM_Init>
 8001078:	1e03      	subs	r3, r0, #0
 800107a:	d001      	beq.n	8001080 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800107c:	f7ff fd1c 	bl	8000ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001080:	2110      	movs	r1, #16
 8001082:	187b      	adds	r3, r7, r1
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001088:	187b      	adds	r3, r7, r1
 800108a:	2200      	movs	r2, #0
 800108c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800108e:	187a      	adds	r2, r7, r1
 8001090:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 8001092:	0011      	movs	r1, r2
 8001094:	0018      	movs	r0, r3
 8001096:	f003 f8bd 	bl	8004214 <HAL_TIMEx_MasterConfigSynchronization>
 800109a:	1e03      	subs	r3, r0, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 800109e:	f7ff fd0b 	bl	8000ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a2:	003b      	movs	r3, r7
 80010a4:	2260      	movs	r2, #96	@ 0x60
 80010a6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80010a8:	003b      	movs	r3, r7
 80010aa:	2200      	movs	r2, #0
 80010ac:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ae:	003b      	movs	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010b4:	003b      	movs	r3, r7
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010ba:	0039      	movs	r1, r7
 80010bc:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 80010be:	2204      	movs	r2, #4
 80010c0:	0018      	movs	r0, r3
 80010c2:	f002 fcc7 	bl	8003a54 <HAL_TIM_PWM_ConfigChannel>
 80010c6:	1e03      	subs	r3, r0, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80010ca:	f7ff fcf5 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80010ce:	4b04      	ldr	r3, [pc, #16]	@ (80010e0 <MX_TIM2_Init+0xf8>)
 80010d0:	0018      	movs	r0, r3
 80010d2:	f000 f869 	bl	80011a8 <HAL_TIM_MspPostInit>

}
 80010d6:	46c0      	nop			@ (mov r8, r8)
 80010d8:	46bd      	mov	sp, r7
 80010da:	b00a      	add	sp, #40	@ 0x28
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	20000108 	.word	0x20000108

080010e4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010ea:	003b      	movs	r3, r7
 80010ec:	0018      	movs	r0, r3
 80010ee:	2308      	movs	r3, #8
 80010f0:	001a      	movs	r2, r3
 80010f2:	2100      	movs	r1, #0
 80010f4:	f004 fd90 	bl	8005c18 <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <MX_TIM7_Init+0x6c>)
 80010fa:	4a16      	ldr	r2, [pc, #88]	@ (8001154 <MX_TIM7_Init+0x70>)
 80010fc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 80010fe:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_TIM7_Init+0x6c>)
 8001100:	4a15      	ldr	r2, [pc, #84]	@ (8001158 <MX_TIM7_Init+0x74>)
 8001102:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <MX_TIM7_Init+0x6c>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 800110a:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <MX_TIM7_Init+0x6c>)
 800110c:	4a13      	ldr	r2, [pc, #76]	@ (800115c <MX_TIM7_Init+0x78>)
 800110e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001110:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <MX_TIM7_Init+0x6c>)
 8001112:	2200      	movs	r2, #0
 8001114:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <MX_TIM7_Init+0x6c>)
 8001118:	0018      	movs	r0, r3
 800111a:	f002 fa63 	bl	80035e4 <HAL_TIM_Base_Init>
 800111e:	1e03      	subs	r3, r0, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001122:	f7ff fcc9 	bl	8000ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001126:	003b      	movs	r3, r7
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800112c:	003b      	movs	r3, r7
 800112e:	2200      	movs	r2, #0
 8001130:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001132:	003a      	movs	r2, r7
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <MX_TIM7_Init+0x6c>)
 8001136:	0011      	movs	r1, r2
 8001138:	0018      	movs	r0, r3
 800113a:	f003 f86b 	bl	8004214 <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	1e03      	subs	r3, r0, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8001142:	f7ff fcb9 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001146:	46c0      	nop			@ (mov r8, r8)
 8001148:	46bd      	mov	sp, r7
 800114a:	b002      	add	sp, #8
 800114c:	bd80      	pop	{r7, pc}
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	20000148 	.word	0x20000148
 8001154:	40001400 	.word	0x40001400
 8001158:	00001f3f 	.word	0x00001f3f
 800115c:	0000270f 	.word	0x0000270f

08001160 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	2380      	movs	r3, #128	@ 0x80
 800116e:	05db      	lsls	r3, r3, #23
 8001170:	429a      	cmp	r2, r3
 8001172:	d106      	bne.n	8001182 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001174:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <HAL_TIM_Base_MspInit+0x40>)
 8001176:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001178:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <HAL_TIM_Base_MspInit+0x40>)
 800117a:	2101      	movs	r1, #1
 800117c:	430a      	orrs	r2, r1
 800117e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001180:	e00a      	b.n	8001198 <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM7)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a07      	ldr	r2, [pc, #28]	@ (80011a4 <HAL_TIM_Base_MspInit+0x44>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d105      	bne.n	8001198 <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800118c:	4b04      	ldr	r3, [pc, #16]	@ (80011a0 <HAL_TIM_Base_MspInit+0x40>)
 800118e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001190:	4b03      	ldr	r3, [pc, #12]	@ (80011a0 <HAL_TIM_Base_MspInit+0x40>)
 8001192:	2120      	movs	r1, #32
 8001194:	430a      	orrs	r2, r1
 8001196:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001198:	46c0      	nop			@ (mov r8, r8)
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	40001400 	.word	0x40001400

080011a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011a8:	b590      	push	{r4, r7, lr}
 80011aa:	b089      	sub	sp, #36	@ 0x24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	240c      	movs	r4, #12
 80011b2:	193b      	adds	r3, r7, r4
 80011b4:	0018      	movs	r0, r3
 80011b6:	2314      	movs	r3, #20
 80011b8:	001a      	movs	r2, r3
 80011ba:	2100      	movs	r1, #0
 80011bc:	f004 fd2c 	bl	8005c18 <memset>
  if(timHandle->Instance==TIM2)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	2380      	movs	r3, #128	@ 0x80
 80011c6:	05db      	lsls	r3, r3, #23
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d121      	bne.n	8001210 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <HAL_TIM_MspPostInit+0x70>)
 80011ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011d0:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <HAL_TIM_MspPostInit+0x70>)
 80011d2:	2102      	movs	r1, #2
 80011d4:	430a      	orrs	r2, r1
 80011d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001218 <HAL_TIM_MspPostInit+0x70>)
 80011da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011dc:	2202      	movs	r2, #2
 80011de:	4013      	ands	r3, r2
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011e4:	0021      	movs	r1, r4
 80011e6:	187b      	adds	r3, r7, r1
 80011e8:	2208      	movs	r2, #8
 80011ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ec:	187b      	adds	r3, r7, r1
 80011ee:	2202      	movs	r2, #2
 80011f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	187b      	adds	r3, r7, r1
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	187b      	adds	r3, r7, r1
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	2202      	movs	r2, #2
 8001202:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001204:	187b      	adds	r3, r7, r1
 8001206:	4a05      	ldr	r2, [pc, #20]	@ (800121c <HAL_TIM_MspPostInit+0x74>)
 8001208:	0019      	movs	r1, r3
 800120a:	0010      	movs	r0, r2
 800120c:	f001 f8a0 	bl	8002350 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001210:	46c0      	nop			@ (mov r8, r8)
 8001212:	46bd      	mov	sp, r7
 8001214:	b009      	add	sp, #36	@ 0x24
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	40021000 	.word	0x40021000
 800121c:	50000400 	.word	0x50000400

08001220 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001224:	4b14      	ldr	r3, [pc, #80]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001226:	4a15      	ldr	r2, [pc, #84]	@ (800127c <MX_USART2_UART_Init+0x5c>)
 8001228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122a:	4b13      	ldr	r3, [pc, #76]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800122c:	22e1      	movs	r2, #225	@ 0xe1
 800122e:	0252      	lsls	r2, r2, #9
 8001230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001256:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001262:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <MX_USART2_UART_Init+0x58>)
 8001264:	0018      	movs	r0, r3
 8001266:	f003 f833 	bl	80042d0 <HAL_UART_Init>
 800126a:	1e03      	subs	r3, r0, #0
 800126c:	d001      	beq.n	8001272 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800126e:	f7ff fc23 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000188 	.word	0x20000188
 800127c:	40004400 	.word	0x40004400

08001280 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b089      	sub	sp, #36	@ 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	240c      	movs	r4, #12
 800128a:	193b      	adds	r3, r7, r4
 800128c:	0018      	movs	r0, r3
 800128e:	2314      	movs	r3, #20
 8001290:	001a      	movs	r2, r3
 8001292:	2100      	movs	r1, #0
 8001294:	f004 fcc0 	bl	8005c18 <memset>
  if(uartHandle->Instance==USART2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a30      	ldr	r2, [pc, #192]	@ (8001360 <HAL_UART_MspInit+0xe0>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d15a      	bne.n	8001358 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012a2:	4b30      	ldr	r3, [pc, #192]	@ (8001364 <HAL_UART_MspInit+0xe4>)
 80012a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001364 <HAL_UART_MspInit+0xe4>)
 80012a8:	2180      	movs	r1, #128	@ 0x80
 80012aa:	0289      	lsls	r1, r1, #10
 80012ac:	430a      	orrs	r2, r1
 80012ae:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001364 <HAL_UART_MspInit+0xe4>)
 80012b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001364 <HAL_UART_MspInit+0xe4>)
 80012b6:	2101      	movs	r1, #1
 80012b8:	430a      	orrs	r2, r1
 80012ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012bc:	4b29      	ldr	r3, [pc, #164]	@ (8001364 <HAL_UART_MspInit+0xe4>)
 80012be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c0:	2201      	movs	r2, #1
 80012c2:	4013      	ands	r3, r2
 80012c4:	60bb      	str	r3, [r7, #8]
 80012c6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012c8:	0021      	movs	r1, r4
 80012ca:	187b      	adds	r3, r7, r1
 80012cc:	220c      	movs	r2, #12
 80012ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d0:	187b      	adds	r3, r7, r1
 80012d2:	2202      	movs	r2, #2
 80012d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	187b      	adds	r3, r7, r1
 80012de:	2203      	movs	r2, #3
 80012e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80012e2:	187b      	adds	r3, r7, r1
 80012e4:	2204      	movs	r2, #4
 80012e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e8:	187a      	adds	r2, r7, r1
 80012ea:	23a0      	movs	r3, #160	@ 0xa0
 80012ec:	05db      	lsls	r3, r3, #23
 80012ee:	0011      	movs	r1, r2
 80012f0:	0018      	movs	r0, r3
 80012f2:	f001 f82d 	bl	8002350 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 80012f8:	4a1c      	ldr	r2, [pc, #112]	@ (800136c <HAL_UART_MspInit+0xec>)
 80012fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_4;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 80012fe:	2204      	movs	r2, #4
 8001300:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001302:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001308:	4b17      	ldr	r3, [pc, #92]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001310:	2280      	movs	r2, #128	@ 0x80
 8001312:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001314:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001316:	2200      	movs	r2, #0
 8001318:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800131a:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001320:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001326:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800132c:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 800132e:	0018      	movs	r0, r3
 8001330:	f000 fdcc 	bl	8001ecc <HAL_DMA_Init>
 8001334:	1e03      	subs	r3, r0, #0
 8001336:	d001      	beq.n	800133c <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8001338:	f7ff fbbe 	bl	8000ab8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a0a      	ldr	r2, [pc, #40]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001340:	675a      	str	r2, [r3, #116]	@ 0x74
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <HAL_UART_MspInit+0xe8>)
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	201c      	movs	r0, #28
 800134e:	f000 fd8b 	bl	8001e68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001352:	201c      	movs	r0, #28
 8001354:	f000 fd9d 	bl	8001e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001358:	46c0      	nop			@ (mov r8, r8)
 800135a:	46bd      	mov	sp, r7
 800135c:	b009      	add	sp, #36	@ 0x24
 800135e:	bd90      	pop	{r4, r7, pc}
 8001360:	40004400 	.word	0x40004400
 8001364:	40021000 	.word	0x40021000
 8001368:	20000210 	.word	0x20000210
 800136c:	40020058 	.word	0x40020058

08001370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001370:	480d      	ldr	r0, [pc, #52]	@ (80013a8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001372:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001374:	f7ff fe32 	bl	8000fdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001378:	480c      	ldr	r0, [pc, #48]	@ (80013ac <LoopForever+0x6>)
  ldr r1, =_edata
 800137a:	490d      	ldr	r1, [pc, #52]	@ (80013b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800137c:	4a0d      	ldr	r2, [pc, #52]	@ (80013b4 <LoopForever+0xe>)
  movs r3, #0
 800137e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001380:	e002      	b.n	8001388 <LoopCopyDataInit>

08001382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001386:	3304      	adds	r3, #4

08001388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800138a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800138c:	d3f9      	bcc.n	8001382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001390:	4c0a      	ldr	r4, [pc, #40]	@ (80013bc <LoopForever+0x16>)
  movs r3, #0
 8001392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001394:	e001      	b.n	800139a <LoopFillZerobss>

08001396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001398:	3204      	adds	r2, #4

0800139a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800139a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800139c:	d3fb      	bcc.n	8001396 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800139e:	f004 fc97 	bl	8005cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013a2:	f7ff fa77 	bl	8000894 <main>

080013a6 <LoopForever>:

LoopForever:
    b LoopForever
 80013a6:	e7fe      	b.n	80013a6 <LoopForever>
   ldr   r0, =_estack
 80013a8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80013ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80013b4:	08006980 	.word	0x08006980
  ldr r2, =_sbss
 80013b8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80013bc:	200003a8 	.word	0x200003a8

080013c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013c0:	e7fe      	b.n	80013c0 <ADC1_COMP_IRQHandler>
	...

080013c4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013ca:	1dfb      	adds	r3, r7, #7
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_Init+0x3c>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001400 <HAL_Init+0x3c>)
 80013d6:	2140      	movs	r1, #64	@ 0x40
 80013d8:	430a      	orrs	r2, r1
 80013da:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013dc:	2000      	movs	r0, #0
 80013de:	f000 f811 	bl	8001404 <HAL_InitTick>
 80013e2:	1e03      	subs	r3, r0, #0
 80013e4:	d003      	beq.n	80013ee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80013e6:	1dfb      	adds	r3, r7, #7
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e001      	b.n	80013f2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013ee:	f7ff fcfd 	bl	8000dec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013f2:	1dfb      	adds	r3, r7, #7
 80013f4:	781b      	ldrb	r3, [r3, #0]
}
 80013f6:	0018      	movs	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	b002      	add	sp, #8
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	40022000 	.word	0x40022000

08001404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800140c:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <HAL_InitTick+0x5c>)
 800140e:	681c      	ldr	r4, [r3, #0]
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <HAL_InitTick+0x60>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	0019      	movs	r1, r3
 8001416:	23fa      	movs	r3, #250	@ 0xfa
 8001418:	0098      	lsls	r0, r3, #2
 800141a:	f7fe fe7f 	bl	800011c <__udivsi3>
 800141e:	0003      	movs	r3, r0
 8001420:	0019      	movs	r1, r3
 8001422:	0020      	movs	r0, r4
 8001424:	f7fe fe7a 	bl	800011c <__udivsi3>
 8001428:	0003      	movs	r3, r0
 800142a:	0018      	movs	r0, r3
 800142c:	f000 fd41 	bl	8001eb2 <HAL_SYSTICK_Config>
 8001430:	1e03      	subs	r3, r0, #0
 8001432:	d001      	beq.n	8001438 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e00f      	b.n	8001458 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b03      	cmp	r3, #3
 800143c:	d80b      	bhi.n	8001456 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	2301      	movs	r3, #1
 8001442:	425b      	negs	r3, r3
 8001444:	2200      	movs	r2, #0
 8001446:	0018      	movs	r0, r3
 8001448:	f000 fd0e 	bl	8001e68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800144c:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <HAL_InitTick+0x64>)
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001452:	2300      	movs	r3, #0
 8001454:	e000      	b.n	8001458 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
}
 8001458:	0018      	movs	r0, r3
 800145a:	46bd      	mov	sp, r7
 800145c:	b003      	add	sp, #12
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	20000004 	.word	0x20000004
 8001464:	2000000c 	.word	0x2000000c
 8001468:	20000008 	.word	0x20000008

0800146c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001470:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <HAL_IncTick+0x1c>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	001a      	movs	r2, r3
 8001476:	4b05      	ldr	r3, [pc, #20]	@ (800148c <HAL_IncTick+0x20>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	18d2      	adds	r2, r2, r3
 800147c:	4b03      	ldr	r3, [pc, #12]	@ (800148c <HAL_IncTick+0x20>)
 800147e:	601a      	str	r2, [r3, #0]
}
 8001480:	46c0      	nop			@ (mov r8, r8)
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	46c0      	nop			@ (mov r8, r8)
 8001488:	2000000c 	.word	0x2000000c
 800148c:	20000258 	.word	0x20000258

08001490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  return uwTick;
 8001494:	4b02      	ldr	r3, [pc, #8]	@ (80014a0 <HAL_GetTick+0x10>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	0018      	movs	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	46c0      	nop			@ (mov r8, r8)
 80014a0:	20000258 	.word	0x20000258

080014a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e159      	b.n	800176a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10a      	bne.n	80014d4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2200      	movs	r2, #0
 80014c2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2250      	movs	r2, #80	@ 0x50
 80014c8:	2100      	movs	r1, #0
 80014ca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	0018      	movs	r0, r3
 80014d0:	f7ff f848 	bl	8000564 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d8:	2210      	movs	r2, #16
 80014da:	4013      	ands	r3, r2
 80014dc:	2b10      	cmp	r3, #16
 80014de:	d005      	beq.n	80014ec <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2204      	movs	r2, #4
 80014e8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80014ea:	d00b      	beq.n	8001504 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014f0:	2210      	movs	r2, #16
 80014f2:	431a      	orrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2250      	movs	r2, #80	@ 0x50
 80014fc:	2100      	movs	r1, #0
 80014fe:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e132      	b.n	800176a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001508:	4a9a      	ldr	r2, [pc, #616]	@ (8001774 <HAL_ADC_Init+0x2d0>)
 800150a:	4013      	ands	r3, r2
 800150c:	2202      	movs	r2, #2
 800150e:	431a      	orrs	r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	2203      	movs	r2, #3
 800151c:	4013      	ands	r3, r2
 800151e:	2b01      	cmp	r3, #1
 8001520:	d108      	bne.n	8001534 <HAL_ADC_Init+0x90>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2201      	movs	r2, #1
 800152a:	4013      	ands	r3, r2
 800152c:	2b01      	cmp	r3, #1
 800152e:	d101      	bne.n	8001534 <HAL_ADC_Init+0x90>
 8001530:	2301      	movs	r3, #1
 8001532:	e000      	b.n	8001536 <HAL_ADC_Init+0x92>
 8001534:	2300      	movs	r3, #0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d149      	bne.n	80015ce <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685a      	ldr	r2, [r3, #4]
 800153e:	23c0      	movs	r3, #192	@ 0xc0
 8001540:	061b      	lsls	r3, r3, #24
 8001542:	429a      	cmp	r2, r3
 8001544:	d00b      	beq.n	800155e <HAL_ADC_Init+0xba>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	05db      	lsls	r3, r3, #23
 800154e:	429a      	cmp	r2, r3
 8001550:	d005      	beq.n	800155e <HAL_ADC_Init+0xba>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685a      	ldr	r2, [r3, #4]
 8001556:	2380      	movs	r3, #128	@ 0x80
 8001558:	061b      	lsls	r3, r3, #24
 800155a:	429a      	cmp	r2, r3
 800155c:	d111      	bne.n	8001582 <HAL_ADC_Init+0xde>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	691a      	ldr	r2, [r3, #16]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	0092      	lsls	r2, r2, #2
 800156a:	0892      	lsrs	r2, r2, #2
 800156c:	611a      	str	r2, [r3, #16]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6919      	ldr	r1, [r3, #16]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	430a      	orrs	r2, r1
 800157e:	611a      	str	r2, [r3, #16]
 8001580:	e014      	b.n	80015ac <HAL_ADC_Init+0x108>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	0092      	lsls	r2, r2, #2
 800158e:	0892      	lsrs	r2, r2, #2
 8001590:	611a      	str	r2, [r3, #16]
 8001592:	4b79      	ldr	r3, [pc, #484]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	4b78      	ldr	r3, [pc, #480]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 8001598:	4978      	ldr	r1, [pc, #480]	@ (800177c <HAL_ADC_Init+0x2d8>)
 800159a:	400a      	ands	r2, r1
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	4b76      	ldr	r3, [pc, #472]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 80015a0:	6819      	ldr	r1, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	4b74      	ldr	r3, [pc, #464]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 80015a8:	430a      	orrs	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2118      	movs	r1, #24
 80015b8:	438a      	bics	r2, r1
 80015ba:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68d9      	ldr	r1, [r3, #12]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	430a      	orrs	r2, r1
 80015cc:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80015ce:	4b6a      	ldr	r3, [pc, #424]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4b69      	ldr	r3, [pc, #420]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 80015d4:	496a      	ldr	r1, [pc, #424]	@ (8001780 <HAL_ADC_Init+0x2dc>)
 80015d6:	400a      	ands	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80015da:	4b67      	ldr	r3, [pc, #412]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 80015dc:	6819      	ldr	r1, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015e2:	065a      	lsls	r2, r3, #25
 80015e4:	4b64      	ldr	r3, [pc, #400]	@ (8001778 <HAL_ADC_Init+0x2d4>)
 80015e6:	430a      	orrs	r2, r1
 80015e8:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	2380      	movs	r3, #128	@ 0x80
 80015f2:	055b      	lsls	r3, r3, #21
 80015f4:	4013      	ands	r3, r2
 80015f6:	d108      	bne.n	800160a <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2180      	movs	r1, #128	@ 0x80
 8001604:	0549      	lsls	r1, r1, #21
 8001606:	430a      	orrs	r2, r1
 8001608:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68da      	ldr	r2, [r3, #12]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	495b      	ldr	r1, [pc, #364]	@ (8001784 <HAL_ADC_Init+0x2e0>)
 8001616:	400a      	ands	r2, r1
 8001618:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	68d9      	ldr	r1, [r3, #12]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	691b      	ldr	r3, [r3, #16]
 8001628:	2b02      	cmp	r3, #2
 800162a:	d101      	bne.n	8001630 <HAL_ADC_Init+0x18c>
 800162c:	2304      	movs	r3, #4
 800162e:	e000      	b.n	8001632 <HAL_ADC_Init+0x18e>
 8001630:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001632:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2020      	movs	r0, #32
 8001638:	5c1b      	ldrb	r3, [r3, r0]
 800163a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800163c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	202c      	movs	r0, #44	@ 0x2c
 8001642:	5c1b      	ldrb	r3, [r3, r0]
 8001644:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001646:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800164c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001654:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800165c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	430a      	orrs	r2, r1
 8001664:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800166a:	23c2      	movs	r3, #194	@ 0xc2
 800166c:	33ff      	adds	r3, #255	@ 0xff
 800166e:	429a      	cmp	r2, r3
 8001670:	d00b      	beq.n	800168a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68d9      	ldr	r1, [r3, #12]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	430a      	orrs	r2, r1
 8001688:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2221      	movs	r2, #33	@ 0x21
 800168e:	5c9b      	ldrb	r3, [r3, r2]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d11a      	bne.n	80016ca <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2220      	movs	r2, #32
 8001698:	5c9b      	ldrb	r3, [r3, r2]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d109      	bne.n	80016b2 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68da      	ldr	r2, [r3, #12]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2180      	movs	r1, #128	@ 0x80
 80016aa:	0249      	lsls	r1, r1, #9
 80016ac:	430a      	orrs	r2, r1
 80016ae:	60da      	str	r2, [r3, #12]
 80016b0:	e00b      	b.n	80016ca <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016b6:	2220      	movs	r2, #32
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	2201      	movs	r2, #1
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d11f      	bne.n	8001712 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	691a      	ldr	r2, [r3, #16]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	492a      	ldr	r1, [pc, #168]	@ (8001788 <HAL_ADC_Init+0x2e4>)
 80016de:	400a      	ands	r2, r1
 80016e0:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	6919      	ldr	r1, [r3, #16]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80016f0:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80016f6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	691a      	ldr	r2, [r3, #16]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2101      	movs	r1, #1
 800170c:	430a      	orrs	r2, r1
 800170e:	611a      	str	r2, [r3, #16]
 8001710:	e00e      	b.n	8001730 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	2201      	movs	r2, #1
 800171a:	4013      	ands	r3, r2
 800171c:	2b01      	cmp	r3, #1
 800171e:	d107      	bne.n	8001730 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	691a      	ldr	r2, [r3, #16]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2101      	movs	r1, #1
 800172c:	438a      	bics	r2, r1
 800172e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	695a      	ldr	r2, [r3, #20]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2107      	movs	r1, #7
 800173c:	438a      	bics	r2, r1
 800173e:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6959      	ldr	r1, [r3, #20]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	430a      	orrs	r2, r1
 8001750:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800175c:	2203      	movs	r2, #3
 800175e:	4393      	bics	r3, r2
 8001760:	2201      	movs	r2, #1
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	0018      	movs	r0, r3
 800176c:	46bd      	mov	sp, r7
 800176e:	b002      	add	sp, #8
 8001770:	bd80      	pop	{r7, pc}
 8001772:	46c0      	nop			@ (mov r8, r8)
 8001774:	fffffefd 	.word	0xfffffefd
 8001778:	40012708 	.word	0x40012708
 800177c:	ffc3ffff 	.word	0xffc3ffff
 8001780:	fdffffff 	.word	0xfdffffff
 8001784:	fffe0219 	.word	0xfffe0219
 8001788:	fffffc03 	.word	0xfffffc03

0800178c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001794:	230f      	movs	r3, #15
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2204      	movs	r2, #4
 80017a4:	4013      	ands	r3, r2
 80017a6:	d138      	bne.n	800181a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2250      	movs	r2, #80	@ 0x50
 80017ac:	5c9b      	ldrb	r3, [r3, r2]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d101      	bne.n	80017b6 <HAL_ADC_Start+0x2a>
 80017b2:	2302      	movs	r3, #2
 80017b4:	e038      	b.n	8001828 <HAL_ADC_Start+0x9c>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2250      	movs	r2, #80	@ 0x50
 80017ba:	2101      	movs	r1, #1
 80017bc:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d007      	beq.n	80017d6 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80017c6:	230f      	movs	r3, #15
 80017c8:	18fc      	adds	r4, r7, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f000 f979 	bl	8001ac4 <ADC_Enable>
 80017d2:	0003      	movs	r3, r0
 80017d4:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017d6:	230f      	movs	r3, #15
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d120      	bne.n	8001822 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017e4:	4a12      	ldr	r2, [pc, #72]	@ (8001830 <HAL_ADC_Start+0xa4>)
 80017e6:	4013      	ands	r3, r2
 80017e8:	2280      	movs	r2, #128	@ 0x80
 80017ea:	0052      	lsls	r2, r2, #1
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2250      	movs	r2, #80	@ 0x50
 80017fc:	2100      	movs	r1, #0
 80017fe:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	221c      	movs	r2, #28
 8001806:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2104      	movs	r1, #4
 8001814:	430a      	orrs	r2, r1
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	e003      	b.n	8001822 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800181a:	230f      	movs	r3, #15
 800181c:	18fb      	adds	r3, r7, r3
 800181e:	2202      	movs	r2, #2
 8001820:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001822:	230f      	movs	r3, #15
 8001824:	18fb      	adds	r3, r7, r3
 8001826:	781b      	ldrb	r3, [r3, #0]
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b005      	add	sp, #20
 800182e:	bd90      	pop	{r4, r7, pc}
 8001830:	fffff0fe 	.word	0xfffff0fe

08001834 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	2b08      	cmp	r3, #8
 800184c:	d102      	bne.n	8001854 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800184e:	2308      	movs	r3, #8
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	e014      	b.n	800187e <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	2201      	movs	r2, #1
 800185c:	4013      	ands	r3, r2
 800185e:	2b01      	cmp	r3, #1
 8001860:	d10b      	bne.n	800187a <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001866:	2220      	movs	r2, #32
 8001868:	431a      	orrs	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2250      	movs	r2, #80	@ 0x50
 8001872:	2100      	movs	r1, #0
 8001874:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e072      	b.n	8001960 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800187a:	230c      	movs	r3, #12
 800187c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800187e:	f7ff fe07 	bl	8001490 <HAL_GetTick>
 8001882:	0003      	movs	r3, r0
 8001884:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001886:	e01f      	b.n	80018c8 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	3301      	adds	r3, #1
 800188c:	d01c      	beq.n	80018c8 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d007      	beq.n	80018a4 <HAL_ADC_PollForConversion+0x70>
 8001894:	f7ff fdfc 	bl	8001490 <HAL_GetTick>
 8001898:	0002      	movs	r2, r0
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d211      	bcs.n	80018c8 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	4013      	ands	r3, r2
 80018ae:	d10b      	bne.n	80018c8 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b4:	2204      	movs	r2, #4
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2250      	movs	r2, #80	@ 0x50
 80018c0:	2100      	movs	r1, #0
 80018c2:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e04b      	b.n	8001960 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	68fa      	ldr	r2, [r7, #12]
 80018d0:	4013      	ands	r3, r2
 80018d2:	d0d9      	beq.n	8001888 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018d8:	2280      	movs	r2, #128	@ 0x80
 80018da:	0092      	lsls	r2, r2, #2
 80018dc:	431a      	orrs	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	68da      	ldr	r2, [r3, #12]
 80018e8:	23c0      	movs	r3, #192	@ 0xc0
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	4013      	ands	r3, r2
 80018ee:	d12e      	bne.n	800194e <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2220      	movs	r2, #32
 80018f4:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d129      	bne.n	800194e <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2208      	movs	r2, #8
 8001902:	4013      	ands	r3, r2
 8001904:	2b08      	cmp	r3, #8
 8001906:	d122      	bne.n	800194e <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	2204      	movs	r2, #4
 8001910:	4013      	ands	r3, r2
 8001912:	d110      	bne.n	8001936 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	210c      	movs	r1, #12
 8001920:	438a      	bics	r2, r1
 8001922:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001928:	4a0f      	ldr	r2, [pc, #60]	@ (8001968 <HAL_ADC_PollForConversion+0x134>)
 800192a:	4013      	ands	r3, r2
 800192c:	2201      	movs	r2, #1
 800192e:	431a      	orrs	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	655a      	str	r2, [r3, #84]	@ 0x54
 8001934:	e00b      	b.n	800194e <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800193a:	2220      	movs	r2, #32
 800193c:	431a      	orrs	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	2201      	movs	r2, #1
 8001948:	431a      	orrs	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d103      	bne.n	800195e <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	220c      	movs	r2, #12
 800195c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800195e:	2300      	movs	r3, #0
}
 8001960:	0018      	movs	r0, r3
 8001962:	46bd      	mov	sp, r7
 8001964:	b004      	add	sp, #16
 8001966:	bd80      	pop	{r7, pc}
 8001968:	fffffefe 	.word	0xfffffefe

0800196c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800197a:	0018      	movs	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	b002      	add	sp, #8
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2250      	movs	r2, #80	@ 0x50
 8001992:	5c9b      	ldrb	r3, [r3, r2]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d101      	bne.n	800199c <HAL_ADC_ConfigChannel+0x18>
 8001998:	2302      	movs	r3, #2
 800199a:	e085      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x124>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2250      	movs	r2, #80	@ 0x50
 80019a0:	2101      	movs	r1, #1
 80019a2:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	2204      	movs	r2, #4
 80019ac:	4013      	ands	r3, r2
 80019ae:	d00b      	beq.n	80019c8 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b4:	2220      	movs	r2, #32
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2250      	movs	r2, #80	@ 0x50
 80019c0:	2100      	movs	r1, #0
 80019c2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e06f      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	4a38      	ldr	r2, [pc, #224]	@ (8001ab0 <HAL_ADC_ConfigChannel+0x12c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d035      	beq.n	8001a3e <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	035b      	lsls	r3, r3, #13
 80019de:	0b5a      	lsrs	r2, r3, #13
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	430a      	orrs	r2, r1
 80019e6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	02db      	lsls	r3, r3, #11
 80019f0:	4013      	ands	r3, r2
 80019f2:	d009      	beq.n	8001a08 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80019f4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 80019fa:	2180      	movs	r1, #128	@ 0x80
 80019fc:	0409      	lsls	r1, r1, #16
 80019fe:	430a      	orrs	r2, r1
 8001a00:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001a02:	200a      	movs	r0, #10
 8001a04:	f000 f8c6 	bl	8001b94 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	2380      	movs	r3, #128	@ 0x80
 8001a0e:	029b      	lsls	r3, r3, #10
 8001a10:	4013      	ands	r3, r2
 8001a12:	d006      	beq.n	8001a22 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001a14:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b26      	ldr	r3, [pc, #152]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a1a:	2180      	movs	r1, #128	@ 0x80
 8001a1c:	03c9      	lsls	r1, r1, #15
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	2380      	movs	r3, #128	@ 0x80
 8001a28:	025b      	lsls	r3, r3, #9
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d037      	beq.n	8001a9e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8001a2e:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	4b20      	ldr	r3, [pc, #128]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a34:	2180      	movs	r1, #128	@ 0x80
 8001a36:	0449      	lsls	r1, r1, #17
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	e02f      	b.n	8001a9e <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	035b      	lsls	r3, r3, #13
 8001a4a:	0b5b      	lsrs	r3, r3, #13
 8001a4c:	43d9      	mvns	r1, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	400a      	ands	r2, r1
 8001a54:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	2380      	movs	r3, #128	@ 0x80
 8001a5c:	02db      	lsls	r3, r3, #11
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d005      	beq.n	8001a6e <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001a62:	4b14      	ldr	r3, [pc, #80]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a68:	4913      	ldr	r1, [pc, #76]	@ (8001ab8 <HAL_ADC_ConfigChannel+0x134>)
 8001a6a:	400a      	ands	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	2380      	movs	r3, #128	@ 0x80
 8001a74:	029b      	lsls	r3, r3, #10
 8001a76:	4013      	ands	r3, r2
 8001a78:	d005      	beq.n	8001a86 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a80:	490e      	ldr	r1, [pc, #56]	@ (8001abc <HAL_ADC_ConfigChannel+0x138>)
 8001a82:	400a      	ands	r2, r1
 8001a84:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	2380      	movs	r3, #128	@ 0x80
 8001a8c:	025b      	lsls	r3, r3, #9
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d005      	beq.n	8001a9e <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8001a92:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x130>)
 8001a98:	4909      	ldr	r1, [pc, #36]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x13c>)
 8001a9a:	400a      	ands	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2250      	movs	r2, #80	@ 0x50
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b002      	add	sp, #8
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	00001001 	.word	0x00001001
 8001ab4:	40012708 	.word	0x40012708
 8001ab8:	ff7fffff 	.word	0xff7fffff
 8001abc:	ffbfffff 	.word	0xffbfffff
 8001ac0:	feffffff 	.word	0xfeffffff

08001ac4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	2203      	movs	r2, #3
 8001ad8:	4013      	ands	r3, r2
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d108      	bne.n	8001af0 <ADC_Enable+0x2c>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d101      	bne.n	8001af0 <ADC_Enable+0x2c>
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <ADC_Enable+0x2e>
 8001af0:	2300      	movs	r3, #0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d146      	bne.n	8001b84 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	4a24      	ldr	r2, [pc, #144]	@ (8001b90 <ADC_Enable+0xcc>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	d00d      	beq.n	8001b1e <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b06:	2210      	movs	r2, #16
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b12:	2201      	movs	r2, #1
 8001b14:	431a      	orrs	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e033      	b.n	8001b86 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001b2e:	2001      	movs	r0, #1
 8001b30:	f000 f830 	bl	8001b94 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b34:	f7ff fcac 	bl	8001490 <HAL_GetTick>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b3c:	e01b      	b.n	8001b76 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b3e:	f7ff fca7 	bl	8001490 <HAL_GetTick>
 8001b42:	0002      	movs	r2, r0
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b0a      	cmp	r3, #10
 8001b4a:	d914      	bls.n	8001b76 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2201      	movs	r2, #1
 8001b54:	4013      	ands	r3, r2
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d00d      	beq.n	8001b76 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b5e:	2210      	movs	r2, #16
 8001b60:	431a      	orrs	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	431a      	orrs	r2, r3
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e007      	b.n	8001b86 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	4013      	ands	r3, r2
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d1dc      	bne.n	8001b3e <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	0018      	movs	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	b004      	add	sp, #16
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	46c0      	nop			@ (mov r8, r8)
 8001b90:	80000017 	.word	0x80000017

08001b94 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001bcc <ADC_DelayMicroSecond+0x38>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	490b      	ldr	r1, [pc, #44]	@ (8001bd0 <ADC_DelayMicroSecond+0x3c>)
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f7fe faba 	bl	800011c <__udivsi3>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	001a      	movs	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4353      	muls	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8001bb2:	e002      	b.n	8001bba <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1f9      	bne.n	8001bb4 <ADC_DelayMicroSecond+0x20>
  }
}
 8001bc0:	46c0      	nop			@ (mov r8, r8)
 8001bc2:	46c0      	nop			@ (mov r8, r8)
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b004      	add	sp, #16
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	46c0      	nop			@ (mov r8, r8)
 8001bcc:	20000004 	.word	0x20000004
 8001bd0:	000f4240 	.word	0x000f4240

08001bd4 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bde:	2317      	movs	r3, #23
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SingleDiff);

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2250      	movs	r2, #80	@ 0x50
 8001bf2:	5c9b      	ldrb	r3, [r3, r2]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d101      	bne.n	8001bfc <HAL_ADCEx_Calibration_Start+0x28>
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	e083      	b.n	8001d04 <HAL_ADCEx_Calibration_Start+0x130>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2250      	movs	r2, #80	@ 0x50
 8001c00:	2101      	movs	r1, #1
 8001c02:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d108      	bne.n	8001c24 <HAL_ADCEx_Calibration_Start+0x50>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d101      	bne.n	8001c24 <HAL_ADCEx_Calibration_Start+0x50>
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <HAL_ADCEx_Calibration_Start+0x52>
 8001c24:	2300      	movs	r3, #0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d15b      	bne.n	8001ce2 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c2e:	4a37      	ldr	r2, [pc, #220]	@ (8001d0c <HAL_ADCEx_Calibration_Start+0x138>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	2202      	movs	r2, #2
 8001c34:	431a      	orrs	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2203      	movs	r2, #3
 8001c42:	4013      	ands	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2103      	movs	r1, #3
 8001c52:	438a      	bics	r2, r1
 8001c54:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2180      	movs	r1, #128	@ 0x80
 8001c62:	0609      	lsls	r1, r1, #24
 8001c64:	430a      	orrs	r2, r1
 8001c66:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8001c68:	f7ff fc12 	bl	8001490 <HAL_GetTick>
 8001c6c:	0003      	movs	r3, r0
 8001c6e:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001c70:	e01d      	b.n	8001cae <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001c72:	f7ff fc0d 	bl	8001490 <HAL_GetTick>
 8001c76:	0002      	movs	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b0a      	cmp	r3, #10
 8001c7e:	d916      	bls.n	8001cae <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	0fdb      	lsrs	r3, r3, #31
 8001c88:	07da      	lsls	r2, r3, #31
 8001c8a:	2380      	movs	r3, #128	@ 0x80
 8001c8c:	061b      	lsls	r3, r3, #24
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d10d      	bne.n	8001cae <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c96:	2212      	movs	r2, #18
 8001c98:	4393      	bics	r3, r2
 8001c9a:	2210      	movs	r2, #16
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	655a      	str	r2, [r3, #84]	@ 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2250      	movs	r2, #80	@ 0x50
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e02a      	b.n	8001d04 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	0fdb      	lsrs	r3, r3, #31
 8001cb6:	07da      	lsls	r2, r3, #31
 8001cb8:	2380      	movs	r3, #128	@ 0x80
 8001cba:	061b      	lsls	r3, r3, #24
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d0d8      	beq.n	8001c72 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	68d9      	ldr	r1, [r3, #12]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	4393      	bics	r3, r2
 8001cd8:	2201      	movs	r2, #1
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ce0:	e009      	b.n	8001cf6 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	431a      	orrs	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001cee:	2317      	movs	r3, #23
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2250      	movs	r2, #80	@ 0x50
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001cfe:	2317      	movs	r3, #23
 8001d00:	18fb      	adds	r3, r7, r3
 8001d02:	781b      	ldrb	r3, [r3, #0]
}
 8001d04:	0018      	movs	r0, r3
 8001d06:	46bd      	mov	sp, r7
 8001d08:	b006      	add	sp, #24
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	fffffefd 	.word	0xfffffefd

08001d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	0002      	movs	r2, r0
 8001d18:	1dfb      	adds	r3, r7, #7
 8001d1a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d1c:	1dfb      	adds	r3, r7, #7
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d22:	d809      	bhi.n	8001d38 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d24:	1dfb      	adds	r3, r7, #7
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	001a      	movs	r2, r3
 8001d2a:	231f      	movs	r3, #31
 8001d2c:	401a      	ands	r2, r3
 8001d2e:	4b04      	ldr	r3, [pc, #16]	@ (8001d40 <__NVIC_EnableIRQ+0x30>)
 8001d30:	2101      	movs	r1, #1
 8001d32:	4091      	lsls	r1, r2
 8001d34:	000a      	movs	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]
  }
}
 8001d38:	46c0      	nop			@ (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b002      	add	sp, #8
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	e000e100 	.word	0xe000e100

08001d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d44:	b590      	push	{r4, r7, lr}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	0002      	movs	r2, r0
 8001d4c:	6039      	str	r1, [r7, #0]
 8001d4e:	1dfb      	adds	r3, r7, #7
 8001d50:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d52:	1dfb      	adds	r3, r7, #7
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d58:	d828      	bhi.n	8001dac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d5a:	4a2f      	ldr	r2, [pc, #188]	@ (8001e18 <__NVIC_SetPriority+0xd4>)
 8001d5c:	1dfb      	adds	r3, r7, #7
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	b25b      	sxtb	r3, r3
 8001d62:	089b      	lsrs	r3, r3, #2
 8001d64:	33c0      	adds	r3, #192	@ 0xc0
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	589b      	ldr	r3, [r3, r2]
 8001d6a:	1dfa      	adds	r2, r7, #7
 8001d6c:	7812      	ldrb	r2, [r2, #0]
 8001d6e:	0011      	movs	r1, r2
 8001d70:	2203      	movs	r2, #3
 8001d72:	400a      	ands	r2, r1
 8001d74:	00d2      	lsls	r2, r2, #3
 8001d76:	21ff      	movs	r1, #255	@ 0xff
 8001d78:	4091      	lsls	r1, r2
 8001d7a:	000a      	movs	r2, r1
 8001d7c:	43d2      	mvns	r2, r2
 8001d7e:	401a      	ands	r2, r3
 8001d80:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	019b      	lsls	r3, r3, #6
 8001d86:	22ff      	movs	r2, #255	@ 0xff
 8001d88:	401a      	ands	r2, r3
 8001d8a:	1dfb      	adds	r3, r7, #7
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	2303      	movs	r3, #3
 8001d92:	4003      	ands	r3, r0
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d98:	481f      	ldr	r0, [pc, #124]	@ (8001e18 <__NVIC_SetPriority+0xd4>)
 8001d9a:	1dfb      	adds	r3, r7, #7
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	089b      	lsrs	r3, r3, #2
 8001da2:	430a      	orrs	r2, r1
 8001da4:	33c0      	adds	r3, #192	@ 0xc0
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001daa:	e031      	b.n	8001e10 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dac:	4a1b      	ldr	r2, [pc, #108]	@ (8001e1c <__NVIC_SetPriority+0xd8>)
 8001dae:	1dfb      	adds	r3, r7, #7
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	0019      	movs	r1, r3
 8001db4:	230f      	movs	r3, #15
 8001db6:	400b      	ands	r3, r1
 8001db8:	3b08      	subs	r3, #8
 8001dba:	089b      	lsrs	r3, r3, #2
 8001dbc:	3306      	adds	r3, #6
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	18d3      	adds	r3, r2, r3
 8001dc2:	3304      	adds	r3, #4
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	1dfa      	adds	r2, r7, #7
 8001dc8:	7812      	ldrb	r2, [r2, #0]
 8001dca:	0011      	movs	r1, r2
 8001dcc:	2203      	movs	r2, #3
 8001dce:	400a      	ands	r2, r1
 8001dd0:	00d2      	lsls	r2, r2, #3
 8001dd2:	21ff      	movs	r1, #255	@ 0xff
 8001dd4:	4091      	lsls	r1, r2
 8001dd6:	000a      	movs	r2, r1
 8001dd8:	43d2      	mvns	r2, r2
 8001dda:	401a      	ands	r2, r3
 8001ddc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	019b      	lsls	r3, r3, #6
 8001de2:	22ff      	movs	r2, #255	@ 0xff
 8001de4:	401a      	ands	r2, r3
 8001de6:	1dfb      	adds	r3, r7, #7
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	0018      	movs	r0, r3
 8001dec:	2303      	movs	r3, #3
 8001dee:	4003      	ands	r3, r0
 8001df0:	00db      	lsls	r3, r3, #3
 8001df2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001df4:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <__NVIC_SetPriority+0xd8>)
 8001df6:	1dfb      	adds	r3, r7, #7
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	001c      	movs	r4, r3
 8001dfc:	230f      	movs	r3, #15
 8001dfe:	4023      	ands	r3, r4
 8001e00:	3b08      	subs	r3, #8
 8001e02:	089b      	lsrs	r3, r3, #2
 8001e04:	430a      	orrs	r2, r1
 8001e06:	3306      	adds	r3, #6
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	18c3      	adds	r3, r0, r3
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	601a      	str	r2, [r3, #0]
}
 8001e10:	46c0      	nop			@ (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b003      	add	sp, #12
 8001e16:	bd90      	pop	{r4, r7, pc}
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	1e5a      	subs	r2, r3, #1
 8001e2c:	2380      	movs	r3, #128	@ 0x80
 8001e2e:	045b      	lsls	r3, r3, #17
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d301      	bcc.n	8001e38 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e34:	2301      	movs	r3, #1
 8001e36:	e010      	b.n	8001e5a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e38:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <SysTick_Config+0x44>)
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	3a01      	subs	r2, #1
 8001e3e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e40:	2301      	movs	r3, #1
 8001e42:	425b      	negs	r3, r3
 8001e44:	2103      	movs	r1, #3
 8001e46:	0018      	movs	r0, r3
 8001e48:	f7ff ff7c 	bl	8001d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e4c:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <SysTick_Config+0x44>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e52:	4b04      	ldr	r3, [pc, #16]	@ (8001e64 <SysTick_Config+0x44>)
 8001e54:	2207      	movs	r2, #7
 8001e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b002      	add	sp, #8
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	e000e010 	.word	0xe000e010

08001e68 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60b9      	str	r1, [r7, #8]
 8001e70:	607a      	str	r2, [r7, #4]
 8001e72:	210f      	movs	r1, #15
 8001e74:	187b      	adds	r3, r7, r1
 8001e76:	1c02      	adds	r2, r0, #0
 8001e78:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	187b      	adds	r3, r7, r1
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b25b      	sxtb	r3, r3
 8001e82:	0011      	movs	r1, r2
 8001e84:	0018      	movs	r0, r3
 8001e86:	f7ff ff5d 	bl	8001d44 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8001e8a:	46c0      	nop			@ (mov r8, r8)
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b004      	add	sp, #16
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	0002      	movs	r2, r0
 8001e9a:	1dfb      	adds	r3, r7, #7
 8001e9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e9e:	1dfb      	adds	r3, r7, #7
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	b25b      	sxtb	r3, r3
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	f7ff ff33 	bl	8001d10 <__NVIC_EnableIRQ>
}
 8001eaa:	46c0      	nop			@ (mov r8, r8)
 8001eac:	46bd      	mov	sp, r7
 8001eae:	b002      	add	sp, #8
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b082      	sub	sp, #8
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	f7ff ffaf 	bl	8001e20 <SysTick_Config>
 8001ec2:	0003      	movs	r3, r0
}
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b002      	add	sp, #8
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e061      	b.n	8001fa2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a32      	ldr	r2, [pc, #200]	@ (8001fac <HAL_DMA_Init+0xe0>)
 8001ee4:	4694      	mov	ip, r2
 8001ee6:	4463      	add	r3, ip
 8001ee8:	2114      	movs	r1, #20
 8001eea:	0018      	movs	r0, r3
 8001eec:	f7fe f916 	bl	800011c <__udivsi3>
 8001ef0:	0003      	movs	r3, r0
 8001ef2:	009a      	lsls	r2, r3, #2
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a2d      	ldr	r2, [pc, #180]	@ (8001fb0 <HAL_DMA_Init+0xe4>)
 8001efc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2225      	movs	r2, #37	@ 0x25
 8001f02:	2102      	movs	r1, #2
 8001f04:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	4a28      	ldr	r2, [pc, #160]	@ (8001fb4 <HAL_DMA_Init+0xe8>)
 8001f12:	4013      	ands	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001f1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68fa      	ldr	r2, [r7, #12]
 8001f4a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	01db      	lsls	r3, r3, #7
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d018      	beq.n	8001f8a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001f58:	4b17      	ldr	r3, [pc, #92]	@ (8001fb8 <HAL_DMA_Init+0xec>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f60:	211c      	movs	r1, #28
 8001f62:	400b      	ands	r3, r1
 8001f64:	210f      	movs	r1, #15
 8001f66:	4099      	lsls	r1, r3
 8001f68:	000b      	movs	r3, r1
 8001f6a:	43d9      	mvns	r1, r3
 8001f6c:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <HAL_DMA_Init+0xec>)
 8001f6e:	400a      	ands	r2, r1
 8001f70:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001f72:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <HAL_DMA_Init+0xec>)
 8001f74:	6819      	ldr	r1, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	201c      	movs	r0, #28
 8001f80:	4003      	ands	r3, r0
 8001f82:	409a      	lsls	r2, r3
 8001f84:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <HAL_DMA_Init+0xec>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2225      	movs	r2, #37	@ 0x25
 8001f94:	2101      	movs	r1, #1
 8001f96:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2224      	movs	r2, #36	@ 0x24
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b004      	add	sp, #16
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	46c0      	nop			@ (mov r8, r8)
 8001fac:	bffdfff8 	.word	0xbffdfff8
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	ffff800f 	.word	0xffff800f
 8001fb8:	400200a8 	.word	0x400200a8

08001fbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fca:	2317      	movs	r3, #23
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2224      	movs	r2, #36	@ 0x24
 8001fd6:	5c9b      	ldrb	r3, [r3, r2]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_DMA_Start_IT+0x24>
 8001fdc:	2302      	movs	r3, #2
 8001fde:	e04f      	b.n	8002080 <HAL_DMA_Start_IT+0xc4>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2224      	movs	r2, #36	@ 0x24
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2225      	movs	r2, #37	@ 0x25
 8001fec:	5c9b      	ldrb	r3, [r3, r2]
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d13a      	bne.n	800206a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2225      	movs	r2, #37	@ 0x25
 8001ff8:	2102      	movs	r1, #2
 8001ffa:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2101      	movs	r1, #1
 800200e:	438a      	bics	r2, r1
 8002010:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f000 f96a 	bl	80022f2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	2b00      	cmp	r3, #0
 8002024:	d008      	beq.n	8002038 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	210e      	movs	r1, #14
 8002032:	430a      	orrs	r2, r1
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	e00f      	b.n	8002058 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2104      	movs	r1, #4
 8002044:	438a      	bics	r2, r1
 8002046:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	210a      	movs	r1, #10
 8002054:	430a      	orrs	r2, r1
 8002056:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2101      	movs	r1, #1
 8002064:	430a      	orrs	r2, r1
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	e007      	b.n	800207a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2224      	movs	r2, #36	@ 0x24
 800206e:	2100      	movs	r1, #0
 8002070:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002072:	2317      	movs	r3, #23
 8002074:	18fb      	adds	r3, r7, r3
 8002076:	2202      	movs	r2, #2
 8002078:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800207a:	2317      	movs	r3, #23
 800207c:	18fb      	adds	r3, r7, r3
 800207e:	781b      	ldrb	r3, [r3, #0]
}
 8002080:	0018      	movs	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	b006      	add	sp, #24
 8002086:	bd80      	pop	{r7, pc}

08002088 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002090:	230f      	movs	r3, #15
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2200      	movs	r2, #0
 8002096:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2225      	movs	r2, #37	@ 0x25
 800209c:	5c9b      	ldrb	r3, [r3, r2]
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d008      	beq.n	80020b6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2204      	movs	r2, #4
 80020a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2224      	movs	r2, #36	@ 0x24
 80020ae:	2100      	movs	r1, #0
 80020b0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e024      	b.n	8002100 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	210e      	movs	r1, #14
 80020c2:	438a      	bics	r2, r1
 80020c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2101      	movs	r1, #1
 80020d2:	438a      	bics	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	221c      	movs	r2, #28
 80020dc:	401a      	ands	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	2101      	movs	r1, #1
 80020e4:	4091      	lsls	r1, r2
 80020e6:	000a      	movs	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2225      	movs	r2, #37	@ 0x25
 80020ee:	2101      	movs	r1, #1
 80020f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2224      	movs	r2, #36	@ 0x24
 80020f6:	2100      	movs	r1, #0
 80020f8:	5499      	strb	r1, [r3, r2]

    return status;
 80020fa:	230f      	movs	r3, #15
 80020fc:	18fb      	adds	r3, r7, r3
 80020fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002100:	0018      	movs	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	b004      	add	sp, #16
 8002106:	bd80      	pop	{r7, pc}

08002108 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002110:	210f      	movs	r1, #15
 8002112:	187b      	adds	r3, r7, r1
 8002114:	2200      	movs	r2, #0
 8002116:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2225      	movs	r2, #37	@ 0x25
 800211c:	5c9b      	ldrb	r3, [r3, r2]
 800211e:	b2db      	uxtb	r3, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d006      	beq.n	8002132 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2204      	movs	r2, #4
 8002128:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800212a:	187b      	adds	r3, r7, r1
 800212c:	2201      	movs	r2, #1
 800212e:	701a      	strb	r2, [r3, #0]
 8002130:	e02a      	b.n	8002188 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	210e      	movs	r1, #14
 800213e:	438a      	bics	r2, r1
 8002140:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2101      	movs	r1, #1
 800214e:	438a      	bics	r2, r1
 8002150:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002156:	221c      	movs	r2, #28
 8002158:	401a      	ands	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	2101      	movs	r1, #1
 8002160:	4091      	lsls	r1, r2
 8002162:	000a      	movs	r2, r1
 8002164:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2225      	movs	r2, #37	@ 0x25
 800216a:	2101      	movs	r1, #1
 800216c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2224      	movs	r2, #36	@ 0x24
 8002172:	2100      	movs	r1, #0
 8002174:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217a:	2b00      	cmp	r3, #0
 800217c:	d004      	beq.n	8002188 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	0010      	movs	r0, r2
 8002186:	4798      	blx	r3
    }
  }
  return status;
 8002188:	230f      	movs	r3, #15
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	781b      	ldrb	r3, [r3, #0]
}
 800218e:	0018      	movs	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	b004      	add	sp, #16
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b084      	sub	sp, #16
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b2:	221c      	movs	r2, #28
 80021b4:	4013      	ands	r3, r2
 80021b6:	2204      	movs	r2, #4
 80021b8:	409a      	lsls	r2, r3
 80021ba:	0013      	movs	r3, r2
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	4013      	ands	r3, r2
 80021c0:	d026      	beq.n	8002210 <HAL_DMA_IRQHandler+0x7a>
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	2204      	movs	r2, #4
 80021c6:	4013      	ands	r3, r2
 80021c8:	d022      	beq.n	8002210 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2220      	movs	r2, #32
 80021d2:	4013      	ands	r3, r2
 80021d4:	d107      	bne.n	80021e6 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2104      	movs	r1, #4
 80021e2:	438a      	bics	r2, r1
 80021e4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ea:	221c      	movs	r2, #28
 80021ec:	401a      	ands	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f2:	2104      	movs	r1, #4
 80021f4:	4091      	lsls	r1, r2
 80021f6:	000a      	movs	r2, r1
 80021f8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d100      	bne.n	8002204 <HAL_DMA_IRQHandler+0x6e>
 8002202:	e071      	b.n	80022e8 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	0010      	movs	r0, r2
 800220c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800220e:	e06b      	b.n	80022e8 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002214:	221c      	movs	r2, #28
 8002216:	4013      	ands	r3, r2
 8002218:	2202      	movs	r2, #2
 800221a:	409a      	lsls	r2, r3
 800221c:	0013      	movs	r3, r2
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	4013      	ands	r3, r2
 8002222:	d02d      	beq.n	8002280 <HAL_DMA_IRQHandler+0xea>
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2202      	movs	r2, #2
 8002228:	4013      	ands	r3, r2
 800222a:	d029      	beq.n	8002280 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2220      	movs	r2, #32
 8002234:	4013      	ands	r3, r2
 8002236:	d10b      	bne.n	8002250 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	210a      	movs	r1, #10
 8002244:	438a      	bics	r2, r1
 8002246:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2225      	movs	r2, #37	@ 0x25
 800224c:	2101      	movs	r1, #1
 800224e:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002254:	221c      	movs	r2, #28
 8002256:	401a      	ands	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225c:	2102      	movs	r1, #2
 800225e:	4091      	lsls	r1, r2
 8002260:	000a      	movs	r2, r1
 8002262:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2224      	movs	r2, #36	@ 0x24
 8002268:	2100      	movs	r1, #0
 800226a:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002270:	2b00      	cmp	r3, #0
 8002272:	d039      	beq.n	80022e8 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	0010      	movs	r0, r2
 800227c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800227e:	e033      	b.n	80022e8 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002284:	221c      	movs	r2, #28
 8002286:	4013      	ands	r3, r2
 8002288:	2208      	movs	r2, #8
 800228a:	409a      	lsls	r2, r3
 800228c:	0013      	movs	r3, r2
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4013      	ands	r3, r2
 8002292:	d02a      	beq.n	80022ea <HAL_DMA_IRQHandler+0x154>
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	2208      	movs	r2, #8
 8002298:	4013      	ands	r3, r2
 800229a:	d026      	beq.n	80022ea <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	210e      	movs	r1, #14
 80022a8:	438a      	bics	r2, r1
 80022aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b0:	221c      	movs	r2, #28
 80022b2:	401a      	ands	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b8:	2101      	movs	r1, #1
 80022ba:	4091      	lsls	r1, r2
 80022bc:	000a      	movs	r2, r1
 80022be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2225      	movs	r2, #37	@ 0x25
 80022ca:	2101      	movs	r1, #1
 80022cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2224      	movs	r2, #36	@ 0x24
 80022d2:	2100      	movs	r1, #0
 80022d4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	0010      	movs	r0, r2
 80022e6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80022e8:	46c0      	nop			@ (mov r8, r8)
 80022ea:	46c0      	nop			@ (mov r8, r8)
}
 80022ec:	46bd      	mov	sp, r7
 80022ee:	b004      	add	sp, #16
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b084      	sub	sp, #16
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
 80022fe:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002304:	221c      	movs	r2, #28
 8002306:	401a      	ands	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230c:	2101      	movs	r1, #1
 800230e:	4091      	lsls	r1, r2
 8002310:	000a      	movs	r2, r1
 8002312:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	2b10      	cmp	r3, #16
 8002322:	d108      	bne.n	8002336 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002334:	e007      	b.n	8002346 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	60da      	str	r2, [r3, #12]
}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	46bd      	mov	sp, r7
 800234a:	b004      	add	sp, #16
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002366:	e155      	b.n	8002614 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2101      	movs	r1, #1
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	4091      	lsls	r1, r2
 8002372:	000a      	movs	r2, r1
 8002374:	4013      	ands	r3, r2
 8002376:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d100      	bne.n	8002380 <HAL_GPIO_Init+0x30>
 800237e:	e146      	b.n	800260e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2203      	movs	r2, #3
 8002386:	4013      	ands	r3, r2
 8002388:	2b01      	cmp	r3, #1
 800238a:	d005      	beq.n	8002398 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	2203      	movs	r2, #3
 8002392:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002394:	2b02      	cmp	r3, #2
 8002396:	d130      	bne.n	80023fa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	2203      	movs	r2, #3
 80023a4:	409a      	lsls	r2, r3
 80023a6:	0013      	movs	r3, r2
 80023a8:	43da      	mvns	r2, r3
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	4013      	ands	r3, r2
 80023ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	68da      	ldr	r2, [r3, #12]
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	409a      	lsls	r2, r3
 80023ba:	0013      	movs	r3, r2
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023ce:	2201      	movs	r2, #1
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	409a      	lsls	r2, r3
 80023d4:	0013      	movs	r3, r2
 80023d6:	43da      	mvns	r2, r3
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	4013      	ands	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	091b      	lsrs	r3, r3, #4
 80023e4:	2201      	movs	r2, #1
 80023e6:	401a      	ands	r2, r3
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	409a      	lsls	r2, r3
 80023ec:	0013      	movs	r3, r2
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2203      	movs	r2, #3
 8002400:	4013      	ands	r3, r2
 8002402:	2b03      	cmp	r3, #3
 8002404:	d017      	beq.n	8002436 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	2203      	movs	r2, #3
 8002412:	409a      	lsls	r2, r3
 8002414:	0013      	movs	r3, r2
 8002416:	43da      	mvns	r2, r3
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	409a      	lsls	r2, r3
 8002428:	0013      	movs	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	4313      	orrs	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2203      	movs	r2, #3
 800243c:	4013      	ands	r3, r2
 800243e:	2b02      	cmp	r3, #2
 8002440:	d123      	bne.n	800248a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	08da      	lsrs	r2, r3, #3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3208      	adds	r2, #8
 800244a:	0092      	lsls	r2, r2, #2
 800244c:	58d3      	ldr	r3, [r2, r3]
 800244e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	2207      	movs	r2, #7
 8002454:	4013      	ands	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	220f      	movs	r2, #15
 800245a:	409a      	lsls	r2, r3
 800245c:	0013      	movs	r3, r2
 800245e:	43da      	mvns	r2, r3
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	4013      	ands	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2107      	movs	r1, #7
 800246e:	400b      	ands	r3, r1
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	409a      	lsls	r2, r3
 8002474:	0013      	movs	r3, r2
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4313      	orrs	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	08da      	lsrs	r2, r3, #3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	3208      	adds	r2, #8
 8002484:	0092      	lsls	r2, r2, #2
 8002486:	6939      	ldr	r1, [r7, #16]
 8002488:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	2203      	movs	r2, #3
 8002496:	409a      	lsls	r2, r3
 8002498:	0013      	movs	r3, r2
 800249a:	43da      	mvns	r2, r3
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	4013      	ands	r3, r2
 80024a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2203      	movs	r2, #3
 80024a8:	401a      	ands	r2, r3
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	409a      	lsls	r2, r3
 80024b0:	0013      	movs	r3, r2
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	23c0      	movs	r3, #192	@ 0xc0
 80024c4:	029b      	lsls	r3, r3, #10
 80024c6:	4013      	ands	r3, r2
 80024c8:	d100      	bne.n	80024cc <HAL_GPIO_Init+0x17c>
 80024ca:	e0a0      	b.n	800260e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024cc:	4b57      	ldr	r3, [pc, #348]	@ (800262c <HAL_GPIO_Init+0x2dc>)
 80024ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024d0:	4b56      	ldr	r3, [pc, #344]	@ (800262c <HAL_GPIO_Init+0x2dc>)
 80024d2:	2101      	movs	r1, #1
 80024d4:	430a      	orrs	r2, r1
 80024d6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80024d8:	4a55      	ldr	r2, [pc, #340]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	089b      	lsrs	r3, r3, #2
 80024de:	3302      	adds	r3, #2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	589b      	ldr	r3, [r3, r2]
 80024e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	2203      	movs	r2, #3
 80024ea:	4013      	ands	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220f      	movs	r2, #15
 80024f0:	409a      	lsls	r2, r3
 80024f2:	0013      	movs	r3, r2
 80024f4:	43da      	mvns	r2, r3
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	4013      	ands	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	23a0      	movs	r3, #160	@ 0xa0
 8002500:	05db      	lsls	r3, r3, #23
 8002502:	429a      	cmp	r2, r3
 8002504:	d01f      	beq.n	8002546 <HAL_GPIO_Init+0x1f6>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4a      	ldr	r2, [pc, #296]	@ (8002634 <HAL_GPIO_Init+0x2e4>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d019      	beq.n	8002542 <HAL_GPIO_Init+0x1f2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a49      	ldr	r2, [pc, #292]	@ (8002638 <HAL_GPIO_Init+0x2e8>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d013      	beq.n	800253e <HAL_GPIO_Init+0x1ee>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a48      	ldr	r2, [pc, #288]	@ (800263c <HAL_GPIO_Init+0x2ec>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d00d      	beq.n	800253a <HAL_GPIO_Init+0x1ea>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a47      	ldr	r2, [pc, #284]	@ (8002640 <HAL_GPIO_Init+0x2f0>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <HAL_GPIO_Init+0x1e6>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a46      	ldr	r2, [pc, #280]	@ (8002644 <HAL_GPIO_Init+0x2f4>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d101      	bne.n	8002532 <HAL_GPIO_Init+0x1e2>
 800252e:	2305      	movs	r3, #5
 8002530:	e00a      	b.n	8002548 <HAL_GPIO_Init+0x1f8>
 8002532:	2306      	movs	r3, #6
 8002534:	e008      	b.n	8002548 <HAL_GPIO_Init+0x1f8>
 8002536:	2304      	movs	r3, #4
 8002538:	e006      	b.n	8002548 <HAL_GPIO_Init+0x1f8>
 800253a:	2303      	movs	r3, #3
 800253c:	e004      	b.n	8002548 <HAL_GPIO_Init+0x1f8>
 800253e:	2302      	movs	r3, #2
 8002540:	e002      	b.n	8002548 <HAL_GPIO_Init+0x1f8>
 8002542:	2301      	movs	r3, #1
 8002544:	e000      	b.n	8002548 <HAL_GPIO_Init+0x1f8>
 8002546:	2300      	movs	r3, #0
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	2103      	movs	r1, #3
 800254c:	400a      	ands	r2, r1
 800254e:	0092      	lsls	r2, r2, #2
 8002550:	4093      	lsls	r3, r2
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002558:	4935      	ldr	r1, [pc, #212]	@ (8002630 <HAL_GPIO_Init+0x2e0>)
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	089b      	lsrs	r3, r3, #2
 800255e:	3302      	adds	r3, #2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002566:	4b38      	ldr	r3, [pc, #224]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	43da      	mvns	r2, r3
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	4013      	ands	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	2380      	movs	r3, #128	@ 0x80
 800257c:	035b      	lsls	r3, r3, #13
 800257e:	4013      	ands	r3, r2
 8002580:	d003      	beq.n	800258a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800258a:	4b2f      	ldr	r3, [pc, #188]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002590:	4b2d      	ldr	r3, [pc, #180]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	43da      	mvns	r2, r3
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	4013      	ands	r3, r2
 800259e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685a      	ldr	r2, [r3, #4]
 80025a4:	2380      	movs	r3, #128	@ 0x80
 80025a6:	039b      	lsls	r3, r3, #14
 80025a8:	4013      	ands	r3, r2
 80025aa:	d003      	beq.n	80025b4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80025b4:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80025ba:	4b23      	ldr	r3, [pc, #140]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	43da      	mvns	r2, r3
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	4013      	ands	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	2380      	movs	r3, #128	@ 0x80
 80025d0:	029b      	lsls	r3, r3, #10
 80025d2:	4013      	ands	r3, r2
 80025d4:	d003      	beq.n	80025de <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4313      	orrs	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025de:	4b1a      	ldr	r3, [pc, #104]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025e4:	4b18      	ldr	r3, [pc, #96]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	43da      	mvns	r2, r3
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	2380      	movs	r3, #128	@ 0x80
 80025fa:	025b      	lsls	r3, r3, #9
 80025fc:	4013      	ands	r3, r2
 80025fe:	d003      	beq.n	8002608 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002608:	4b0f      	ldr	r3, [pc, #60]	@ (8002648 <HAL_GPIO_Init+0x2f8>)
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3301      	adds	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	40da      	lsrs	r2, r3
 800261c:	1e13      	subs	r3, r2, #0
 800261e:	d000      	beq.n	8002622 <HAL_GPIO_Init+0x2d2>
 8002620:	e6a2      	b.n	8002368 <HAL_GPIO_Init+0x18>
  }
}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	46c0      	nop			@ (mov r8, r8)
 8002626:	46bd      	mov	sp, r7
 8002628:	b006      	add	sp, #24
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40021000 	.word	0x40021000
 8002630:	40010000 	.word	0x40010000
 8002634:	50000400 	.word	0x50000400
 8002638:	50000800 	.word	0x50000800
 800263c:	50000c00 	.word	0x50000c00
 8002640:	50001000 	.word	0x50001000
 8002644:	50001c00 	.word	0x50001c00
 8002648:	40010400 	.word	0x40010400

0800264c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	000a      	movs	r2, r1
 8002656:	1cbb      	adds	r3, r7, #2
 8002658:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	1cba      	adds	r2, r7, #2
 8002660:	8812      	ldrh	r2, [r2, #0]
 8002662:	4013      	ands	r3, r2
 8002664:	d004      	beq.n	8002670 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002666:	230f      	movs	r3, #15
 8002668:	18fb      	adds	r3, r7, r3
 800266a:	2201      	movs	r2, #1
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e003      	b.n	8002678 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002670:	230f      	movs	r3, #15
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	2200      	movs	r2, #0
 8002676:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002678:	230f      	movs	r3, #15
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	781b      	ldrb	r3, [r3, #0]
}
 800267e:	0018      	movs	r0, r3
 8002680:	46bd      	mov	sp, r7
 8002682:	b004      	add	sp, #16
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	0008      	movs	r0, r1
 8002690:	0011      	movs	r1, r2
 8002692:	1cbb      	adds	r3, r7, #2
 8002694:	1c02      	adds	r2, r0, #0
 8002696:	801a      	strh	r2, [r3, #0]
 8002698:	1c7b      	adds	r3, r7, #1
 800269a:	1c0a      	adds	r2, r1, #0
 800269c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800269e:	1c7b      	adds	r3, r7, #1
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d004      	beq.n	80026b0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026a6:	1cbb      	adds	r3, r7, #2
 80026a8:	881a      	ldrh	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80026ae:	e003      	b.n	80026b8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80026b0:	1cbb      	adds	r3, r7, #2
 80026b2:	881a      	ldrh	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026b8:	46c0      	nop			@ (mov r8, r8)
 80026ba:	46bd      	mov	sp, r7
 80026bc:	b002      	add	sp, #8
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	0002      	movs	r2, r0
 80026c8:	1dbb      	adds	r3, r7, #6
 80026ca:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80026cc:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	1dba      	adds	r2, r7, #6
 80026d2:	8812      	ldrh	r2, [r2, #0]
 80026d4:	4013      	ands	r3, r2
 80026d6:	d008      	beq.n	80026ea <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026d8:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80026da:	1dba      	adds	r2, r7, #6
 80026dc:	8812      	ldrh	r2, [r2, #0]
 80026de:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026e0:	1dbb      	adds	r3, r7, #6
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	0018      	movs	r0, r3
 80026e6:	f7fe f9ed 	bl	8000ac4 <HAL_GPIO_EXTI_Callback>
  }
}
 80026ea:	46c0      	nop			@ (mov r8, r8)
 80026ec:	46bd      	mov	sp, r7
 80026ee:	b002      	add	sp, #8
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	46c0      	nop			@ (mov r8, r8)
 80026f4:	40010400 	.word	0x40010400

080026f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b5b0      	push	{r4, r5, r7, lr}
 80026fa:	b08a      	sub	sp, #40	@ 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	f000 fbbf 	bl	8002e8a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270c:	4bc9      	ldr	r3, [pc, #804]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	220c      	movs	r2, #12
 8002712:	4013      	ands	r3, r2
 8002714:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002716:	4bc7      	ldr	r3, [pc, #796]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	2380      	movs	r3, #128	@ 0x80
 800271c:	025b      	lsls	r3, r3, #9
 800271e:	4013      	ands	r3, r2
 8002720:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2201      	movs	r2, #1
 8002728:	4013      	ands	r3, r2
 800272a:	d100      	bne.n	800272e <HAL_RCC_OscConfig+0x36>
 800272c:	e07e      	b.n	800282c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	2b08      	cmp	r3, #8
 8002732:	d007      	beq.n	8002744 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	2b0c      	cmp	r3, #12
 8002738:	d112      	bne.n	8002760 <HAL_RCC_OscConfig+0x68>
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	2380      	movs	r3, #128	@ 0x80
 800273e:	025b      	lsls	r3, r3, #9
 8002740:	429a      	cmp	r2, r3
 8002742:	d10d      	bne.n	8002760 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002744:	4bbb      	ldr	r3, [pc, #748]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2380      	movs	r3, #128	@ 0x80
 800274a:	029b      	lsls	r3, r3, #10
 800274c:	4013      	ands	r3, r2
 800274e:	d100      	bne.n	8002752 <HAL_RCC_OscConfig+0x5a>
 8002750:	e06b      	b.n	800282a <HAL_RCC_OscConfig+0x132>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d167      	bne.n	800282a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	f000 fb95 	bl	8002e8a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	025b      	lsls	r3, r3, #9
 8002768:	429a      	cmp	r2, r3
 800276a:	d107      	bne.n	800277c <HAL_RCC_OscConfig+0x84>
 800276c:	4bb1      	ldr	r3, [pc, #708]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4bb0      	ldr	r3, [pc, #704]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002772:	2180      	movs	r1, #128	@ 0x80
 8002774:	0249      	lsls	r1, r1, #9
 8002776:	430a      	orrs	r2, r1
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	e027      	b.n	80027cc <HAL_RCC_OscConfig+0xd4>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	23a0      	movs	r3, #160	@ 0xa0
 8002782:	02db      	lsls	r3, r3, #11
 8002784:	429a      	cmp	r2, r3
 8002786:	d10e      	bne.n	80027a6 <HAL_RCC_OscConfig+0xae>
 8002788:	4baa      	ldr	r3, [pc, #680]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4ba9      	ldr	r3, [pc, #676]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800278e:	2180      	movs	r1, #128	@ 0x80
 8002790:	02c9      	lsls	r1, r1, #11
 8002792:	430a      	orrs	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	4ba7      	ldr	r3, [pc, #668]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4ba6      	ldr	r3, [pc, #664]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800279c:	2180      	movs	r1, #128	@ 0x80
 800279e:	0249      	lsls	r1, r1, #9
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	e012      	b.n	80027cc <HAL_RCC_OscConfig+0xd4>
 80027a6:	4ba3      	ldr	r3, [pc, #652]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	4ba2      	ldr	r3, [pc, #648]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027ac:	49a2      	ldr	r1, [pc, #648]	@ (8002a38 <HAL_RCC_OscConfig+0x340>)
 80027ae:	400a      	ands	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	4ba0      	ldr	r3, [pc, #640]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	2380      	movs	r3, #128	@ 0x80
 80027b8:	025b      	lsls	r3, r3, #9
 80027ba:	4013      	ands	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4b9c      	ldr	r3, [pc, #624]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b9b      	ldr	r3, [pc, #620]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027c6:	499d      	ldr	r1, [pc, #628]	@ (8002a3c <HAL_RCC_OscConfig+0x344>)
 80027c8:	400a      	ands	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d015      	beq.n	8002800 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe fe5c 	bl	8001490 <HAL_GetTick>
 80027d8:	0003      	movs	r3, r0
 80027da:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027dc:	e009      	b.n	80027f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027de:	f7fe fe57 	bl	8001490 <HAL_GetTick>
 80027e2:	0002      	movs	r2, r0
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b64      	cmp	r3, #100	@ 0x64
 80027ea:	d902      	bls.n	80027f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	f000 fb4c 	bl	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027f2:	4b90      	ldr	r3, [pc, #576]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	@ 0x80
 80027f8:	029b      	lsls	r3, r3, #10
 80027fa:	4013      	ands	r3, r2
 80027fc:	d0ef      	beq.n	80027de <HAL_RCC_OscConfig+0xe6>
 80027fe:	e015      	b.n	800282c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002800:	f7fe fe46 	bl	8001490 <HAL_GetTick>
 8002804:	0003      	movs	r3, r0
 8002806:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800280a:	f7fe fe41 	bl	8001490 <HAL_GetTick>
 800280e:	0002      	movs	r2, r0
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b64      	cmp	r3, #100	@ 0x64
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e336      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800281c:	4b85      	ldr	r3, [pc, #532]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	2380      	movs	r3, #128	@ 0x80
 8002822:	029b      	lsls	r3, r3, #10
 8002824:	4013      	ands	r3, r2
 8002826:	d1f0      	bne.n	800280a <HAL_RCC_OscConfig+0x112>
 8002828:	e000      	b.n	800282c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2202      	movs	r2, #2
 8002832:	4013      	ands	r3, r2
 8002834:	d100      	bne.n	8002838 <HAL_RCC_OscConfig+0x140>
 8002836:	e099      	b.n	800296c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002840:	2220      	movs	r2, #32
 8002842:	4013      	ands	r3, r2
 8002844:	d009      	beq.n	800285a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002846:	4b7b      	ldr	r3, [pc, #492]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	4b7a      	ldr	r3, [pc, #488]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800284c:	2120      	movs	r1, #32
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	2220      	movs	r2, #32
 8002856:	4393      	bics	r3, r2
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	2b04      	cmp	r3, #4
 800285e:	d005      	beq.n	800286c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d13e      	bne.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d13b      	bne.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800286c:	4b71      	ldr	r3, [pc, #452]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d004      	beq.n	8002880 <HAL_RCC_OscConfig+0x188>
 8002876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e304      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002880:	4b6c      	ldr	r3, [pc, #432]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	4a6e      	ldr	r2, [pc, #440]	@ (8002a40 <HAL_RCC_OscConfig+0x348>)
 8002886:	4013      	ands	r3, r2
 8002888:	0019      	movs	r1, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	021a      	lsls	r2, r3, #8
 8002890:	4b68      	ldr	r3, [pc, #416]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002892:	430a      	orrs	r2, r1
 8002894:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002896:	4b67      	ldr	r3, [pc, #412]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2209      	movs	r2, #9
 800289c:	4393      	bics	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	4b64      	ldr	r3, [pc, #400]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80028a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a4:	430a      	orrs	r2, r1
 80028a6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028a8:	f000 fc42 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 80028ac:	0001      	movs	r1, r0
 80028ae:	4b61      	ldr	r3, [pc, #388]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	220f      	movs	r2, #15
 80028b6:	4013      	ands	r3, r2
 80028b8:	4a62      	ldr	r2, [pc, #392]	@ (8002a44 <HAL_RCC_OscConfig+0x34c>)
 80028ba:	5cd3      	ldrb	r3, [r2, r3]
 80028bc:	000a      	movs	r2, r1
 80028be:	40da      	lsrs	r2, r3
 80028c0:	4b61      	ldr	r3, [pc, #388]	@ (8002a48 <HAL_RCC_OscConfig+0x350>)
 80028c2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80028c4:	4b61      	ldr	r3, [pc, #388]	@ (8002a4c <HAL_RCC_OscConfig+0x354>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2513      	movs	r5, #19
 80028ca:	197c      	adds	r4, r7, r5
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7fe fd99 	bl	8001404 <HAL_InitTick>
 80028d2:	0003      	movs	r3, r0
 80028d4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80028d6:	197b      	adds	r3, r7, r5
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d046      	beq.n	800296c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80028de:	197b      	adds	r3, r7, r5
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	e2d2      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d027      	beq.n	800293a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80028ea:	4b52      	ldr	r3, [pc, #328]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2209      	movs	r2, #9
 80028f0:	4393      	bics	r3, r2
 80028f2:	0019      	movs	r1, r3
 80028f4:	4b4f      	ldr	r3, [pc, #316]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80028f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028f8:	430a      	orrs	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fc:	f7fe fdc8 	bl	8001490 <HAL_GetTick>
 8002900:	0003      	movs	r3, r0
 8002902:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002906:	f7fe fdc3 	bl	8001490 <HAL_GetTick>
 800290a:	0002      	movs	r2, r0
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e2b8      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002918:	4b46      	ldr	r3, [pc, #280]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2204      	movs	r2, #4
 800291e:	4013      	ands	r3, r2
 8002920:	d0f1      	beq.n	8002906 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002922:	4b44      	ldr	r3, [pc, #272]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	4a46      	ldr	r2, [pc, #280]	@ (8002a40 <HAL_RCC_OscConfig+0x348>)
 8002928:	4013      	ands	r3, r2
 800292a:	0019      	movs	r1, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	021a      	lsls	r2, r3, #8
 8002932:	4b40      	ldr	r3, [pc, #256]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002934:	430a      	orrs	r2, r1
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	e018      	b.n	800296c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002940:	2101      	movs	r1, #1
 8002942:	438a      	bics	r2, r1
 8002944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002946:	f7fe fda3 	bl	8001490 <HAL_GetTick>
 800294a:	0003      	movs	r3, r0
 800294c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002950:	f7fe fd9e 	bl	8001490 <HAL_GetTick>
 8002954:	0002      	movs	r2, r0
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e293      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002962:	4b34      	ldr	r3, [pc, #208]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2204      	movs	r2, #4
 8002968:	4013      	ands	r3, r2
 800296a:	d1f1      	bne.n	8002950 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2210      	movs	r2, #16
 8002972:	4013      	ands	r3, r2
 8002974:	d100      	bne.n	8002978 <HAL_RCC_OscConfig+0x280>
 8002976:	e0a2      	b.n	8002abe <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d140      	bne.n	8002a00 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800297e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	2380      	movs	r3, #128	@ 0x80
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4013      	ands	r3, r2
 8002988:	d005      	beq.n	8002996 <HAL_RCC_OscConfig+0x29e>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e279      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002996:	4b27      	ldr	r3, [pc, #156]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4a2d      	ldr	r2, [pc, #180]	@ (8002a50 <HAL_RCC_OscConfig+0x358>)
 800299c:	4013      	ands	r3, r2
 800299e:	0019      	movs	r1, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029a4:	4b23      	ldr	r3, [pc, #140]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80029a6:	430a      	orrs	r2, r1
 80029a8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029aa:	4b22      	ldr	r3, [pc, #136]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	0a19      	lsrs	r1, r3, #8
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	061a      	lsls	r2, r3, #24
 80029b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80029ba:	430a      	orrs	r2, r1
 80029bc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	0b5b      	lsrs	r3, r3, #13
 80029c4:	3301      	adds	r3, #1
 80029c6:	2280      	movs	r2, #128	@ 0x80
 80029c8:	0212      	lsls	r2, r2, #8
 80029ca:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029cc:	4b19      	ldr	r3, [pc, #100]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	210f      	movs	r1, #15
 80029d4:	400b      	ands	r3, r1
 80029d6:	491b      	ldr	r1, [pc, #108]	@ (8002a44 <HAL_RCC_OscConfig+0x34c>)
 80029d8:	5ccb      	ldrb	r3, [r1, r3]
 80029da:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a48 <HAL_RCC_OscConfig+0x350>)
 80029de:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80029e0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a4c <HAL_RCC_OscConfig+0x354>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2513      	movs	r5, #19
 80029e6:	197c      	adds	r4, r7, r5
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7fe fd0b 	bl	8001404 <HAL_InitTick>
 80029ee:	0003      	movs	r3, r0
 80029f0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80029f2:	197b      	adds	r3, r7, r5
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d061      	beq.n	8002abe <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80029fa:	197b      	adds	r3, r7, r5
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	e244      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	69db      	ldr	r3, [r3, #28]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d040      	beq.n	8002a8a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a08:	4b0a      	ldr	r3, [pc, #40]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <HAL_RCC_OscConfig+0x33c>)
 8002a0e:	2180      	movs	r1, #128	@ 0x80
 8002a10:	0049      	lsls	r1, r1, #1
 8002a12:	430a      	orrs	r2, r1
 8002a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a16:	f7fe fd3b 	bl	8001490 <HAL_GetTick>
 8002a1a:	0003      	movs	r3, r0
 8002a1c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a1e:	e019      	b.n	8002a54 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a20:	f7fe fd36 	bl	8001490 <HAL_GetTick>
 8002a24:	0002      	movs	r2, r0
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d912      	bls.n	8002a54 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e22b      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
 8002a32:	46c0      	nop			@ (mov r8, r8)
 8002a34:	40021000 	.word	0x40021000
 8002a38:	fffeffff 	.word	0xfffeffff
 8002a3c:	fffbffff 	.word	0xfffbffff
 8002a40:	ffffe0ff 	.word	0xffffe0ff
 8002a44:	080068d0 	.word	0x080068d0
 8002a48:	20000004 	.word	0x20000004
 8002a4c:	20000008 	.word	0x20000008
 8002a50:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a54:	4bca      	ldr	r3, [pc, #808]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d0df      	beq.n	8002a20 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a60:	4bc7      	ldr	r3, [pc, #796]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	4ac7      	ldr	r2, [pc, #796]	@ (8002d84 <HAL_RCC_OscConfig+0x68c>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a6e:	4bc4      	ldr	r3, [pc, #784]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a70:	430a      	orrs	r2, r1
 8002a72:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a74:	4bc2      	ldr	r3, [pc, #776]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	021b      	lsls	r3, r3, #8
 8002a7a:	0a19      	lsrs	r1, r3, #8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	061a      	lsls	r2, r3, #24
 8002a82:	4bbf      	ldr	r3, [pc, #764]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a84:	430a      	orrs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]
 8002a88:	e019      	b.n	8002abe <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a8a:	4bbd      	ldr	r3, [pc, #756]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	4bbc      	ldr	r3, [pc, #752]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002a90:	49bd      	ldr	r1, [pc, #756]	@ (8002d88 <HAL_RCC_OscConfig+0x690>)
 8002a92:	400a      	ands	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a96:	f7fe fcfb 	bl	8001490 <HAL_GetTick>
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aa0:	f7fe fcf6 	bl	8001490 <HAL_GetTick>
 8002aa4:	0002      	movs	r2, r0
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e1eb      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ab2:	4bb3      	ldr	r3, [pc, #716]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	@ 0x80
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2208      	movs	r2, #8
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d036      	beq.n	8002b36 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d019      	beq.n	8002b04 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad0:	4bab      	ldr	r3, [pc, #684]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002ad2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ad4:	4baa      	ldr	r3, [pc, #680]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002adc:	f7fe fcd8 	bl	8001490 <HAL_GetTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ae6:	f7fe fcd3 	bl	8001490 <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e1c8      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002af8:	4ba1      	ldr	r3, [pc, #644]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002afc:	2202      	movs	r2, #2
 8002afe:	4013      	ands	r3, r2
 8002b00:	d0f1      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x3ee>
 8002b02:	e018      	b.n	8002b36 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b04:	4b9e      	ldr	r3, [pc, #632]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002b06:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b08:	4b9d      	ldr	r3, [pc, #628]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b10:	f7fe fcbe 	bl	8001490 <HAL_GetTick>
 8002b14:	0003      	movs	r3, r0
 8002b16:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b1a:	f7fe fcb9 	bl	8001490 <HAL_GetTick>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e1ae      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b2c:	4b94      	ldr	r3, [pc, #592]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002b2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b30:	2202      	movs	r2, #2
 8002b32:	4013      	ands	r3, r2
 8002b34:	d1f1      	bne.n	8002b1a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d100      	bne.n	8002b42 <HAL_RCC_OscConfig+0x44a>
 8002b40:	e0ae      	b.n	8002ca0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b42:	2023      	movs	r0, #35	@ 0x23
 8002b44:	183b      	adds	r3, r7, r0
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b4a:	4b8d      	ldr	r3, [pc, #564]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002b4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b4e:	2380      	movs	r3, #128	@ 0x80
 8002b50:	055b      	lsls	r3, r3, #21
 8002b52:	4013      	ands	r3, r2
 8002b54:	d109      	bne.n	8002b6a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b56:	4b8a      	ldr	r3, [pc, #552]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002b58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b5a:	4b89      	ldr	r3, [pc, #548]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002b5c:	2180      	movs	r1, #128	@ 0x80
 8002b5e:	0549      	lsls	r1, r1, #21
 8002b60:	430a      	orrs	r2, r1
 8002b62:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002b64:	183b      	adds	r3, r7, r0
 8002b66:	2201      	movs	r2, #1
 8002b68:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b6a:	4b88      	ldr	r3, [pc, #544]	@ (8002d8c <HAL_RCC_OscConfig+0x694>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	2380      	movs	r3, #128	@ 0x80
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4013      	ands	r3, r2
 8002b74:	d11a      	bne.n	8002bac <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b76:	4b85      	ldr	r3, [pc, #532]	@ (8002d8c <HAL_RCC_OscConfig+0x694>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b84      	ldr	r3, [pc, #528]	@ (8002d8c <HAL_RCC_OscConfig+0x694>)
 8002b7c:	2180      	movs	r1, #128	@ 0x80
 8002b7e:	0049      	lsls	r1, r1, #1
 8002b80:	430a      	orrs	r2, r1
 8002b82:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b84:	f7fe fc84 	bl	8001490 <HAL_GetTick>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8c:	e008      	b.n	8002ba0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8e:	f7fe fc7f 	bl	8001490 <HAL_GetTick>
 8002b92:	0002      	movs	r2, r0
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b64      	cmp	r3, #100	@ 0x64
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e174      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	4b7a      	ldr	r3, [pc, #488]	@ (8002d8c <HAL_RCC_OscConfig+0x694>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	2380      	movs	r3, #128	@ 0x80
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4013      	ands	r3, r2
 8002baa:	d0f0      	beq.n	8002b8e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	2380      	movs	r3, #128	@ 0x80
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d107      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x4d0>
 8002bb8:	4b71      	ldr	r3, [pc, #452]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bbc:	4b70      	ldr	r3, [pc, #448]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bbe:	2180      	movs	r1, #128	@ 0x80
 8002bc0:	0049      	lsls	r1, r1, #1
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8002bc6:	e031      	b.n	8002c2c <HAL_RCC_OscConfig+0x534>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10c      	bne.n	8002bea <HAL_RCC_OscConfig+0x4f2>
 8002bd0:	4b6b      	ldr	r3, [pc, #428]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bd2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bd4:	4b6a      	ldr	r3, [pc, #424]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bd6:	496c      	ldr	r1, [pc, #432]	@ (8002d88 <HAL_RCC_OscConfig+0x690>)
 8002bd8:	400a      	ands	r2, r1
 8002bda:	651a      	str	r2, [r3, #80]	@ 0x50
 8002bdc:	4b68      	ldr	r3, [pc, #416]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002be0:	4b67      	ldr	r3, [pc, #412]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002be2:	496b      	ldr	r1, [pc, #428]	@ (8002d90 <HAL_RCC_OscConfig+0x698>)
 8002be4:	400a      	ands	r2, r1
 8002be6:	651a      	str	r2, [r3, #80]	@ 0x50
 8002be8:	e020      	b.n	8002c2c <HAL_RCC_OscConfig+0x534>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	23a0      	movs	r3, #160	@ 0xa0
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d10e      	bne.n	8002c14 <HAL_RCC_OscConfig+0x51c>
 8002bf6:	4b62      	ldr	r3, [pc, #392]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bf8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002bfa:	4b61      	ldr	r3, [pc, #388]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002bfc:	2180      	movs	r1, #128	@ 0x80
 8002bfe:	00c9      	lsls	r1, r1, #3
 8002c00:	430a      	orrs	r2, r1
 8002c02:	651a      	str	r2, [r3, #80]	@ 0x50
 8002c04:	4b5e      	ldr	r3, [pc, #376]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c06:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c08:	4b5d      	ldr	r3, [pc, #372]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c0a:	2180      	movs	r1, #128	@ 0x80
 8002c0c:	0049      	lsls	r1, r1, #1
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	651a      	str	r2, [r3, #80]	@ 0x50
 8002c12:	e00b      	b.n	8002c2c <HAL_RCC_OscConfig+0x534>
 8002c14:	4b5a      	ldr	r3, [pc, #360]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c16:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c18:	4b59      	ldr	r3, [pc, #356]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c1a:	495b      	ldr	r1, [pc, #364]	@ (8002d88 <HAL_RCC_OscConfig+0x690>)
 8002c1c:	400a      	ands	r2, r1
 8002c1e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002c20:	4b57      	ldr	r3, [pc, #348]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c24:	4b56      	ldr	r3, [pc, #344]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c26:	495a      	ldr	r1, [pc, #360]	@ (8002d90 <HAL_RCC_OscConfig+0x698>)
 8002c28:	400a      	ands	r2, r1
 8002c2a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d015      	beq.n	8002c60 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c34:	f7fe fc2c 	bl	8001490 <HAL_GetTick>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c3c:	e009      	b.n	8002c52 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c3e:	f7fe fc27 	bl	8001490 <HAL_GetTick>
 8002c42:	0002      	movs	r2, r0
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	4a52      	ldr	r2, [pc, #328]	@ (8002d94 <HAL_RCC_OscConfig+0x69c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e11b      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c52:	4b4b      	ldr	r3, [pc, #300]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c56:	2380      	movs	r3, #128	@ 0x80
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d0ef      	beq.n	8002c3e <HAL_RCC_OscConfig+0x546>
 8002c5e:	e014      	b.n	8002c8a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c60:	f7fe fc16 	bl	8001490 <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c68:	e009      	b.n	8002c7e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c6a:	f7fe fc11 	bl	8001490 <HAL_GetTick>
 8002c6e:	0002      	movs	r2, r0
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	4a47      	ldr	r2, [pc, #284]	@ (8002d94 <HAL_RCC_OscConfig+0x69c>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e105      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c7e:	4b40      	ldr	r3, [pc, #256]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002c82:	2380      	movs	r3, #128	@ 0x80
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4013      	ands	r3, r2
 8002c88:	d1ef      	bne.n	8002c6a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c8a:	2323      	movs	r3, #35	@ 0x23
 8002c8c:	18fb      	adds	r3, r7, r3
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d105      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c94:	4b3a      	ldr	r3, [pc, #232]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c98:	4b39      	ldr	r3, [pc, #228]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c9a:	493f      	ldr	r1, [pc, #252]	@ (8002d98 <HAL_RCC_OscConfig+0x6a0>)
 8002c9c:	400a      	ands	r2, r1
 8002c9e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d049      	beq.n	8002d3e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d026      	beq.n	8002d00 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002cb2:	4b33      	ldr	r3, [pc, #204]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	4b32      	ldr	r3, [pc, #200]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002cb8:	2101      	movs	r1, #1
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	4b30      	ldr	r3, [pc, #192]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002cc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cc2:	4b2f      	ldr	r3, [pc, #188]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002cca:	4b34      	ldr	r3, [pc, #208]	@ (8002d9c <HAL_RCC_OscConfig+0x6a4>)
 8002ccc:	6a1a      	ldr	r2, [r3, #32]
 8002cce:	4b33      	ldr	r3, [pc, #204]	@ (8002d9c <HAL_RCC_OscConfig+0x6a4>)
 8002cd0:	2180      	movs	r1, #128	@ 0x80
 8002cd2:	0189      	lsls	r1, r1, #6
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd8:	f7fe fbda 	bl	8001490 <HAL_GetTick>
 8002cdc:	0003      	movs	r3, r0
 8002cde:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ce2:	f7fe fbd5 	bl	8001490 <HAL_GetTick>
 8002ce6:	0002      	movs	r2, r0
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e0ca      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cf4:	4b22      	ldr	r3, [pc, #136]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	2202      	movs	r2, #2
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d0f1      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x5ea>
 8002cfe:	e01e      	b.n	8002d3e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002d00:	4b1f      	ldr	r3, [pc, #124]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002d02:	689a      	ldr	r2, [r3, #8]
 8002d04:	4b1e      	ldr	r3, [pc, #120]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002d06:	2101      	movs	r1, #1
 8002d08:	438a      	bics	r2, r1
 8002d0a:	609a      	str	r2, [r3, #8]
 8002d0c:	4b23      	ldr	r3, [pc, #140]	@ (8002d9c <HAL_RCC_OscConfig+0x6a4>)
 8002d0e:	6a1a      	ldr	r2, [r3, #32]
 8002d10:	4b22      	ldr	r3, [pc, #136]	@ (8002d9c <HAL_RCC_OscConfig+0x6a4>)
 8002d12:	4923      	ldr	r1, [pc, #140]	@ (8002da0 <HAL_RCC_OscConfig+0x6a8>)
 8002d14:	400a      	ands	r2, r1
 8002d16:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d18:	f7fe fbba 	bl	8001490 <HAL_GetTick>
 8002d1c:	0003      	movs	r3, r0
 8002d1e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d20:	e008      	b.n	8002d34 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d22:	f7fe fbb5 	bl	8001490 <HAL_GetTick>
 8002d26:	0002      	movs	r2, r0
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e0aa      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d34:	4b12      	ldr	r3, [pc, #72]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d1f1      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d100      	bne.n	8002d48 <HAL_RCC_OscConfig+0x650>
 8002d46:	e09f      	b.n	8002e88 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	2b0c      	cmp	r3, #12
 8002d4c:	d100      	bne.n	8002d50 <HAL_RCC_OscConfig+0x658>
 8002d4e:	e078      	b.n	8002e42 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d159      	bne.n	8002e0c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d58:	4b09      	ldr	r3, [pc, #36]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b08      	ldr	r3, [pc, #32]	@ (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002d5e:	4911      	ldr	r1, [pc, #68]	@ (8002da4 <HAL_RCC_OscConfig+0x6ac>)
 8002d60:	400a      	ands	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d64:	f7fe fb94 	bl	8001490 <HAL_GetTick>
 8002d68:	0003      	movs	r3, r0
 8002d6a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d6c:	e01c      	b.n	8002da8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d6e:	f7fe fb8f 	bl	8001490 <HAL_GetTick>
 8002d72:	0002      	movs	r2, r0
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d915      	bls.n	8002da8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e084      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
 8002d80:	40021000 	.word	0x40021000
 8002d84:	ffff1fff 	.word	0xffff1fff
 8002d88:	fffffeff 	.word	0xfffffeff
 8002d8c:	40007000 	.word	0x40007000
 8002d90:	fffffbff 	.word	0xfffffbff
 8002d94:	00001388 	.word	0x00001388
 8002d98:	efffffff 	.word	0xefffffff
 8002d9c:	40010000 	.word	0x40010000
 8002da0:	ffffdfff 	.word	0xffffdfff
 8002da4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002da8:	4b3a      	ldr	r3, [pc, #232]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	2380      	movs	r3, #128	@ 0x80
 8002dae:	049b      	lsls	r3, r3, #18
 8002db0:	4013      	ands	r3, r2
 8002db2:	d1dc      	bne.n	8002d6e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002db4:	4b37      	ldr	r3, [pc, #220]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	4a37      	ldr	r2, [pc, #220]	@ (8002e98 <HAL_RCC_OscConfig+0x7a0>)
 8002dba:	4013      	ands	r3, r2
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dcc:	431a      	orrs	r2, r3
 8002dce:	4b31      	ldr	r3, [pc, #196]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd4:	4b2f      	ldr	r3, [pc, #188]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002dda:	2180      	movs	r1, #128	@ 0x80
 8002ddc:	0449      	lsls	r1, r1, #17
 8002dde:	430a      	orrs	r2, r1
 8002de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de2:	f7fe fb55 	bl	8001490 <HAL_GetTick>
 8002de6:	0003      	movs	r3, r0
 8002de8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dec:	f7fe fb50 	bl	8001490 <HAL_GetTick>
 8002df0:	0002      	movs	r2, r0
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e045      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002dfe:	4b25      	ldr	r3, [pc, #148]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	2380      	movs	r3, #128	@ 0x80
 8002e04:	049b      	lsls	r3, r3, #18
 8002e06:	4013      	ands	r3, r2
 8002e08:	d0f0      	beq.n	8002dec <HAL_RCC_OscConfig+0x6f4>
 8002e0a:	e03d      	b.n	8002e88 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e0c:	4b21      	ldr	r3, [pc, #132]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	4b20      	ldr	r3, [pc, #128]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002e12:	4922      	ldr	r1, [pc, #136]	@ (8002e9c <HAL_RCC_OscConfig+0x7a4>)
 8002e14:	400a      	ands	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e18:	f7fe fb3a 	bl	8001490 <HAL_GetTick>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e22:	f7fe fb35 	bl	8001490 <HAL_GetTick>
 8002e26:	0002      	movs	r2, r0
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e02a      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e34:	4b17      	ldr	r3, [pc, #92]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	2380      	movs	r3, #128	@ 0x80
 8002e3a:	049b      	lsls	r3, r3, #18
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	d1f0      	bne.n	8002e22 <HAL_RCC_OscConfig+0x72a>
 8002e40:	e022      	b.n	8002e88 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d101      	bne.n	8002e4e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e01d      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e4e:	4b11      	ldr	r3, [pc, #68]	@ (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	2380      	movs	r3, #128	@ 0x80
 8002e58:	025b      	lsls	r3, r3, #9
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d10f      	bne.n	8002e84 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	23f0      	movs	r3, #240	@ 0xf0
 8002e68:	039b      	lsls	r3, r3, #14
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d107      	bne.n	8002e84 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	23c0      	movs	r3, #192	@ 0xc0
 8002e78:	041b      	lsls	r3, r3, #16
 8002e7a:	401a      	ands	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d001      	beq.n	8002e88 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b00a      	add	sp, #40	@ 0x28
 8002e90:	bdb0      	pop	{r4, r5, r7, pc}
 8002e92:	46c0      	nop			@ (mov r8, r8)
 8002e94:	40021000 	.word	0x40021000
 8002e98:	ff02ffff 	.word	0xff02ffff
 8002e9c:	feffffff 	.word	0xfeffffff

08002ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea0:	b5b0      	push	{r4, r5, r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e128      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb4:	4b96      	ldr	r3, [pc, #600]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	4013      	ands	r3, r2
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d91e      	bls.n	8002f00 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ec2:	4b93      	ldr	r3, [pc, #588]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	4393      	bics	r3, r2
 8002eca:	0019      	movs	r1, r3
 8002ecc:	4b90      	ldr	r3, [pc, #576]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ed4:	f7fe fadc 	bl	8001490 <HAL_GetTick>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002edc:	e009      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ede:	f7fe fad7 	bl	8001490 <HAL_GetTick>
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	4a8a      	ldr	r2, [pc, #552]	@ (8003114 <HAL_RCC_ClockConfig+0x274>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e109      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef2:	4b87      	ldr	r3, [pc, #540]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	4013      	ands	r3, r2
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d1ee      	bne.n	8002ede <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2202      	movs	r2, #2
 8002f06:	4013      	ands	r3, r2
 8002f08:	d009      	beq.n	8002f1e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f0a:	4b83      	ldr	r3, [pc, #524]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	22f0      	movs	r2, #240	@ 0xf0
 8002f10:	4393      	bics	r3, r2
 8002f12:	0019      	movs	r1, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	4b7f      	ldr	r3, [pc, #508]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2201      	movs	r2, #1
 8002f24:	4013      	ands	r3, r2
 8002f26:	d100      	bne.n	8002f2a <HAL_RCC_ClockConfig+0x8a>
 8002f28:	e089      	b.n	800303e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d107      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f32:	4b79      	ldr	r3, [pc, #484]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	2380      	movs	r3, #128	@ 0x80
 8002f38:	029b      	lsls	r3, r3, #10
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d120      	bne.n	8002f80 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e0e1      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b03      	cmp	r3, #3
 8002f48:	d107      	bne.n	8002f5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f4a:	4b73      	ldr	r3, [pc, #460]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	049b      	lsls	r3, r3, #18
 8002f52:	4013      	ands	r3, r2
 8002f54:	d114      	bne.n	8002f80 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e0d5      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d106      	bne.n	8002f70 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f62:	4b6d      	ldr	r3, [pc, #436]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2204      	movs	r2, #4
 8002f68:	4013      	ands	r3, r2
 8002f6a:	d109      	bne.n	8002f80 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e0ca      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002f70:	4b69      	ldr	r3, [pc, #420]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	2380      	movs	r3, #128	@ 0x80
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	4013      	ands	r3, r2
 8002f7a:	d101      	bne.n	8002f80 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0c2      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f80:	4b65      	ldr	r3, [pc, #404]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	2203      	movs	r2, #3
 8002f86:	4393      	bics	r3, r2
 8002f88:	0019      	movs	r1, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	4b62      	ldr	r3, [pc, #392]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002f90:	430a      	orrs	r2, r1
 8002f92:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f94:	f7fe fa7c 	bl	8001490 <HAL_GetTick>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d111      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fa4:	e009      	b.n	8002fba <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa6:	f7fe fa73 	bl	8001490 <HAL_GetTick>
 8002faa:	0002      	movs	r2, r0
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	4a58      	ldr	r2, [pc, #352]	@ (8003114 <HAL_RCC_ClockConfig+0x274>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e0a5      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fba:	4b57      	ldr	r3, [pc, #348]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d1ef      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0x106>
 8002fc6:	e03a      	b.n	800303e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2b03      	cmp	r3, #3
 8002fce:	d111      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fd0:	e009      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd2:	f7fe fa5d 	bl	8001490 <HAL_GetTick>
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	4a4d      	ldr	r2, [pc, #308]	@ (8003114 <HAL_RCC_ClockConfig+0x274>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e08f      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	220c      	movs	r2, #12
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b0c      	cmp	r3, #12
 8002ff0:	d1ef      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0x132>
 8002ff2:	e024      	b.n	800303e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d11b      	bne.n	8003034 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ffc:	e009      	b.n	8003012 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ffe:	f7fe fa47 	bl	8001490 <HAL_GetTick>
 8003002:	0002      	movs	r2, r0
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	4a42      	ldr	r2, [pc, #264]	@ (8003114 <HAL_RCC_ClockConfig+0x274>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e079      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003012:	4b41      	ldr	r3, [pc, #260]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	220c      	movs	r2, #12
 8003018:	4013      	ands	r3, r2
 800301a:	2b04      	cmp	r3, #4
 800301c:	d1ef      	bne.n	8002ffe <HAL_RCC_ClockConfig+0x15e>
 800301e:	e00e      	b.n	800303e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003020:	f7fe fa36 	bl	8001490 <HAL_GetTick>
 8003024:	0002      	movs	r2, r0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	4a3a      	ldr	r2, [pc, #232]	@ (8003114 <HAL_RCC_ClockConfig+0x274>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e068      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003034:	4b38      	ldr	r3, [pc, #224]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	220c      	movs	r2, #12
 800303a:	4013      	ands	r3, r2
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800303e:	4b34      	ldr	r3, [pc, #208]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2201      	movs	r2, #1
 8003044:	4013      	ands	r3, r2
 8003046:	683a      	ldr	r2, [r7, #0]
 8003048:	429a      	cmp	r2, r3
 800304a:	d21e      	bcs.n	800308a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304c:	4b30      	ldr	r3, [pc, #192]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2201      	movs	r2, #1
 8003052:	4393      	bics	r3, r2
 8003054:	0019      	movs	r1, r3
 8003056:	4b2e      	ldr	r3, [pc, #184]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800305e:	f7fe fa17 	bl	8001490 <HAL_GetTick>
 8003062:	0003      	movs	r3, r0
 8003064:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003066:	e009      	b.n	800307c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003068:	f7fe fa12 	bl	8001490 <HAL_GetTick>
 800306c:	0002      	movs	r2, r0
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	4a28      	ldr	r2, [pc, #160]	@ (8003114 <HAL_RCC_ClockConfig+0x274>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d901      	bls.n	800307c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e044      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800307c:	4b24      	ldr	r3, [pc, #144]	@ (8003110 <HAL_RCC_ClockConfig+0x270>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2201      	movs	r2, #1
 8003082:	4013      	ands	r3, r2
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d1ee      	bne.n	8003068 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2204      	movs	r2, #4
 8003090:	4013      	ands	r3, r2
 8003092:	d009      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003094:	4b20      	ldr	r3, [pc, #128]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4a20      	ldr	r2, [pc, #128]	@ (800311c <HAL_RCC_ClockConfig+0x27c>)
 800309a:	4013      	ands	r3, r2
 800309c:	0019      	movs	r1, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 80030a4:	430a      	orrs	r2, r1
 80030a6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2208      	movs	r2, #8
 80030ae:	4013      	ands	r3, r2
 80030b0:	d00a      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030b2:	4b19      	ldr	r3, [pc, #100]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	4a1a      	ldr	r2, [pc, #104]	@ (8003120 <HAL_RCC_ClockConfig+0x280>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	00da      	lsls	r2, r3, #3
 80030c2:	4b15      	ldr	r3, [pc, #84]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 80030c4:	430a      	orrs	r2, r1
 80030c6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030c8:	f000 f832 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 80030cc:	0001      	movs	r1, r0
 80030ce:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <HAL_RCC_ClockConfig+0x278>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	091b      	lsrs	r3, r3, #4
 80030d4:	220f      	movs	r2, #15
 80030d6:	4013      	ands	r3, r2
 80030d8:	4a12      	ldr	r2, [pc, #72]	@ (8003124 <HAL_RCC_ClockConfig+0x284>)
 80030da:	5cd3      	ldrb	r3, [r2, r3]
 80030dc:	000a      	movs	r2, r1
 80030de:	40da      	lsrs	r2, r3
 80030e0:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <HAL_RCC_ClockConfig+0x288>)
 80030e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030e4:	4b11      	ldr	r3, [pc, #68]	@ (800312c <HAL_RCC_ClockConfig+0x28c>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	250b      	movs	r5, #11
 80030ea:	197c      	adds	r4, r7, r5
 80030ec:	0018      	movs	r0, r3
 80030ee:	f7fe f989 	bl	8001404 <HAL_InitTick>
 80030f2:	0003      	movs	r3, r0
 80030f4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80030f6:	197b      	adds	r3, r7, r5
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d002      	beq.n	8003104 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80030fe:	197b      	adds	r3, r7, r5
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	e000      	b.n	8003106 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	0018      	movs	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	b004      	add	sp, #16
 800310c:	bdb0      	pop	{r4, r5, r7, pc}
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	40022000 	.word	0x40022000
 8003114:	00001388 	.word	0x00001388
 8003118:	40021000 	.word	0x40021000
 800311c:	fffff8ff 	.word	0xfffff8ff
 8003120:	ffffc7ff 	.word	0xffffc7ff
 8003124:	080068d0 	.word	0x080068d0
 8003128:	20000004 	.word	0x20000004
 800312c:	20000008 	.word	0x20000008

08003130 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003136:	4b3c      	ldr	r3, [pc, #240]	@ (8003228 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	220c      	movs	r2, #12
 8003140:	4013      	ands	r3, r2
 8003142:	2b0c      	cmp	r3, #12
 8003144:	d013      	beq.n	800316e <HAL_RCC_GetSysClockFreq+0x3e>
 8003146:	d85c      	bhi.n	8003202 <HAL_RCC_GetSysClockFreq+0xd2>
 8003148:	2b04      	cmp	r3, #4
 800314a:	d002      	beq.n	8003152 <HAL_RCC_GetSysClockFreq+0x22>
 800314c:	2b08      	cmp	r3, #8
 800314e:	d00b      	beq.n	8003168 <HAL_RCC_GetSysClockFreq+0x38>
 8003150:	e057      	b.n	8003202 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003152:	4b35      	ldr	r3, [pc, #212]	@ (8003228 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2210      	movs	r2, #16
 8003158:	4013      	ands	r3, r2
 800315a:	d002      	beq.n	8003162 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800315c:	4b33      	ldr	r3, [pc, #204]	@ (800322c <HAL_RCC_GetSysClockFreq+0xfc>)
 800315e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003160:	e05d      	b.n	800321e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8003162:	4b33      	ldr	r3, [pc, #204]	@ (8003230 <HAL_RCC_GetSysClockFreq+0x100>)
 8003164:	613b      	str	r3, [r7, #16]
      break;
 8003166:	e05a      	b.n	800321e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003168:	4b32      	ldr	r3, [pc, #200]	@ (8003234 <HAL_RCC_GetSysClockFreq+0x104>)
 800316a:	613b      	str	r3, [r7, #16]
      break;
 800316c:	e057      	b.n	800321e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	0c9b      	lsrs	r3, r3, #18
 8003172:	220f      	movs	r2, #15
 8003174:	4013      	ands	r3, r2
 8003176:	4a30      	ldr	r2, [pc, #192]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x108>)
 8003178:	5cd3      	ldrb	r3, [r2, r3]
 800317a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	0d9b      	lsrs	r3, r3, #22
 8003180:	2203      	movs	r2, #3
 8003182:	4013      	ands	r3, r2
 8003184:	3301      	adds	r3, #1
 8003186:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003188:	4b27      	ldr	r3, [pc, #156]	@ (8003228 <HAL_RCC_GetSysClockFreq+0xf8>)
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	2380      	movs	r3, #128	@ 0x80
 800318e:	025b      	lsls	r3, r3, #9
 8003190:	4013      	ands	r3, r2
 8003192:	d00f      	beq.n	80031b4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003194:	68b9      	ldr	r1, [r7, #8]
 8003196:	000a      	movs	r2, r1
 8003198:	0152      	lsls	r2, r2, #5
 800319a:	1a52      	subs	r2, r2, r1
 800319c:	0193      	lsls	r3, r2, #6
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	185b      	adds	r3, r3, r1
 80031a4:	025b      	lsls	r3, r3, #9
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f7fc ffb7 	bl	800011c <__udivsi3>
 80031ae:	0003      	movs	r3, r0
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	e023      	b.n	80031fc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80031b4:	4b1c      	ldr	r3, [pc, #112]	@ (8003228 <HAL_RCC_GetSysClockFreq+0xf8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2210      	movs	r2, #16
 80031ba:	4013      	ands	r3, r2
 80031bc:	d00f      	beq.n	80031de <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80031be:	68b9      	ldr	r1, [r7, #8]
 80031c0:	000a      	movs	r2, r1
 80031c2:	0152      	lsls	r2, r2, #5
 80031c4:	1a52      	subs	r2, r2, r1
 80031c6:	0193      	lsls	r3, r2, #6
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	185b      	adds	r3, r3, r1
 80031ce:	021b      	lsls	r3, r3, #8
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	0018      	movs	r0, r3
 80031d4:	f7fc ffa2 	bl	800011c <__udivsi3>
 80031d8:	0003      	movs	r3, r0
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	e00e      	b.n	80031fc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	000a      	movs	r2, r1
 80031e2:	0152      	lsls	r2, r2, #5
 80031e4:	1a52      	subs	r2, r2, r1
 80031e6:	0193      	lsls	r3, r2, #6
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	185b      	adds	r3, r3, r1
 80031ee:	029b      	lsls	r3, r3, #10
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	0018      	movs	r0, r3
 80031f4:	f7fc ff92 	bl	800011c <__udivsi3>
 80031f8:	0003      	movs	r3, r0
 80031fa:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	613b      	str	r3, [r7, #16]
      break;
 8003200:	e00d      	b.n	800321e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003202:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	0b5b      	lsrs	r3, r3, #13
 8003208:	2207      	movs	r2, #7
 800320a:	4013      	ands	r3, r2
 800320c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	3301      	adds	r3, #1
 8003212:	2280      	movs	r2, #128	@ 0x80
 8003214:	0212      	lsls	r2, r2, #8
 8003216:	409a      	lsls	r2, r3
 8003218:	0013      	movs	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
      break;
 800321c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800321e:	693b      	ldr	r3, [r7, #16]
}
 8003220:	0018      	movs	r0, r3
 8003222:	46bd      	mov	sp, r7
 8003224:	b006      	add	sp, #24
 8003226:	bd80      	pop	{r7, pc}
 8003228:	40021000 	.word	0x40021000
 800322c:	003d0900 	.word	0x003d0900
 8003230:	00f42400 	.word	0x00f42400
 8003234:	007a1200 	.word	0x007a1200
 8003238:	080068e8 	.word	0x080068e8

0800323c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003240:	4b02      	ldr	r3, [pc, #8]	@ (800324c <HAL_RCC_GetHCLKFreq+0x10>)
 8003242:	681b      	ldr	r3, [r3, #0]
}
 8003244:	0018      	movs	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	46c0      	nop			@ (mov r8, r8)
 800324c:	20000004 	.word	0x20000004

08003250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003254:	f7ff fff2 	bl	800323c <HAL_RCC_GetHCLKFreq>
 8003258:	0001      	movs	r1, r0
 800325a:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <HAL_RCC_GetPCLK1Freq+0x24>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	0a1b      	lsrs	r3, r3, #8
 8003260:	2207      	movs	r2, #7
 8003262:	4013      	ands	r3, r2
 8003264:	4a04      	ldr	r2, [pc, #16]	@ (8003278 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003266:	5cd3      	ldrb	r3, [r2, r3]
 8003268:	40d9      	lsrs	r1, r3
 800326a:	000b      	movs	r3, r1
}
 800326c:	0018      	movs	r0, r3
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			@ (mov r8, r8)
 8003274:	40021000 	.word	0x40021000
 8003278:	080068e0 	.word	0x080068e0

0800327c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003280:	f7ff ffdc 	bl	800323c <HAL_RCC_GetHCLKFreq>
 8003284:	0001      	movs	r1, r0
 8003286:	4b06      	ldr	r3, [pc, #24]	@ (80032a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	0adb      	lsrs	r3, r3, #11
 800328c:	2207      	movs	r2, #7
 800328e:	4013      	ands	r3, r2
 8003290:	4a04      	ldr	r2, [pc, #16]	@ (80032a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003292:	5cd3      	ldrb	r3, [r2, r3]
 8003294:	40d9      	lsrs	r1, r3
 8003296:	000b      	movs	r3, r1
}
 8003298:	0018      	movs	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	46c0      	nop			@ (mov r8, r8)
 80032a0:	40021000 	.word	0x40021000
 80032a4:	080068e0 	.word	0x080068e0

080032a8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80032b0:	2317      	movs	r3, #23
 80032b2:	18fb      	adds	r3, r7, r3
 80032b4:	2200      	movs	r2, #0
 80032b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2220      	movs	r2, #32
 80032be:	4013      	ands	r3, r2
 80032c0:	d106      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	2380      	movs	r3, #128	@ 0x80
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	4013      	ands	r3, r2
 80032cc:	d100      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80032ce:	e104      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032d0:	4bb9      	ldr	r3, [pc, #740]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032d4:	2380      	movs	r3, #128	@ 0x80
 80032d6:	055b      	lsls	r3, r3, #21
 80032d8:	4013      	ands	r3, r2
 80032da:	d10a      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032dc:	4bb6      	ldr	r3, [pc, #728]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032e0:	4bb5      	ldr	r3, [pc, #724]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80032e2:	2180      	movs	r1, #128	@ 0x80
 80032e4:	0549      	lsls	r1, r1, #21
 80032e6:	430a      	orrs	r2, r1
 80032e8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80032ea:	2317      	movs	r3, #23
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	2201      	movs	r2, #1
 80032f0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032f2:	4bb2      	ldr	r3, [pc, #712]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	2380      	movs	r3, #128	@ 0x80
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	4013      	ands	r3, r2
 80032fc:	d11a      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032fe:	4baf      	ldr	r3, [pc, #700]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	4bae      	ldr	r3, [pc, #696]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003304:	2180      	movs	r1, #128	@ 0x80
 8003306:	0049      	lsls	r1, r1, #1
 8003308:	430a      	orrs	r2, r1
 800330a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800330c:	f7fe f8c0 	bl	8001490 <HAL_GetTick>
 8003310:	0003      	movs	r3, r0
 8003312:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003314:	e008      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003316:	f7fe f8bb 	bl	8001490 <HAL_GetTick>
 800331a:	0002      	movs	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	2b64      	cmp	r3, #100	@ 0x64
 8003322:	d901      	bls.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e143      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003328:	4ba4      	ldr	r3, [pc, #656]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	2380      	movs	r3, #128	@ 0x80
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4013      	ands	r3, r2
 8003332:	d0f0      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003334:	4ba0      	ldr	r3, [pc, #640]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	23c0      	movs	r3, #192	@ 0xc0
 800333a:	039b      	lsls	r3, r3, #14
 800333c:	4013      	ands	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	23c0      	movs	r3, #192	@ 0xc0
 8003346:	039b      	lsls	r3, r3, #14
 8003348:	4013      	ands	r3, r2
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	429a      	cmp	r2, r3
 800334e:	d107      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	23c0      	movs	r3, #192	@ 0xc0
 8003356:	039b      	lsls	r3, r3, #14
 8003358:	4013      	ands	r3, r2
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	429a      	cmp	r2, r3
 800335e:	d013      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	23c0      	movs	r3, #192	@ 0xc0
 8003366:	029b      	lsls	r3, r3, #10
 8003368:	401a      	ands	r2, r3
 800336a:	23c0      	movs	r3, #192	@ 0xc0
 800336c:	029b      	lsls	r3, r3, #10
 800336e:	429a      	cmp	r2, r3
 8003370:	d10a      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003372:	4b91      	ldr	r3, [pc, #580]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	2380      	movs	r3, #128	@ 0x80
 8003378:	029b      	lsls	r3, r3, #10
 800337a:	401a      	ands	r2, r3
 800337c:	2380      	movs	r3, #128	@ 0x80
 800337e:	029b      	lsls	r3, r3, #10
 8003380:	429a      	cmp	r2, r3
 8003382:	d101      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e113      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003388:	4b8b      	ldr	r3, [pc, #556]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800338a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800338c:	23c0      	movs	r3, #192	@ 0xc0
 800338e:	029b      	lsls	r3, r3, #10
 8003390:	4013      	ands	r3, r2
 8003392:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d049      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x186>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	23c0      	movs	r3, #192	@ 0xc0
 80033a0:	029b      	lsls	r3, r3, #10
 80033a2:	4013      	ands	r3, r2
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d004      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2220      	movs	r2, #32
 80033b0:	4013      	ands	r3, r2
 80033b2:	d10d      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	23c0      	movs	r3, #192	@ 0xc0
 80033ba:	029b      	lsls	r3, r3, #10
 80033bc:	4013      	ands	r3, r2
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d034      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	2380      	movs	r3, #128	@ 0x80
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	4013      	ands	r3, r2
 80033ce:	d02e      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80033d0:	4b79      	ldr	r3, [pc, #484]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033d4:	4a7a      	ldr	r2, [pc, #488]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80033d6:	4013      	ands	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033da:	4b77      	ldr	r3, [pc, #476]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80033de:	4b76      	ldr	r3, [pc, #472]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033e0:	2180      	movs	r1, #128	@ 0x80
 80033e2:	0309      	lsls	r1, r1, #12
 80033e4:	430a      	orrs	r2, r1
 80033e6:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033e8:	4b73      	ldr	r3, [pc, #460]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80033ec:	4b72      	ldr	r3, [pc, #456]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033ee:	4975      	ldr	r1, [pc, #468]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80033f0:	400a      	ands	r2, r1
 80033f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80033f4:	4b70      	ldr	r3, [pc, #448]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80033fa:	68fa      	ldr	r2, [r7, #12]
 80033fc:	2380      	movs	r3, #128	@ 0x80
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4013      	ands	r3, r2
 8003402:	d014      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003404:	f7fe f844 	bl	8001490 <HAL_GetTick>
 8003408:	0003      	movs	r3, r0
 800340a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800340c:	e009      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800340e:	f7fe f83f 	bl	8001490 <HAL_GetTick>
 8003412:	0002      	movs	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	4a6b      	ldr	r2, [pc, #428]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d901      	bls.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e0c6      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003422:	4b65      	ldr	r3, [pc, #404]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003424:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003426:	2380      	movs	r3, #128	@ 0x80
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	4013      	ands	r3, r2
 800342c:	d0ef      	beq.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	2380      	movs	r3, #128	@ 0x80
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	4013      	ands	r3, r2
 8003438:	d01f      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689a      	ldr	r2, [r3, #8]
 800343e:	23c0      	movs	r3, #192	@ 0xc0
 8003440:	029b      	lsls	r3, r3, #10
 8003442:	401a      	ands	r2, r3
 8003444:	23c0      	movs	r3, #192	@ 0xc0
 8003446:	029b      	lsls	r3, r3, #10
 8003448:	429a      	cmp	r2, r3
 800344a:	d10c      	bne.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800344c:	4b5a      	ldr	r3, [pc, #360]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a5e      	ldr	r2, [pc, #376]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003452:	4013      	ands	r3, r2
 8003454:	0019      	movs	r1, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	23c0      	movs	r3, #192	@ 0xc0
 800345c:	039b      	lsls	r3, r3, #14
 800345e:	401a      	ands	r2, r3
 8003460:	4b55      	ldr	r3, [pc, #340]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003462:	430a      	orrs	r2, r1
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	4b54      	ldr	r3, [pc, #336]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003468:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689a      	ldr	r2, [r3, #8]
 800346e:	23c0      	movs	r3, #192	@ 0xc0
 8003470:	029b      	lsls	r3, r3, #10
 8003472:	401a      	ands	r2, r3
 8003474:	4b50      	ldr	r3, [pc, #320]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003476:	430a      	orrs	r2, r1
 8003478:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2220      	movs	r2, #32
 8003480:	4013      	ands	r3, r2
 8003482:	d01f      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	23c0      	movs	r3, #192	@ 0xc0
 800348a:	029b      	lsls	r3, r3, #10
 800348c:	401a      	ands	r2, r3
 800348e:	23c0      	movs	r3, #192	@ 0xc0
 8003490:	029b      	lsls	r3, r3, #10
 8003492:	429a      	cmp	r2, r3
 8003494:	d10c      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003496:	4b48      	ldr	r3, [pc, #288]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a4c      	ldr	r2, [pc, #304]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800349c:	4013      	ands	r3, r2
 800349e:	0019      	movs	r1, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685a      	ldr	r2, [r3, #4]
 80034a4:	23c0      	movs	r3, #192	@ 0xc0
 80034a6:	039b      	lsls	r3, r3, #14
 80034a8:	401a      	ands	r2, r3
 80034aa:	4b43      	ldr	r3, [pc, #268]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034ac:	430a      	orrs	r2, r1
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	4b41      	ldr	r3, [pc, #260]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034b2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	23c0      	movs	r3, #192	@ 0xc0
 80034ba:	029b      	lsls	r3, r3, #10
 80034bc:	401a      	ands	r2, r3
 80034be:	4b3e      	ldr	r3, [pc, #248]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034c0:	430a      	orrs	r2, r1
 80034c2:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034c4:	2317      	movs	r3, #23
 80034c6:	18fb      	adds	r3, r7, r3
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d105      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ce:	4b3a      	ldr	r3, [pc, #232]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034d2:	4b39      	ldr	r3, [pc, #228]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034d4:	493e      	ldr	r1, [pc, #248]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80034d6:	400a      	ands	r2, r1
 80034d8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2201      	movs	r2, #1
 80034e0:	4013      	ands	r3, r2
 80034e2:	d009      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034e4:	4b34      	ldr	r3, [pc, #208]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e8:	2203      	movs	r2, #3
 80034ea:	4393      	bics	r3, r2
 80034ec:	0019      	movs	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68da      	ldr	r2, [r3, #12]
 80034f2:	4b31      	ldr	r3, [pc, #196]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80034f4:	430a      	orrs	r2, r1
 80034f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2202      	movs	r2, #2
 80034fe:	4013      	ands	r3, r2
 8003500:	d009      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003502:	4b2d      	ldr	r3, [pc, #180]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003506:	220c      	movs	r2, #12
 8003508:	4393      	bics	r3, r2
 800350a:	0019      	movs	r1, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	4b29      	ldr	r3, [pc, #164]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003512:	430a      	orrs	r2, r1
 8003514:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2204      	movs	r2, #4
 800351c:	4013      	ands	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003520:	4b25      	ldr	r3, [pc, #148]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003524:	4a2b      	ldr	r2, [pc, #172]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8003526:	4013      	ands	r3, r2
 8003528:	0019      	movs	r1, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	4b22      	ldr	r3, [pc, #136]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003530:	430a      	orrs	r2, r1
 8003532:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2208      	movs	r2, #8
 800353a:	4013      	ands	r3, r2
 800353c:	d009      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800353e:	4b1e      	ldr	r3, [pc, #120]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003542:	4a25      	ldr	r2, [pc, #148]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003544:	4013      	ands	r3, r2
 8003546:	0019      	movs	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	699a      	ldr	r2, [r3, #24]
 800354c:	4b1a      	ldr	r3, [pc, #104]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800354e:	430a      	orrs	r2, r1
 8003550:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	4013      	ands	r3, r2
 800355c:	d009      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800355e:	4b16      	ldr	r3, [pc, #88]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003562:	4a17      	ldr	r2, [pc, #92]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003564:	4013      	ands	r3, r2
 8003566:	0019      	movs	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	69da      	ldr	r2, [r3, #28]
 800356c:	4b12      	ldr	r3, [pc, #72]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800356e:	430a      	orrs	r2, r1
 8003570:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2240      	movs	r2, #64	@ 0x40
 8003578:	4013      	ands	r3, r2
 800357a:	d009      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800357c:	4b0e      	ldr	r3, [pc, #56]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800357e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003580:	4a16      	ldr	r2, [pc, #88]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003582:	4013      	ands	r3, r2
 8003584:	0019      	movs	r1, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800358a:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800358c:	430a      	orrs	r2, r1
 800358e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2280      	movs	r2, #128	@ 0x80
 8003596:	4013      	ands	r3, r2
 8003598:	d009      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800359a:	4b07      	ldr	r3, [pc, #28]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800359c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800359e:	4a10      	ldr	r2, [pc, #64]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	0019      	movs	r1, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1a      	ldr	r2, [r3, #32]
 80035a8:	4b03      	ldr	r3, [pc, #12]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80035aa:	430a      	orrs	r2, r1
 80035ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	0018      	movs	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b006      	add	sp, #24
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40021000 	.word	0x40021000
 80035bc:	40007000 	.word	0x40007000
 80035c0:	fffcffff 	.word	0xfffcffff
 80035c4:	fff7ffff 	.word	0xfff7ffff
 80035c8:	00001388 	.word	0x00001388
 80035cc:	ffcfffff 	.word	0xffcfffff
 80035d0:	efffffff 	.word	0xefffffff
 80035d4:	fffff3ff 	.word	0xfffff3ff
 80035d8:	ffffcfff 	.word	0xffffcfff
 80035dc:	fbffffff 	.word	0xfbffffff
 80035e0:	fff3ffff 	.word	0xfff3ffff

080035e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e032      	b.n	800365c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2239      	movs	r2, #57	@ 0x39
 80035fa:	5c9b      	ldrb	r3, [r3, r2]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d107      	bne.n	8003612 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2238      	movs	r2, #56	@ 0x38
 8003606:	2100      	movs	r1, #0
 8003608:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	0018      	movs	r0, r3
 800360e:	f7fd fda7 	bl	8001160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2239      	movs	r2, #57	@ 0x39
 8003616:	2102      	movs	r1, #2
 8003618:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	3304      	adds	r3, #4
 8003622:	0019      	movs	r1, r3
 8003624:	0010      	movs	r0, r2
 8003626:	f000 fbcf 	bl	8003dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	223e      	movs	r2, #62	@ 0x3e
 800362e:	2101      	movs	r1, #1
 8003630:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	223a      	movs	r2, #58	@ 0x3a
 8003636:	2101      	movs	r1, #1
 8003638:	5499      	strb	r1, [r3, r2]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	223b      	movs	r2, #59	@ 0x3b
 800363e:	2101      	movs	r1, #1
 8003640:	5499      	strb	r1, [r3, r2]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	223c      	movs	r2, #60	@ 0x3c
 8003646:	2101      	movs	r1, #1
 8003648:	5499      	strb	r1, [r3, r2]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	223d      	movs	r2, #61	@ 0x3d
 800364e:	2101      	movs	r1, #1
 8003650:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2239      	movs	r2, #57	@ 0x39
 8003656:	2101      	movs	r1, #1
 8003658:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	0018      	movs	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	b002      	add	sp, #8
 8003662:	bd80      	pop	{r7, pc}

08003664 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2239      	movs	r2, #57	@ 0x39
 8003670:	5c9b      	ldrb	r3, [r3, r2]
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b01      	cmp	r3, #1
 8003676:	d001      	beq.n	800367c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e03b      	b.n	80036f4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2239      	movs	r2, #57	@ 0x39
 8003680:	2102      	movs	r1, #2
 8003682:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2101      	movs	r1, #1
 8003690:	430a      	orrs	r2, r1
 8003692:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	2380      	movs	r3, #128	@ 0x80
 800369a:	05db      	lsls	r3, r3, #23
 800369c:	429a      	cmp	r2, r3
 800369e:	d00e      	beq.n	80036be <HAL_TIM_Base_Start_IT+0x5a>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a15      	ldr	r2, [pc, #84]	@ (80036fc <HAL_TIM_Base_Start_IT+0x98>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d009      	beq.n	80036be <HAL_TIM_Base_Start_IT+0x5a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a14      	ldr	r2, [pc, #80]	@ (8003700 <HAL_TIM_Base_Start_IT+0x9c>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d004      	beq.n	80036be <HAL_TIM_Base_Start_IT+0x5a>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a12      	ldr	r2, [pc, #72]	@ (8003704 <HAL_TIM_Base_Start_IT+0xa0>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d111      	bne.n	80036e2 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2207      	movs	r2, #7
 80036c6:	4013      	ands	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2b06      	cmp	r3, #6
 80036ce:	d010      	beq.n	80036f2 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2101      	movs	r1, #1
 80036dc:	430a      	orrs	r2, r1
 80036de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e0:	e007      	b.n	80036f2 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2101      	movs	r1, #1
 80036ee:	430a      	orrs	r2, r1
 80036f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	0018      	movs	r0, r3
 80036f6:	46bd      	mov	sp, r7
 80036f8:	b004      	add	sp, #16
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40000400 	.word	0x40000400
 8003700:	40010800 	.word	0x40010800
 8003704:	40011400 	.word	0x40011400

08003708 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e032      	b.n	8003780 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2239      	movs	r2, #57	@ 0x39
 800371e:	5c9b      	ldrb	r3, [r3, r2]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d107      	bne.n	8003736 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2238      	movs	r2, #56	@ 0x38
 800372a:	2100      	movs	r1, #0
 800372c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	0018      	movs	r0, r3
 8003732:	f000 f829 	bl	8003788 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2239      	movs	r2, #57	@ 0x39
 800373a:	2102      	movs	r1, #2
 800373c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	3304      	adds	r3, #4
 8003746:	0019      	movs	r1, r3
 8003748:	0010      	movs	r0, r2
 800374a:	f000 fb3d 	bl	8003dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	223e      	movs	r2, #62	@ 0x3e
 8003752:	2101      	movs	r1, #1
 8003754:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	223a      	movs	r2, #58	@ 0x3a
 800375a:	2101      	movs	r1, #1
 800375c:	5499      	strb	r1, [r3, r2]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	223b      	movs	r2, #59	@ 0x3b
 8003762:	2101      	movs	r1, #1
 8003764:	5499      	strb	r1, [r3, r2]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	223c      	movs	r2, #60	@ 0x3c
 800376a:	2101      	movs	r1, #1
 800376c:	5499      	strb	r1, [r3, r2]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	223d      	movs	r2, #61	@ 0x3d
 8003772:	2101      	movs	r1, #1
 8003774:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2239      	movs	r2, #57	@ 0x39
 800377a:	2101      	movs	r1, #1
 800377c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	0018      	movs	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	b002      	add	sp, #8
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003790:	46c0      	nop			@ (mov r8, r8)
 8003792:	46bd      	mov	sp, r7
 8003794:	b002      	add	sp, #8
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d108      	bne.n	80037ba <HAL_TIM_PWM_Start+0x22>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	223a      	movs	r2, #58	@ 0x3a
 80037ac:	5c9b      	ldrb	r3, [r3, r2]
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	1e5a      	subs	r2, r3, #1
 80037b4:	4193      	sbcs	r3, r2
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	e01f      	b.n	80037fa <HAL_TIM_PWM_Start+0x62>
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	2b04      	cmp	r3, #4
 80037be:	d108      	bne.n	80037d2 <HAL_TIM_PWM_Start+0x3a>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	223b      	movs	r2, #59	@ 0x3b
 80037c4:	5c9b      	ldrb	r3, [r3, r2]
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	3b01      	subs	r3, #1
 80037ca:	1e5a      	subs	r2, r3, #1
 80037cc:	4193      	sbcs	r3, r2
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	e013      	b.n	80037fa <HAL_TIM_PWM_Start+0x62>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d108      	bne.n	80037ea <HAL_TIM_PWM_Start+0x52>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	223c      	movs	r2, #60	@ 0x3c
 80037dc:	5c9b      	ldrb	r3, [r3, r2]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	3b01      	subs	r3, #1
 80037e2:	1e5a      	subs	r2, r3, #1
 80037e4:	4193      	sbcs	r3, r2
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	e007      	b.n	80037fa <HAL_TIM_PWM_Start+0x62>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	223d      	movs	r2, #61	@ 0x3d
 80037ee:	5c9b      	ldrb	r3, [r3, r2]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	3b01      	subs	r3, #1
 80037f4:	1e5a      	subs	r2, r3, #1
 80037f6:	4193      	sbcs	r3, r2
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e052      	b.n	80038a8 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d104      	bne.n	8003812 <HAL_TIM_PWM_Start+0x7a>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	223a      	movs	r2, #58	@ 0x3a
 800380c:	2102      	movs	r1, #2
 800380e:	5499      	strb	r1, [r3, r2]
 8003810:	e013      	b.n	800383a <HAL_TIM_PWM_Start+0xa2>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2b04      	cmp	r3, #4
 8003816:	d104      	bne.n	8003822 <HAL_TIM_PWM_Start+0x8a>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	223b      	movs	r2, #59	@ 0x3b
 800381c:	2102      	movs	r1, #2
 800381e:	5499      	strb	r1, [r3, r2]
 8003820:	e00b      	b.n	800383a <HAL_TIM_PWM_Start+0xa2>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	2b08      	cmp	r3, #8
 8003826:	d104      	bne.n	8003832 <HAL_TIM_PWM_Start+0x9a>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	223c      	movs	r2, #60	@ 0x3c
 800382c:	2102      	movs	r1, #2
 800382e:	5499      	strb	r1, [r3, r2]
 8003830:	e003      	b.n	800383a <HAL_TIM_PWM_Start+0xa2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	223d      	movs	r2, #61	@ 0x3d
 8003836:	2102      	movs	r1, #2
 8003838:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6839      	ldr	r1, [r7, #0]
 8003840:	2201      	movs	r2, #1
 8003842:	0018      	movs	r0, r3
 8003844:	f000 fcc2 	bl	80041cc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	2380      	movs	r3, #128	@ 0x80
 800384e:	05db      	lsls	r3, r3, #23
 8003850:	429a      	cmp	r2, r3
 8003852:	d00e      	beq.n	8003872 <HAL_TIM_PWM_Start+0xda>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a15      	ldr	r2, [pc, #84]	@ (80038b0 <HAL_TIM_PWM_Start+0x118>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d009      	beq.n	8003872 <HAL_TIM_PWM_Start+0xda>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a14      	ldr	r2, [pc, #80]	@ (80038b4 <HAL_TIM_PWM_Start+0x11c>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d004      	beq.n	8003872 <HAL_TIM_PWM_Start+0xda>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a12      	ldr	r2, [pc, #72]	@ (80038b8 <HAL_TIM_PWM_Start+0x120>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d111      	bne.n	8003896 <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2207      	movs	r2, #7
 800387a:	4013      	ands	r3, r2
 800387c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2b06      	cmp	r3, #6
 8003882:	d010      	beq.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2101      	movs	r1, #1
 8003890:	430a      	orrs	r2, r1
 8003892:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003894:	e007      	b.n	80038a6 <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2101      	movs	r1, #1
 80038a2:	430a      	orrs	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	0018      	movs	r0, r3
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b004      	add	sp, #16
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40000400 	.word	0x40000400
 80038b4:	40010800 	.word	0x40010800
 80038b8:	40011400 	.word	0x40011400

080038bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	2202      	movs	r2, #2
 80038d8:	4013      	ands	r3, r2
 80038da:	d021      	beq.n	8003920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2202      	movs	r2, #2
 80038e0:	4013      	ands	r3, r2
 80038e2:	d01d      	beq.n	8003920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2203      	movs	r2, #3
 80038ea:	4252      	negs	r2, r2
 80038ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	2203      	movs	r2, #3
 80038fc:	4013      	ands	r3, r2
 80038fe:	d004      	beq.n	800390a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	0018      	movs	r0, r3
 8003904:	f000 fa48 	bl	8003d98 <HAL_TIM_IC_CaptureCallback>
 8003908:	e007      	b.n	800391a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	0018      	movs	r0, r3
 800390e:	f000 fa3b 	bl	8003d88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	0018      	movs	r0, r3
 8003916:	f000 fa47 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	2204      	movs	r2, #4
 8003924:	4013      	ands	r3, r2
 8003926:	d022      	beq.n	800396e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2204      	movs	r2, #4
 800392c:	4013      	ands	r3, r2
 800392e:	d01e      	beq.n	800396e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2205      	movs	r2, #5
 8003936:	4252      	negs	r2, r2
 8003938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2202      	movs	r2, #2
 800393e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	23c0      	movs	r3, #192	@ 0xc0
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4013      	ands	r3, r2
 800394c:	d004      	beq.n	8003958 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	0018      	movs	r0, r3
 8003952:	f000 fa21 	bl	8003d98 <HAL_TIM_IC_CaptureCallback>
 8003956:	e007      	b.n	8003968 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	0018      	movs	r0, r3
 800395c:	f000 fa14 	bl	8003d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	0018      	movs	r0, r3
 8003964:	f000 fa20 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2208      	movs	r2, #8
 8003972:	4013      	ands	r3, r2
 8003974:	d021      	beq.n	80039ba <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2208      	movs	r2, #8
 800397a:	4013      	ands	r3, r2
 800397c:	d01d      	beq.n	80039ba <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2209      	movs	r2, #9
 8003984:	4252      	negs	r2, r2
 8003986:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2204      	movs	r2, #4
 800398c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	2203      	movs	r2, #3
 8003996:	4013      	ands	r3, r2
 8003998:	d004      	beq.n	80039a4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	0018      	movs	r0, r3
 800399e:	f000 f9fb 	bl	8003d98 <HAL_TIM_IC_CaptureCallback>
 80039a2:	e007      	b.n	80039b4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	0018      	movs	r0, r3
 80039a8:	f000 f9ee 	bl	8003d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	0018      	movs	r0, r3
 80039b0:	f000 f9fa 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2210      	movs	r2, #16
 80039be:	4013      	ands	r3, r2
 80039c0:	d022      	beq.n	8003a08 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2210      	movs	r2, #16
 80039c6:	4013      	ands	r3, r2
 80039c8:	d01e      	beq.n	8003a08 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2211      	movs	r2, #17
 80039d0:	4252      	negs	r2, r2
 80039d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2208      	movs	r2, #8
 80039d8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	69da      	ldr	r2, [r3, #28]
 80039e0:	23c0      	movs	r3, #192	@ 0xc0
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4013      	ands	r3, r2
 80039e6:	d004      	beq.n	80039f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	0018      	movs	r0, r3
 80039ec:	f000 f9d4 	bl	8003d98 <HAL_TIM_IC_CaptureCallback>
 80039f0:	e007      	b.n	8003a02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	0018      	movs	r0, r3
 80039f6:	f000 f9c7 	bl	8003d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	0018      	movs	r0, r3
 80039fe:	f000 f9d3 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	d00c      	beq.n	8003a2a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2201      	movs	r2, #1
 8003a14:	4013      	ands	r3, r2
 8003a16:	d008      	beq.n	8003a2a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	4252      	negs	r2, r2
 8003a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7fc fecb 	bl	80007c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2240      	movs	r2, #64	@ 0x40
 8003a2e:	4013      	ands	r3, r2
 8003a30:	d00c      	beq.n	8003a4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2240      	movs	r2, #64	@ 0x40
 8003a36:	4013      	ands	r3, r2
 8003a38:	d008      	beq.n	8003a4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2241      	movs	r2, #65	@ 0x41
 8003a40:	4252      	negs	r2, r2
 8003a42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	0018      	movs	r0, r3
 8003a48:	f000 f9b6 	bl	8003db8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a4c:	46c0      	nop			@ (mov r8, r8)
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b004      	add	sp, #16
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a60:	2317      	movs	r3, #23
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	2200      	movs	r2, #0
 8003a66:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2238      	movs	r2, #56	@ 0x38
 8003a6c:	5c9b      	ldrb	r3, [r3, r2]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d101      	bne.n	8003a76 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003a72:	2302      	movs	r3, #2
 8003a74:	e0ad      	b.n	8003bd2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2238      	movs	r2, #56	@ 0x38
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b0c      	cmp	r3, #12
 8003a82:	d100      	bne.n	8003a86 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003a84:	e076      	b.n	8003b74 <HAL_TIM_PWM_ConfigChannel+0x120>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b0c      	cmp	r3, #12
 8003a8a:	d900      	bls.n	8003a8e <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003a8c:	e095      	b.n	8003bba <HAL_TIM_PWM_ConfigChannel+0x166>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d04e      	beq.n	8003b32 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b08      	cmp	r3, #8
 8003a98:	d900      	bls.n	8003a9c <HAL_TIM_PWM_ConfigChannel+0x48>
 8003a9a:	e08e      	b.n	8003bba <HAL_TIM_PWM_ConfigChannel+0x166>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_TIM_PWM_ConfigChannel+0x56>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2b04      	cmp	r3, #4
 8003aa6:	d021      	beq.n	8003aec <HAL_TIM_PWM_ConfigChannel+0x98>
 8003aa8:	e087      	b.n	8003bba <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	0011      	movs	r1, r2
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f000 f9ec 	bl	8003e90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699a      	ldr	r2, [r3, #24]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2108      	movs	r1, #8
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	699a      	ldr	r2, [r3, #24]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2104      	movs	r1, #4
 8003ad4:	438a      	bics	r2, r1
 8003ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6999      	ldr	r1, [r3, #24]
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	68da      	ldr	r2, [r3, #12]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	619a      	str	r2, [r3, #24]
      break;
 8003aea:	e06b      	b.n	8003bc4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	0011      	movs	r1, r2
 8003af4:	0018      	movs	r0, r3
 8003af6:	f000 fa07 	bl	8003f08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699a      	ldr	r2, [r3, #24]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2180      	movs	r1, #128	@ 0x80
 8003b06:	0109      	lsls	r1, r1, #4
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	699a      	ldr	r2, [r3, #24]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4931      	ldr	r1, [pc, #196]	@ (8003bdc <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003b18:	400a      	ands	r2, r1
 8003b1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6999      	ldr	r1, [r3, #24]
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	021a      	lsls	r2, r3, #8
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	619a      	str	r2, [r3, #24]
      break;
 8003b30:	e048      	b.n	8003bc4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68ba      	ldr	r2, [r7, #8]
 8003b38:	0011      	movs	r1, r2
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f000 fa26 	bl	8003f8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	69da      	ldr	r2, [r3, #28]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2108      	movs	r1, #8
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	69da      	ldr	r2, [r3, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2104      	movs	r1, #4
 8003b5c:	438a      	bics	r2, r1
 8003b5e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	69d9      	ldr	r1, [r3, #28]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	61da      	str	r2, [r3, #28]
      break;
 8003b72:	e027      	b.n	8003bc4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	0011      	movs	r1, r2
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f000 fa45 	bl	800400c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	69da      	ldr	r2, [r3, #28]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2180      	movs	r1, #128	@ 0x80
 8003b8e:	0109      	lsls	r1, r1, #4
 8003b90:	430a      	orrs	r2, r1
 8003b92:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	69da      	ldr	r2, [r3, #28]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	490f      	ldr	r1, [pc, #60]	@ (8003bdc <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003ba0:	400a      	ands	r2, r1
 8003ba2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	69d9      	ldr	r1, [r3, #28]
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	021a      	lsls	r2, r3, #8
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	61da      	str	r2, [r3, #28]
      break;
 8003bb8:	e004      	b.n	8003bc4 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8003bba:	2317      	movs	r3, #23
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	701a      	strb	r2, [r3, #0]
      break;
 8003bc2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2238      	movs	r2, #56	@ 0x38
 8003bc8:	2100      	movs	r1, #0
 8003bca:	5499      	strb	r1, [r3, r2]

  return status;
 8003bcc:	2317      	movs	r3, #23
 8003bce:	18fb      	adds	r3, r7, r3
 8003bd0:	781b      	ldrb	r3, [r3, #0]
}
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	b006      	add	sp, #24
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	46c0      	nop			@ (mov r8, r8)
 8003bdc:	fffffbff 	.word	0xfffffbff

08003be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bea:	230f      	movs	r3, #15
 8003bec:	18fb      	adds	r3, r7, r3
 8003bee:	2200      	movs	r2, #0
 8003bf0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2238      	movs	r2, #56	@ 0x38
 8003bf6:	5c9b      	ldrb	r3, [r3, r2]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <HAL_TIM_ConfigClockSource+0x20>
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	e0bc      	b.n	8003d7a <HAL_TIM_ConfigClockSource+0x19a>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2238      	movs	r2, #56	@ 0x38
 8003c04:	2101      	movs	r1, #1
 8003c06:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2239      	movs	r2, #57	@ 0x39
 8003c0c:	2102      	movs	r1, #2
 8003c0e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2277      	movs	r2, #119	@ 0x77
 8003c1c:	4393      	bics	r3, r2
 8003c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4a58      	ldr	r2, [pc, #352]	@ (8003d84 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003c24:	4013      	ands	r3, r2
 8003c26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2280      	movs	r2, #128	@ 0x80
 8003c36:	0192      	lsls	r2, r2, #6
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d040      	beq.n	8003cbe <HAL_TIM_ConfigClockSource+0xde>
 8003c3c:	2280      	movs	r2, #128	@ 0x80
 8003c3e:	0192      	lsls	r2, r2, #6
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d900      	bls.n	8003c46 <HAL_TIM_ConfigClockSource+0x66>
 8003c44:	e088      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c46:	2280      	movs	r2, #128	@ 0x80
 8003c48:	0152      	lsls	r2, r2, #5
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d100      	bne.n	8003c50 <HAL_TIM_ConfigClockSource+0x70>
 8003c4e:	e088      	b.n	8003d62 <HAL_TIM_ConfigClockSource+0x182>
 8003c50:	2280      	movs	r2, #128	@ 0x80
 8003c52:	0152      	lsls	r2, r2, #5
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d900      	bls.n	8003c5a <HAL_TIM_ConfigClockSource+0x7a>
 8003c58:	e07e      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c5a:	2b70      	cmp	r3, #112	@ 0x70
 8003c5c:	d018      	beq.n	8003c90 <HAL_TIM_ConfigClockSource+0xb0>
 8003c5e:	d900      	bls.n	8003c62 <HAL_TIM_ConfigClockSource+0x82>
 8003c60:	e07a      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c62:	2b60      	cmp	r3, #96	@ 0x60
 8003c64:	d04f      	beq.n	8003d06 <HAL_TIM_ConfigClockSource+0x126>
 8003c66:	d900      	bls.n	8003c6a <HAL_TIM_ConfigClockSource+0x8a>
 8003c68:	e076      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c6a:	2b50      	cmp	r3, #80	@ 0x50
 8003c6c:	d03b      	beq.n	8003ce6 <HAL_TIM_ConfigClockSource+0x106>
 8003c6e:	d900      	bls.n	8003c72 <HAL_TIM_ConfigClockSource+0x92>
 8003c70:	e072      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c72:	2b40      	cmp	r3, #64	@ 0x40
 8003c74:	d057      	beq.n	8003d26 <HAL_TIM_ConfigClockSource+0x146>
 8003c76:	d900      	bls.n	8003c7a <HAL_TIM_ConfigClockSource+0x9a>
 8003c78:	e06e      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c7a:	2b30      	cmp	r3, #48	@ 0x30
 8003c7c:	d063      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x166>
 8003c7e:	d86b      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	d060      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x166>
 8003c84:	d868      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d05d      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x166>
 8003c8a:	2b10      	cmp	r3, #16
 8003c8c:	d05b      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x166>
 8003c8e:	e063      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ca0:	f000 fa74 	bl	800418c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2277      	movs	r2, #119	@ 0x77
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	609a      	str	r2, [r3, #8]
      break;
 8003cbc:	e052      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cce:	f000 fa5d 	bl	800418c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2180      	movs	r1, #128	@ 0x80
 8003cde:	01c9      	lsls	r1, r1, #7
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	609a      	str	r2, [r3, #8]
      break;
 8003ce4:	e03e      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cf2:	001a      	movs	r2, r3
 8003cf4:	f000 f9d0 	bl	8004098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2150      	movs	r1, #80	@ 0x50
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f000 fa2a 	bl	8004158 <TIM_ITRx_SetConfig>
      break;
 8003d04:	e02e      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d12:	001a      	movs	r2, r3
 8003d14:	f000 f9ee 	bl	80040f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2160      	movs	r1, #96	@ 0x60
 8003d1e:	0018      	movs	r0, r3
 8003d20:	f000 fa1a 	bl	8004158 <TIM_ITRx_SetConfig>
      break;
 8003d24:	e01e      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d32:	001a      	movs	r2, r3
 8003d34:	f000 f9b0 	bl	8004098 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2140      	movs	r1, #64	@ 0x40
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f000 fa0a 	bl	8004158 <TIM_ITRx_SetConfig>
      break;
 8003d44:	e00e      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	0019      	movs	r1, r3
 8003d50:	0010      	movs	r0, r2
 8003d52:	f000 fa01 	bl	8004158 <TIM_ITRx_SetConfig>
      break;
 8003d56:	e005      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003d58:	230f      	movs	r3, #15
 8003d5a:	18fb      	adds	r3, r7, r3
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	701a      	strb	r2, [r3, #0]
      break;
 8003d60:	e000      	b.n	8003d64 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003d62:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2239      	movs	r2, #57	@ 0x39
 8003d68:	2101      	movs	r1, #1
 8003d6a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2238      	movs	r2, #56	@ 0x38
 8003d70:	2100      	movs	r1, #0
 8003d72:	5499      	strb	r1, [r3, r2]

  return status;
 8003d74:	230f      	movs	r3, #15
 8003d76:	18fb      	adds	r3, r7, r3
 8003d78:	781b      	ldrb	r3, [r3, #0]
}
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b004      	add	sp, #16
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			@ (mov r8, r8)
 8003d84:	ffff00ff 	.word	0xffff00ff

08003d88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d90:	46c0      	nop			@ (mov r8, r8)
 8003d92:	46bd      	mov	sp, r7
 8003d94:	b002      	add	sp, #8
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003da0:	46c0      	nop			@ (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b002      	add	sp, #8
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003db0:	46c0      	nop			@ (mov r8, r8)
 8003db2:	46bd      	mov	sp, r7
 8003db4:	b002      	add	sp, #8
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003dc0:	46c0      	nop			@ (mov r8, r8)
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b002      	add	sp, #8
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	2380      	movs	r3, #128	@ 0x80
 8003ddc:	05db      	lsls	r3, r3, #23
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d00b      	beq.n	8003dfa <TIM_Base_SetConfig+0x32>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a26      	ldr	r2, [pc, #152]	@ (8003e80 <TIM_Base_SetConfig+0xb8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d007      	beq.n	8003dfa <TIM_Base_SetConfig+0x32>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a25      	ldr	r2, [pc, #148]	@ (8003e84 <TIM_Base_SetConfig+0xbc>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d003      	beq.n	8003dfa <TIM_Base_SetConfig+0x32>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a24      	ldr	r2, [pc, #144]	@ (8003e88 <TIM_Base_SetConfig+0xc0>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d108      	bne.n	8003e0c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2270      	movs	r2, #112	@ 0x70
 8003dfe:	4393      	bics	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	2380      	movs	r3, #128	@ 0x80
 8003e10:	05db      	lsls	r3, r3, #23
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d00b      	beq.n	8003e2e <TIM_Base_SetConfig+0x66>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a19      	ldr	r2, [pc, #100]	@ (8003e80 <TIM_Base_SetConfig+0xb8>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d007      	beq.n	8003e2e <TIM_Base_SetConfig+0x66>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a18      	ldr	r2, [pc, #96]	@ (8003e84 <TIM_Base_SetConfig+0xbc>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d003      	beq.n	8003e2e <TIM_Base_SetConfig+0x66>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a17      	ldr	r2, [pc, #92]	@ (8003e88 <TIM_Base_SetConfig+0xc0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d108      	bne.n	8003e40 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	4a16      	ldr	r2, [pc, #88]	@ (8003e8c <TIM_Base_SetConfig+0xc4>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2280      	movs	r2, #128	@ 0x80
 8003e44:	4393      	bics	r3, r2
 8003e46:	001a      	movs	r2, r3
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2204      	movs	r2, #4
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	601a      	str	r2, [r3, #0]
}
 8003e78:	46c0      	nop			@ (mov r8, r8)
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b004      	add	sp, #16
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40000400 	.word	0x40000400
 8003e84:	40010800 	.word	0x40010800
 8003e88:	40011400 	.word	0x40011400
 8003e8c:	fffffcff 	.word	0xfffffcff

08003e90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	4393      	bics	r3, r2
 8003ea8:	001a      	movs	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2270      	movs	r2, #112	@ 0x70
 8003ebe:	4393      	bics	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2203      	movs	r2, #3
 8003ec6:	4393      	bics	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	4393      	bics	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	621a      	str	r2, [r3, #32]
}
 8003f00:	46c0      	nop			@ (mov r8, r8)
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b006      	add	sp, #24
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	2210      	movs	r2, #16
 8003f1e:	4393      	bics	r3, r2
 8003f20:	001a      	movs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	4a13      	ldr	r2, [pc, #76]	@ (8003f84 <TIM_OC2_SetConfig+0x7c>)
 8003f36:	4013      	ands	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4a12      	ldr	r2, [pc, #72]	@ (8003f88 <TIM_OC2_SetConfig+0x80>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	021b      	lsls	r3, r3, #8
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2220      	movs	r2, #32
 8003f52:	4393      	bics	r3, r2
 8003f54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	011b      	lsls	r3, r3, #4
 8003f5c:	697a      	ldr	r2, [r7, #20]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685a      	ldr	r2, [r3, #4]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	621a      	str	r2, [r3, #32]
}
 8003f7c:	46c0      	nop			@ (mov r8, r8)
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	b006      	add	sp, #24
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	ffff8fff 	.word	0xffff8fff
 8003f88:	fffffcff 	.word	0xfffffcff

08003f8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a1b      	ldr	r3, [r3, #32]
 8003f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	4a18      	ldr	r2, [pc, #96]	@ (8004004 <TIM_OC3_SetConfig+0x78>)
 8003fa2:	401a      	ands	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2270      	movs	r2, #112	@ 0x70
 8003fb8:	4393      	bics	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2203      	movs	r2, #3
 8003fc0:	4393      	bics	r3, r2
 8003fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68fa      	ldr	r2, [r7, #12]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8004008 <TIM_OC3_SetConfig+0x7c>)
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	021b      	lsls	r3, r3, #8
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	697a      	ldr	r2, [r7, #20]
 8003ffa:	621a      	str	r2, [r3, #32]
}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b006      	add	sp, #24
 8004002:	bd80      	pop	{r7, pc}
 8004004:	fffffeff 	.word	0xfffffeff
 8004008:	fffffdff 	.word	0xfffffdff

0800400c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b086      	sub	sp, #24
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	4a19      	ldr	r2, [pc, #100]	@ (8004088 <TIM_OC4_SetConfig+0x7c>)
 8004022:	401a      	ands	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4a15      	ldr	r2, [pc, #84]	@ (800408c <TIM_OC4_SetConfig+0x80>)
 8004038:	4013      	ands	r3, r2
 800403a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	4a14      	ldr	r2, [pc, #80]	@ (8004090 <TIM_OC4_SetConfig+0x84>)
 8004040:	4013      	ands	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	021b      	lsls	r3, r3, #8
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	4313      	orrs	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	4a10      	ldr	r2, [pc, #64]	@ (8004094 <TIM_OC4_SetConfig+0x88>)
 8004054:	4013      	ands	r3, r2
 8004056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	031b      	lsls	r3, r3, #12
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	4313      	orrs	r3, r2
 8004062:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	621a      	str	r2, [r3, #32]
}
 800407e:	46c0      	nop			@ (mov r8, r8)
 8004080:	46bd      	mov	sp, r7
 8004082:	b006      	add	sp, #24
 8004084:	bd80      	pop	{r7, pc}
 8004086:	46c0      	nop			@ (mov r8, r8)
 8004088:	ffffefff 	.word	0xffffefff
 800408c:	ffff8fff 	.word	0xffff8fff
 8004090:	fffffcff 	.word	0xfffffcff
 8004094:	ffffdfff 	.word	0xffffdfff

08004098 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	2201      	movs	r2, #1
 80040b0:	4393      	bics	r3, r2
 80040b2:	001a      	movs	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	22f0      	movs	r2, #240	@ 0xf0
 80040c2:	4393      	bics	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	011b      	lsls	r3, r3, #4
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	220a      	movs	r2, #10
 80040d4:	4393      	bics	r3, r2
 80040d6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	4313      	orrs	r3, r2
 80040de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	621a      	str	r2, [r3, #32]
}
 80040ec:	46c0      	nop			@ (mov r8, r8)
 80040ee:	46bd      	mov	sp, r7
 80040f0:	b006      	add	sp, #24
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a1b      	ldr	r3, [r3, #32]
 800410a:	2210      	movs	r2, #16
 800410c:	4393      	bics	r3, r2
 800410e:	001a      	movs	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	4a0d      	ldr	r2, [pc, #52]	@ (8004154 <TIM_TI2_ConfigInputStage+0x60>)
 800411e:	4013      	ands	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	031b      	lsls	r3, r3, #12
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	22a0      	movs	r2, #160	@ 0xa0
 8004130:	4393      	bics	r3, r2
 8004132:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	621a      	str	r2, [r3, #32]
}
 800414a:	46c0      	nop			@ (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b006      	add	sp, #24
 8004150:	bd80      	pop	{r7, pc}
 8004152:	46c0      	nop			@ (mov r8, r8)
 8004154:	ffff0fff 	.word	0xffff0fff

08004158 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2270      	movs	r2, #112	@ 0x70
 800416c:	4393      	bics	r3, r2
 800416e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	4313      	orrs	r3, r2
 8004176:	2207      	movs	r2, #7
 8004178:	4313      	orrs	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	609a      	str	r2, [r3, #8]
}
 8004182:	46c0      	nop			@ (mov r8, r8)
 8004184:	46bd      	mov	sp, r7
 8004186:	b004      	add	sp, #16
 8004188:	bd80      	pop	{r7, pc}
	...

0800418c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	607a      	str	r2, [r7, #4]
 8004198:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	4a09      	ldr	r2, [pc, #36]	@ (80041c8 <TIM_ETR_SetConfig+0x3c>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	021a      	lsls	r2, r3, #8
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	431a      	orrs	r2, r3
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	609a      	str	r2, [r3, #8]
}
 80041c0:	46c0      	nop			@ (mov r8, r8)
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b006      	add	sp, #24
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	ffff00ff 	.word	0xffff00ff

080041cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	221f      	movs	r2, #31
 80041dc:	4013      	ands	r3, r2
 80041de:	2201      	movs	r2, #1
 80041e0:	409a      	lsls	r2, r3
 80041e2:	0013      	movs	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	43d2      	mvns	r2, r2
 80041ee:	401a      	ands	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6a1a      	ldr	r2, [r3, #32]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	211f      	movs	r1, #31
 80041fc:	400b      	ands	r3, r1
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	4099      	lsls	r1, r3
 8004202:	000b      	movs	r3, r1
 8004204:	431a      	orrs	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	621a      	str	r2, [r3, #32]
}
 800420a:	46c0      	nop			@ (mov r8, r8)
 800420c:	46bd      	mov	sp, r7
 800420e:	b006      	add	sp, #24
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2238      	movs	r2, #56	@ 0x38
 8004222:	5c9b      	ldrb	r3, [r3, r2]
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004228:	2302      	movs	r3, #2
 800422a:	e047      	b.n	80042bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2238      	movs	r2, #56	@ 0x38
 8004230:	2101      	movs	r1, #1
 8004232:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2239      	movs	r2, #57	@ 0x39
 8004238:	2102      	movs	r1, #2
 800423a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2270      	movs	r2, #112	@ 0x70
 8004250:	4393      	bics	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	2380      	movs	r3, #128	@ 0x80
 800426c:	05db      	lsls	r3, r3, #23
 800426e:	429a      	cmp	r2, r3
 8004270:	d00e      	beq.n	8004290 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a13      	ldr	r2, [pc, #76]	@ (80042c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d009      	beq.n	8004290 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a11      	ldr	r2, [pc, #68]	@ (80042c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d004      	beq.n	8004290 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a10      	ldr	r2, [pc, #64]	@ (80042cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d10c      	bne.n	80042aa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2280      	movs	r2, #128	@ 0x80
 8004294:	4393      	bics	r3, r2
 8004296:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	4313      	orrs	r3, r2
 80042a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68ba      	ldr	r2, [r7, #8]
 80042a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2239      	movs	r2, #57	@ 0x39
 80042ae:	2101      	movs	r1, #1
 80042b0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2238      	movs	r2, #56	@ 0x38
 80042b6:	2100      	movs	r1, #0
 80042b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	0018      	movs	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	b004      	add	sp, #16
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40000400 	.word	0x40000400
 80042c8:	40010800 	.word	0x40010800
 80042cc:	40011400 	.word	0x40011400

080042d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d101      	bne.n	80042e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e044      	b.n	800436c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d107      	bne.n	80042fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2278      	movs	r2, #120	@ 0x78
 80042ee:	2100      	movs	r1, #0
 80042f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	0018      	movs	r0, r3
 80042f6:	f7fc ffc3 	bl	8001280 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2224      	movs	r2, #36	@ 0x24
 80042fe:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2101      	movs	r1, #1
 800430c:	438a      	bics	r2, r1
 800430e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	0018      	movs	r0, r3
 800431c:	f000 feec 	bl	80050f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	0018      	movs	r0, r3
 8004324:	f000 fc4a 	bl	8004bbc <UART_SetConfig>
 8004328:	0003      	movs	r3, r0
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e01c      	b.n	800436c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	490d      	ldr	r1, [pc, #52]	@ (8004374 <HAL_UART_Init+0xa4>)
 800433e:	400a      	ands	r2, r1
 8004340:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	212a      	movs	r1, #42	@ 0x2a
 800434e:	438a      	bics	r2, r1
 8004350:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2101      	movs	r1, #1
 800435e:	430a      	orrs	r2, r1
 8004360:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	0018      	movs	r0, r3
 8004366:	f000 ff7b 	bl	8005260 <UART_CheckIdleState>
 800436a:	0003      	movs	r3, r0
}
 800436c:	0018      	movs	r0, r3
 800436e:	46bd      	mov	sp, r7
 8004370:	b002      	add	sp, #8
 8004372:	bd80      	pop	{r7, pc}
 8004374:	ffffb7ff 	.word	0xffffb7ff

08004378 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	@ 0x28
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	603b      	str	r3, [r7, #0]
 8004384:	1dbb      	adds	r3, r7, #6
 8004386:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800438c:	2b20      	cmp	r3, #32
 800438e:	d000      	beq.n	8004392 <HAL_UART_Transmit+0x1a>
 8004390:	e08c      	b.n	80044ac <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_UART_Transmit+0x28>
 8004398:	1dbb      	adds	r3, r7, #6
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d101      	bne.n	80043a4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e084      	b.n	80044ae <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	2380      	movs	r3, #128	@ 0x80
 80043aa:	015b      	lsls	r3, r3, #5
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d109      	bne.n	80043c4 <HAL_UART_Transmit+0x4c>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d105      	bne.n	80043c4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2201      	movs	r2, #1
 80043bc:	4013      	ands	r3, r2
 80043be:	d001      	beq.n	80043c4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e074      	b.n	80044ae <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2284      	movs	r2, #132	@ 0x84
 80043c8:	2100      	movs	r1, #0
 80043ca:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2221      	movs	r2, #33	@ 0x21
 80043d0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043d2:	f7fd f85d 	bl	8001490 <HAL_GetTick>
 80043d6:	0003      	movs	r3, r0
 80043d8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	1dba      	adds	r2, r7, #6
 80043de:	2150      	movs	r1, #80	@ 0x50
 80043e0:	8812      	ldrh	r2, [r2, #0]
 80043e2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	1dba      	adds	r2, r7, #6
 80043e8:	2152      	movs	r1, #82	@ 0x52
 80043ea:	8812      	ldrh	r2, [r2, #0]
 80043ec:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	2380      	movs	r3, #128	@ 0x80
 80043f4:	015b      	lsls	r3, r3, #5
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d108      	bne.n	800440c <HAL_UART_Transmit+0x94>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d104      	bne.n	800440c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004402:	2300      	movs	r3, #0
 8004404:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	61bb      	str	r3, [r7, #24]
 800440a:	e003      	b.n	8004414 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004410:	2300      	movs	r3, #0
 8004412:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004414:	e02f      	b.n	8004476 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	9300      	str	r3, [sp, #0]
 800441e:	0013      	movs	r3, r2
 8004420:	2200      	movs	r2, #0
 8004422:	2180      	movs	r1, #128	@ 0x80
 8004424:	f000 ffc4 	bl	80053b0 <UART_WaitOnFlagUntilTimeout>
 8004428:	1e03      	subs	r3, r0, #0
 800442a:	d004      	beq.n	8004436 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2220      	movs	r2, #32
 8004430:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e03b      	b.n	80044ae <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10b      	bne.n	8004454 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	881b      	ldrh	r3, [r3, #0]
 8004440:	001a      	movs	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	05d2      	lsls	r2, r2, #23
 8004448:	0dd2      	lsrs	r2, r2, #23
 800444a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	3302      	adds	r3, #2
 8004450:	61bb      	str	r3, [r7, #24]
 8004452:	e007      	b.n	8004464 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	781a      	ldrb	r2, [r3, #0]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	3301      	adds	r3, #1
 8004462:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2252      	movs	r2, #82	@ 0x52
 8004468:	5a9b      	ldrh	r3, [r3, r2]
 800446a:	b29b      	uxth	r3, r3
 800446c:	3b01      	subs	r3, #1
 800446e:	b299      	uxth	r1, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2252      	movs	r2, #82	@ 0x52
 8004474:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2252      	movs	r2, #82	@ 0x52
 800447a:	5a9b      	ldrh	r3, [r3, r2]
 800447c:	b29b      	uxth	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1c9      	bne.n	8004416 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	0013      	movs	r3, r2
 800448c:	2200      	movs	r2, #0
 800448e:	2140      	movs	r1, #64	@ 0x40
 8004490:	f000 ff8e 	bl	80053b0 <UART_WaitOnFlagUntilTimeout>
 8004494:	1e03      	subs	r3, r0, #0
 8004496:	d004      	beq.n	80044a2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2220      	movs	r2, #32
 800449c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e005      	b.n	80044ae <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80044a8:	2300      	movs	r3, #0
 80044aa:	e000      	b.n	80044ae <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80044ac:	2302      	movs	r3, #2
  }
}
 80044ae:	0018      	movs	r0, r3
 80044b0:	46bd      	mov	sp, r7
 80044b2:	b008      	add	sp, #32
 80044b4:	bd80      	pop	{r7, pc}
	...

080044b8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	1dbb      	adds	r3, r7, #6
 80044c4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2280      	movs	r2, #128	@ 0x80
 80044ca:	589b      	ldr	r3, [r3, r2]
 80044cc:	2b20      	cmp	r3, #32
 80044ce:	d14a      	bne.n	8004566 <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_UART_Receive_DMA+0x26>
 80044d6:	1dbb      	adds	r3, r7, #6
 80044d8:	881b      	ldrh	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e042      	b.n	8004568 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	2380      	movs	r3, #128	@ 0x80
 80044e8:	015b      	lsls	r3, r3, #5
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d109      	bne.n	8004502 <HAL_UART_Receive_DMA+0x4a>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d105      	bne.n	8004502 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2201      	movs	r2, #1
 80044fa:	4013      	ands	r3, r2
 80044fc:	d001      	beq.n	8004502 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e032      	b.n	8004568 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a18      	ldr	r2, [pc, #96]	@ (8004570 <HAL_UART_Receive_DMA+0xb8>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d020      	beq.n	8004554 <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	2380      	movs	r3, #128	@ 0x80
 800451a:	041b      	lsls	r3, r3, #16
 800451c:	4013      	ands	r3, r2
 800451e:	d019      	beq.n	8004554 <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004520:	f3ef 8310 	mrs	r3, PRIMASK
 8004524:	613b      	str	r3, [r7, #16]
  return(result);
 8004526:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004528:	61fb      	str	r3, [r7, #28]
 800452a:	2301      	movs	r3, #1
 800452c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	f383 8810 	msr	PRIMASK, r3
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2180      	movs	r1, #128	@ 0x80
 8004542:	04c9      	lsls	r1, r1, #19
 8004544:	430a      	orrs	r2, r1
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	f383 8810 	msr	PRIMASK, r3
}
 8004552:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004554:	1dbb      	adds	r3, r7, #6
 8004556:	881a      	ldrh	r2, [r3, #0]
 8004558:	68b9      	ldr	r1, [r7, #8]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	0018      	movs	r0, r3
 800455e:	f000 ff97 	bl	8005490 <UART_Start_Receive_DMA>
 8004562:	0003      	movs	r3, r0
 8004564:	e000      	b.n	8004568 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8004566:	2302      	movs	r3, #2
  }
}
 8004568:	0018      	movs	r0, r3
 800456a:	46bd      	mov	sp, r7
 800456c:	b008      	add	sp, #32
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40004800 	.word	0x40004800

08004574 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b0ab      	sub	sp, #172	@ 0xac
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	22a4      	movs	r2, #164	@ 0xa4
 8004584:	18b9      	adds	r1, r7, r2
 8004586:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	20a0      	movs	r0, #160	@ 0xa0
 8004590:	1839      	adds	r1, r7, r0
 8004592:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	219c      	movs	r1, #156	@ 0x9c
 800459c:	1879      	adds	r1, r7, r1
 800459e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80045a0:	0011      	movs	r1, r2
 80045a2:	18bb      	adds	r3, r7, r2
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a99      	ldr	r2, [pc, #612]	@ (800480c <HAL_UART_IRQHandler+0x298>)
 80045a8:	4013      	ands	r3, r2
 80045aa:	2298      	movs	r2, #152	@ 0x98
 80045ac:	18bc      	adds	r4, r7, r2
 80045ae:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80045b0:	18bb      	adds	r3, r7, r2
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d114      	bne.n	80045e2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80045b8:	187b      	adds	r3, r7, r1
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2220      	movs	r2, #32
 80045be:	4013      	ands	r3, r2
 80045c0:	d00f      	beq.n	80045e2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80045c2:	183b      	adds	r3, r7, r0
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2220      	movs	r2, #32
 80045c8:	4013      	ands	r3, r2
 80045ca:	d00a      	beq.n	80045e2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d100      	bne.n	80045d6 <HAL_UART_IRQHandler+0x62>
 80045d4:	e2be      	b.n	8004b54 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	0010      	movs	r0, r2
 80045de:	4798      	blx	r3
      }
      return;
 80045e0:	e2b8      	b.n	8004b54 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80045e2:	2398      	movs	r3, #152	@ 0x98
 80045e4:	18fb      	adds	r3, r7, r3
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d100      	bne.n	80045ee <HAL_UART_IRQHandler+0x7a>
 80045ec:	e114      	b.n	8004818 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80045ee:	239c      	movs	r3, #156	@ 0x9c
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2201      	movs	r2, #1
 80045f6:	4013      	ands	r3, r2
 80045f8:	d106      	bne.n	8004608 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80045fa:	23a0      	movs	r3, #160	@ 0xa0
 80045fc:	18fb      	adds	r3, r7, r3
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a83      	ldr	r2, [pc, #524]	@ (8004810 <HAL_UART_IRQHandler+0x29c>)
 8004602:	4013      	ands	r3, r2
 8004604:	d100      	bne.n	8004608 <HAL_UART_IRQHandler+0x94>
 8004606:	e107      	b.n	8004818 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004608:	23a4      	movs	r3, #164	@ 0xa4
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2201      	movs	r2, #1
 8004610:	4013      	ands	r3, r2
 8004612:	d012      	beq.n	800463a <HAL_UART_IRQHandler+0xc6>
 8004614:	23a0      	movs	r3, #160	@ 0xa0
 8004616:	18fb      	adds	r3, r7, r3
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	2380      	movs	r3, #128	@ 0x80
 800461c:	005b      	lsls	r3, r3, #1
 800461e:	4013      	ands	r3, r2
 8004620:	d00b      	beq.n	800463a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2201      	movs	r2, #1
 8004628:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2284      	movs	r2, #132	@ 0x84
 800462e:	589b      	ldr	r3, [r3, r2]
 8004630:	2201      	movs	r2, #1
 8004632:	431a      	orrs	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2184      	movs	r1, #132	@ 0x84
 8004638:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800463a:	23a4      	movs	r3, #164	@ 0xa4
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2202      	movs	r2, #2
 8004642:	4013      	ands	r3, r2
 8004644:	d011      	beq.n	800466a <HAL_UART_IRQHandler+0xf6>
 8004646:	239c      	movs	r3, #156	@ 0x9c
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2201      	movs	r2, #1
 800464e:	4013      	ands	r3, r2
 8004650:	d00b      	beq.n	800466a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2202      	movs	r2, #2
 8004658:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2284      	movs	r2, #132	@ 0x84
 800465e:	589b      	ldr	r3, [r3, r2]
 8004660:	2204      	movs	r2, #4
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2184      	movs	r1, #132	@ 0x84
 8004668:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800466a:	23a4      	movs	r3, #164	@ 0xa4
 800466c:	18fb      	adds	r3, r7, r3
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2204      	movs	r2, #4
 8004672:	4013      	ands	r3, r2
 8004674:	d011      	beq.n	800469a <HAL_UART_IRQHandler+0x126>
 8004676:	239c      	movs	r3, #156	@ 0x9c
 8004678:	18fb      	adds	r3, r7, r3
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2201      	movs	r2, #1
 800467e:	4013      	ands	r3, r2
 8004680:	d00b      	beq.n	800469a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2204      	movs	r2, #4
 8004688:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2284      	movs	r2, #132	@ 0x84
 800468e:	589b      	ldr	r3, [r3, r2]
 8004690:	2202      	movs	r2, #2
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2184      	movs	r1, #132	@ 0x84
 8004698:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800469a:	23a4      	movs	r3, #164	@ 0xa4
 800469c:	18fb      	adds	r3, r7, r3
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2208      	movs	r2, #8
 80046a2:	4013      	ands	r3, r2
 80046a4:	d017      	beq.n	80046d6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80046a6:	23a0      	movs	r3, #160	@ 0xa0
 80046a8:	18fb      	adds	r3, r7, r3
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2220      	movs	r2, #32
 80046ae:	4013      	ands	r3, r2
 80046b0:	d105      	bne.n	80046be <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80046b2:	239c      	movs	r3, #156	@ 0x9c
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2201      	movs	r2, #1
 80046ba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80046bc:	d00b      	beq.n	80046d6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2208      	movs	r2, #8
 80046c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2284      	movs	r2, #132	@ 0x84
 80046ca:	589b      	ldr	r3, [r3, r2]
 80046cc:	2208      	movs	r2, #8
 80046ce:	431a      	orrs	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2184      	movs	r1, #132	@ 0x84
 80046d4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80046d6:	23a4      	movs	r3, #164	@ 0xa4
 80046d8:	18fb      	adds	r3, r7, r3
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	2380      	movs	r3, #128	@ 0x80
 80046de:	011b      	lsls	r3, r3, #4
 80046e0:	4013      	ands	r3, r2
 80046e2:	d013      	beq.n	800470c <HAL_UART_IRQHandler+0x198>
 80046e4:	23a0      	movs	r3, #160	@ 0xa0
 80046e6:	18fb      	adds	r3, r7, r3
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	2380      	movs	r3, #128	@ 0x80
 80046ec:	04db      	lsls	r3, r3, #19
 80046ee:	4013      	ands	r3, r2
 80046f0:	d00c      	beq.n	800470c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2280      	movs	r2, #128	@ 0x80
 80046f8:	0112      	lsls	r2, r2, #4
 80046fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2284      	movs	r2, #132	@ 0x84
 8004700:	589b      	ldr	r3, [r3, r2]
 8004702:	2220      	movs	r2, #32
 8004704:	431a      	orrs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2184      	movs	r1, #132	@ 0x84
 800470a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2284      	movs	r2, #132	@ 0x84
 8004710:	589b      	ldr	r3, [r3, r2]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d100      	bne.n	8004718 <HAL_UART_IRQHandler+0x1a4>
 8004716:	e21f      	b.n	8004b58 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004718:	23a4      	movs	r3, #164	@ 0xa4
 800471a:	18fb      	adds	r3, r7, r3
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2220      	movs	r2, #32
 8004720:	4013      	ands	r3, r2
 8004722:	d00e      	beq.n	8004742 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004724:	23a0      	movs	r3, #160	@ 0xa0
 8004726:	18fb      	adds	r3, r7, r3
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2220      	movs	r2, #32
 800472c:	4013      	ands	r3, r2
 800472e:	d008      	beq.n	8004742 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004734:	2b00      	cmp	r3, #0
 8004736:	d004      	beq.n	8004742 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	0010      	movs	r0, r2
 8004740:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2284      	movs	r2, #132	@ 0x84
 8004746:	589b      	ldr	r3, [r3, r2]
 8004748:	2194      	movs	r1, #148	@ 0x94
 800474a:	187a      	adds	r2, r7, r1
 800474c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2240      	movs	r2, #64	@ 0x40
 8004756:	4013      	ands	r3, r2
 8004758:	2b40      	cmp	r3, #64	@ 0x40
 800475a:	d004      	beq.n	8004766 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800475c:	187b      	adds	r3, r7, r1
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2228      	movs	r2, #40	@ 0x28
 8004762:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004764:	d047      	beq.n	80047f6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	0018      	movs	r0, r3
 800476a:	f000 ff55 	bl	8005618 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2240      	movs	r2, #64	@ 0x40
 8004776:	4013      	ands	r3, r2
 8004778:	2b40      	cmp	r3, #64	@ 0x40
 800477a:	d137      	bne.n	80047ec <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800477c:	f3ef 8310 	mrs	r3, PRIMASK
 8004780:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004784:	2090      	movs	r0, #144	@ 0x90
 8004786:	183a      	adds	r2, r7, r0
 8004788:	6013      	str	r3, [r2, #0]
 800478a:	2301      	movs	r3, #1
 800478c:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800478e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004790:	f383 8810 	msr	PRIMASK, r3
}
 8004794:	46c0      	nop			@ (mov r8, r8)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689a      	ldr	r2, [r3, #8]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2140      	movs	r1, #64	@ 0x40
 80047a2:	438a      	bics	r2, r1
 80047a4:	609a      	str	r2, [r3, #8]
 80047a6:	183b      	adds	r3, r7, r0
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047ae:	f383 8810 	msr	PRIMASK, r3
}
 80047b2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d012      	beq.n	80047e2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047c0:	4a14      	ldr	r2, [pc, #80]	@ (8004814 <HAL_UART_IRQHandler+0x2a0>)
 80047c2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047c8:	0018      	movs	r0, r3
 80047ca:	f7fd fc9d 	bl	8002108 <HAL_DMA_Abort_IT>
 80047ce:	1e03      	subs	r3, r0, #0
 80047d0:	d01a      	beq.n	8004808 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047dc:	0018      	movs	r0, r3
 80047de:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e0:	e012      	b.n	8004808 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	0018      	movs	r0, r3
 80047e6:	f000 f9d5 	bl	8004b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ea:	e00d      	b.n	8004808 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	0018      	movs	r0, r3
 80047f0:	f000 f9d0 	bl	8004b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047f4:	e008      	b.n	8004808 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	0018      	movs	r0, r3
 80047fa:	f000 f9cb 	bl	8004b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2284      	movs	r2, #132	@ 0x84
 8004802:	2100      	movs	r1, #0
 8004804:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004806:	e1a7      	b.n	8004b58 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004808:	46c0      	nop			@ (mov r8, r8)
    return;
 800480a:	e1a5      	b.n	8004b58 <HAL_UART_IRQHandler+0x5e4>
 800480c:	0000080f 	.word	0x0000080f
 8004810:	04000120 	.word	0x04000120
 8004814:	0800594b 	.word	0x0800594b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800481c:	2b01      	cmp	r3, #1
 800481e:	d000      	beq.n	8004822 <HAL_UART_IRQHandler+0x2ae>
 8004820:	e159      	b.n	8004ad6 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004822:	23a4      	movs	r3, #164	@ 0xa4
 8004824:	18fb      	adds	r3, r7, r3
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2210      	movs	r2, #16
 800482a:	4013      	ands	r3, r2
 800482c:	d100      	bne.n	8004830 <HAL_UART_IRQHandler+0x2bc>
 800482e:	e152      	b.n	8004ad6 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004830:	23a0      	movs	r3, #160	@ 0xa0
 8004832:	18fb      	adds	r3, r7, r3
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2210      	movs	r2, #16
 8004838:	4013      	ands	r3, r2
 800483a:	d100      	bne.n	800483e <HAL_UART_IRQHandler+0x2ca>
 800483c:	e14b      	b.n	8004ad6 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2210      	movs	r2, #16
 8004844:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	2240      	movs	r2, #64	@ 0x40
 800484e:	4013      	ands	r3, r2
 8004850:	2b40      	cmp	r3, #64	@ 0x40
 8004852:	d000      	beq.n	8004856 <HAL_UART_IRQHandler+0x2e2>
 8004854:	e0bf      	b.n	80049d6 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	217e      	movs	r1, #126	@ 0x7e
 8004860:	187b      	adds	r3, r7, r1
 8004862:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004864:	187b      	adds	r3, r7, r1
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d100      	bne.n	800486e <HAL_UART_IRQHandler+0x2fa>
 800486c:	e095      	b.n	800499a <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2258      	movs	r2, #88	@ 0x58
 8004872:	5a9b      	ldrh	r3, [r3, r2]
 8004874:	187a      	adds	r2, r7, r1
 8004876:	8812      	ldrh	r2, [r2, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d300      	bcc.n	800487e <HAL_UART_IRQHandler+0x30a>
 800487c:	e08d      	b.n	800499a <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	187a      	adds	r2, r7, r1
 8004882:	215a      	movs	r1, #90	@ 0x5a
 8004884:	8812      	ldrh	r2, [r2, #0]
 8004886:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2220      	movs	r2, #32
 8004892:	4013      	ands	r3, r2
 8004894:	d16f      	bne.n	8004976 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004896:	f3ef 8310 	mrs	r3, PRIMASK
 800489a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800489c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800489e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048a0:	2301      	movs	r3, #1
 80048a2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a6:	f383 8810 	msr	PRIMASK, r3
}
 80048aa:	46c0      	nop			@ (mov r8, r8)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	49ad      	ldr	r1, [pc, #692]	@ (8004b6c <HAL_UART_IRQHandler+0x5f8>)
 80048b8:	400a      	ands	r2, r1
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80048be:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c2:	f383 8810 	msr	PRIMASK, r3
}
 80048c6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048c8:	f3ef 8310 	mrs	r3, PRIMASK
 80048cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80048ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80048d2:	2301      	movs	r3, #1
 80048d4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048d8:	f383 8810 	msr	PRIMASK, r3
}
 80048dc:	46c0      	nop			@ (mov r8, r8)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689a      	ldr	r2, [r3, #8]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2101      	movs	r1, #1
 80048ea:	438a      	bics	r2, r1
 80048ec:	609a      	str	r2, [r3, #8]
 80048ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048f0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048f4:	f383 8810 	msr	PRIMASK, r3
}
 80048f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048fa:	f3ef 8310 	mrs	r3, PRIMASK
 80048fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004900:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004902:	673b      	str	r3, [r7, #112]	@ 0x70
 8004904:	2301      	movs	r3, #1
 8004906:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800490a:	f383 8810 	msr	PRIMASK, r3
}
 800490e:	46c0      	nop			@ (mov r8, r8)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2140      	movs	r1, #64	@ 0x40
 800491c:	438a      	bics	r2, r1
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004922:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004924:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004926:	f383 8810 	msr	PRIMASK, r3
}
 800492a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2280      	movs	r2, #128	@ 0x80
 8004930:	2120      	movs	r1, #32
 8004932:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800493a:	f3ef 8310 	mrs	r3, PRIMASK
 800493e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004942:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004944:	2301      	movs	r3, #1
 8004946:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004948:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800494a:	f383 8810 	msr	PRIMASK, r3
}
 800494e:	46c0      	nop			@ (mov r8, r8)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2110      	movs	r1, #16
 800495c:	438a      	bics	r2, r1
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004962:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004964:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004966:	f383 8810 	msr	PRIMASK, r3
}
 800496a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004970:	0018      	movs	r0, r3
 8004972:	f7fd fb89 	bl	8002088 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2202      	movs	r2, #2
 800497a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2258      	movs	r2, #88	@ 0x58
 8004980:	5a9a      	ldrh	r2, [r3, r2]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	215a      	movs	r1, #90	@ 0x5a
 8004986:	5a5b      	ldrh	r3, [r3, r1]
 8004988:	b29b      	uxth	r3, r3
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	b29a      	uxth	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	0011      	movs	r1, r2
 8004992:	0018      	movs	r0, r3
 8004994:	f000 f906 	bl	8004ba4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004998:	e0e0      	b.n	8004b5c <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2258      	movs	r2, #88	@ 0x58
 800499e:	5a9b      	ldrh	r3, [r3, r2]
 80049a0:	227e      	movs	r2, #126	@ 0x7e
 80049a2:	18ba      	adds	r2, r7, r2
 80049a4:	8812      	ldrh	r2, [r2, #0]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d000      	beq.n	80049ac <HAL_UART_IRQHandler+0x438>
 80049aa:	e0d7      	b.n	8004b5c <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2220      	movs	r2, #32
 80049b6:	4013      	ands	r3, r2
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d000      	beq.n	80049be <HAL_UART_IRQHandler+0x44a>
 80049bc:	e0ce      	b.n	8004b5c <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2202      	movs	r2, #2
 80049c2:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2258      	movs	r2, #88	@ 0x58
 80049c8:	5a9a      	ldrh	r2, [r3, r2]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	0011      	movs	r1, r2
 80049ce:	0018      	movs	r0, r3
 80049d0:	f000 f8e8 	bl	8004ba4 <HAL_UARTEx_RxEventCallback>
      return;
 80049d4:	e0c2      	b.n	8004b5c <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2258      	movs	r2, #88	@ 0x58
 80049da:	5a99      	ldrh	r1, [r3, r2]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	225a      	movs	r2, #90	@ 0x5a
 80049e0:	5a9b      	ldrh	r3, [r3, r2]
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	208e      	movs	r0, #142	@ 0x8e
 80049e6:	183b      	adds	r3, r7, r0
 80049e8:	1a8a      	subs	r2, r1, r2
 80049ea:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	225a      	movs	r2, #90	@ 0x5a
 80049f0:	5a9b      	ldrh	r3, [r3, r2]
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d100      	bne.n	80049fa <HAL_UART_IRQHandler+0x486>
 80049f8:	e0b2      	b.n	8004b60 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 80049fa:	183b      	adds	r3, r7, r0
 80049fc:	881b      	ldrh	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d100      	bne.n	8004a04 <HAL_UART_IRQHandler+0x490>
 8004a02:	e0ad      	b.n	8004b60 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a04:	f3ef 8310 	mrs	r3, PRIMASK
 8004a08:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a0c:	2488      	movs	r4, #136	@ 0x88
 8004a0e:	193a      	adds	r2, r7, r4
 8004a10:	6013      	str	r3, [r2, #0]
 8004a12:	2301      	movs	r3, #1
 8004a14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f383 8810 	msr	PRIMASK, r3
}
 8004a1c:	46c0      	nop			@ (mov r8, r8)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4951      	ldr	r1, [pc, #324]	@ (8004b70 <HAL_UART_IRQHandler+0x5fc>)
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]
 8004a2e:	193b      	adds	r3, r7, r4
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f383 8810 	msr	PRIMASK, r3
}
 8004a3a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a40:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a42:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a44:	2484      	movs	r4, #132	@ 0x84
 8004a46:	193a      	adds	r2, r7, r4
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	f383 8810 	msr	PRIMASK, r3
}
 8004a54:	46c0      	nop			@ (mov r8, r8)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2101      	movs	r1, #1
 8004a62:	438a      	bics	r2, r1
 8004a64:	609a      	str	r2, [r3, #8]
 8004a66:	193b      	adds	r3, r7, r4
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	f383 8810 	msr	PRIMASK, r3
}
 8004a72:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2280      	movs	r2, #128	@ 0x80
 8004a78:	2120      	movs	r1, #32
 8004a7a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a88:	f3ef 8310 	mrs	r3, PRIMASK
 8004a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a90:	2480      	movs	r4, #128	@ 0x80
 8004a92:	193a      	adds	r2, r7, r4
 8004a94:	6013      	str	r3, [r2, #0]
 8004a96:	2301      	movs	r3, #1
 8004a98:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9c:	f383 8810 	msr	PRIMASK, r3
}
 8004aa0:	46c0      	nop			@ (mov r8, r8)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2110      	movs	r1, #16
 8004aae:	438a      	bics	r2, r1
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	193b      	adds	r3, r7, r4
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aba:	f383 8810 	msr	PRIMASK, r3
}
 8004abe:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004ac6:	183b      	adds	r3, r7, r0
 8004ac8:	881a      	ldrh	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	0011      	movs	r1, r2
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f000 f868 	bl	8004ba4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ad4:	e044      	b.n	8004b60 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004ad6:	23a4      	movs	r3, #164	@ 0xa4
 8004ad8:	18fb      	adds	r3, r7, r3
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	2380      	movs	r3, #128	@ 0x80
 8004ade:	035b      	lsls	r3, r3, #13
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	d010      	beq.n	8004b06 <HAL_UART_IRQHandler+0x592>
 8004ae4:	239c      	movs	r3, #156	@ 0x9c
 8004ae6:	18fb      	adds	r3, r7, r3
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	2380      	movs	r3, #128	@ 0x80
 8004aec:	03db      	lsls	r3, r3, #15
 8004aee:	4013      	ands	r3, r2
 8004af0:	d009      	beq.n	8004b06 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2280      	movs	r2, #128	@ 0x80
 8004af8:	0352      	lsls	r2, r2, #13
 8004afa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	0018      	movs	r0, r3
 8004b00:	f000 ff61 	bl	80059c6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004b04:	e02f      	b.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004b06:	23a4      	movs	r3, #164	@ 0xa4
 8004b08:	18fb      	adds	r3, r7, r3
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2280      	movs	r2, #128	@ 0x80
 8004b0e:	4013      	ands	r3, r2
 8004b10:	d00f      	beq.n	8004b32 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004b12:	23a0      	movs	r3, #160	@ 0xa0
 8004b14:	18fb      	adds	r3, r7, r3
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2280      	movs	r2, #128	@ 0x80
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	d009      	beq.n	8004b32 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d01e      	beq.n	8004b64 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	0010      	movs	r0, r2
 8004b2e:	4798      	blx	r3
    }
    return;
 8004b30:	e018      	b.n	8004b64 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004b32:	23a4      	movs	r3, #164	@ 0xa4
 8004b34:	18fb      	adds	r3, r7, r3
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2240      	movs	r2, #64	@ 0x40
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	d013      	beq.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
 8004b3e:	23a0      	movs	r3, #160	@ 0xa0
 8004b40:	18fb      	adds	r3, r7, r3
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2240      	movs	r2, #64	@ 0x40
 8004b46:	4013      	ands	r3, r2
 8004b48:	d00d      	beq.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	f000 ff0f 	bl	8005970 <UART_EndTransmit_IT>
    return;
 8004b52:	e008      	b.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
      return;
 8004b54:	46c0      	nop			@ (mov r8, r8)
 8004b56:	e006      	b.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
    return;
 8004b58:	46c0      	nop			@ (mov r8, r8)
 8004b5a:	e004      	b.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
      return;
 8004b5c:	46c0      	nop			@ (mov r8, r8)
 8004b5e:	e002      	b.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
      return;
 8004b60:	46c0      	nop			@ (mov r8, r8)
 8004b62:	e000      	b.n	8004b66 <HAL_UART_IRQHandler+0x5f2>
    return;
 8004b64:	46c0      	nop			@ (mov r8, r8)
  }

}
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b02b      	add	sp, #172	@ 0xac
 8004b6a:	bd90      	pop	{r4, r7, pc}
 8004b6c:	fffffeff 	.word	0xfffffeff
 8004b70:	fffffedf 	.word	0xfffffedf

08004b74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004b7c:	46c0      	nop			@ (mov r8, r8)
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b002      	add	sp, #8
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004b8c:	46c0      	nop			@ (mov r8, r8)
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	b002      	add	sp, #8
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004b9c:	46c0      	nop			@ (mov r8, r8)
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	b002      	add	sp, #8
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	000a      	movs	r2, r1
 8004bae:	1cbb      	adds	r3, r7, #2
 8004bb0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bb2:	46c0      	nop			@ (mov r8, r8)
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	b002      	add	sp, #8
 8004bb8:	bd80      	pop	{r7, pc}
	...

08004bbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bbc:	b5b0      	push	{r4, r5, r7, lr}
 8004bbe:	b08e      	sub	sp, #56	@ 0x38
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bc4:	231a      	movs	r3, #26
 8004bc6:	2218      	movs	r2, #24
 8004bc8:	189b      	adds	r3, r3, r2
 8004bca:	19db      	adds	r3, r3, r7
 8004bcc:	2200      	movs	r2, #0
 8004bce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	689a      	ldr	r2, [r3, #8]
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	69fb      	ldr	r3, [r7, #28]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4ac3      	ldr	r2, [pc, #780]	@ (8004efc <UART_SetConfig+0x340>)
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	4abe      	ldr	r2, [pc, #760]	@ (8004f00 <UART_SetConfig+0x344>)
 8004c06:	4013      	ands	r3, r2
 8004c08:	0019      	movs	r1, r3
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4ab8      	ldr	r2, [pc, #736]	@ (8004f04 <UART_SetConfig+0x348>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d004      	beq.n	8004c30 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	4ab4      	ldr	r2, [pc, #720]	@ (8004f08 <UART_SetConfig+0x34c>)
 8004c38:	4013      	ands	r3, r2
 8004c3a:	0019      	movs	r1, r3
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c42:	430a      	orrs	r2, r1
 8004c44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4ab0      	ldr	r2, [pc, #704]	@ (8004f0c <UART_SetConfig+0x350>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d131      	bne.n	8004cb4 <UART_SetConfig+0xf8>
 8004c50:	4baf      	ldr	r3, [pc, #700]	@ (8004f10 <UART_SetConfig+0x354>)
 8004c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c54:	2203      	movs	r2, #3
 8004c56:	4013      	ands	r3, r2
 8004c58:	2b03      	cmp	r3, #3
 8004c5a:	d01d      	beq.n	8004c98 <UART_SetConfig+0xdc>
 8004c5c:	d823      	bhi.n	8004ca6 <UART_SetConfig+0xea>
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d00c      	beq.n	8004c7c <UART_SetConfig+0xc0>
 8004c62:	d820      	bhi.n	8004ca6 <UART_SetConfig+0xea>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d002      	beq.n	8004c6e <UART_SetConfig+0xb2>
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d00e      	beq.n	8004c8a <UART_SetConfig+0xce>
 8004c6c:	e01b      	b.n	8004ca6 <UART_SetConfig+0xea>
 8004c6e:	231b      	movs	r3, #27
 8004c70:	2218      	movs	r2, #24
 8004c72:	189b      	adds	r3, r3, r2
 8004c74:	19db      	adds	r3, r3, r7
 8004c76:	2201      	movs	r2, #1
 8004c78:	701a      	strb	r2, [r3, #0]
 8004c7a:	e0b4      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004c7c:	231b      	movs	r3, #27
 8004c7e:	2218      	movs	r2, #24
 8004c80:	189b      	adds	r3, r3, r2
 8004c82:	19db      	adds	r3, r3, r7
 8004c84:	2202      	movs	r2, #2
 8004c86:	701a      	strb	r2, [r3, #0]
 8004c88:	e0ad      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004c8a:	231b      	movs	r3, #27
 8004c8c:	2218      	movs	r2, #24
 8004c8e:	189b      	adds	r3, r3, r2
 8004c90:	19db      	adds	r3, r3, r7
 8004c92:	2204      	movs	r2, #4
 8004c94:	701a      	strb	r2, [r3, #0]
 8004c96:	e0a6      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004c98:	231b      	movs	r3, #27
 8004c9a:	2218      	movs	r2, #24
 8004c9c:	189b      	adds	r3, r3, r2
 8004c9e:	19db      	adds	r3, r3, r7
 8004ca0:	2208      	movs	r2, #8
 8004ca2:	701a      	strb	r2, [r3, #0]
 8004ca4:	e09f      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004ca6:	231b      	movs	r3, #27
 8004ca8:	2218      	movs	r2, #24
 8004caa:	189b      	adds	r3, r3, r2
 8004cac:	19db      	adds	r3, r3, r7
 8004cae:	2210      	movs	r2, #16
 8004cb0:	701a      	strb	r2, [r3, #0]
 8004cb2:	e098      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a96      	ldr	r2, [pc, #600]	@ (8004f14 <UART_SetConfig+0x358>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d131      	bne.n	8004d22 <UART_SetConfig+0x166>
 8004cbe:	4b94      	ldr	r3, [pc, #592]	@ (8004f10 <UART_SetConfig+0x354>)
 8004cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cc2:	220c      	movs	r2, #12
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	2b0c      	cmp	r3, #12
 8004cc8:	d01d      	beq.n	8004d06 <UART_SetConfig+0x14a>
 8004cca:	d823      	bhi.n	8004d14 <UART_SetConfig+0x158>
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d00c      	beq.n	8004cea <UART_SetConfig+0x12e>
 8004cd0:	d820      	bhi.n	8004d14 <UART_SetConfig+0x158>
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d002      	beq.n	8004cdc <UART_SetConfig+0x120>
 8004cd6:	2b04      	cmp	r3, #4
 8004cd8:	d00e      	beq.n	8004cf8 <UART_SetConfig+0x13c>
 8004cda:	e01b      	b.n	8004d14 <UART_SetConfig+0x158>
 8004cdc:	231b      	movs	r3, #27
 8004cde:	2218      	movs	r2, #24
 8004ce0:	189b      	adds	r3, r3, r2
 8004ce2:	19db      	adds	r3, r3, r7
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	701a      	strb	r2, [r3, #0]
 8004ce8:	e07d      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004cea:	231b      	movs	r3, #27
 8004cec:	2218      	movs	r2, #24
 8004cee:	189b      	adds	r3, r3, r2
 8004cf0:	19db      	adds	r3, r3, r7
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	e076      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004cf8:	231b      	movs	r3, #27
 8004cfa:	2218      	movs	r2, #24
 8004cfc:	189b      	adds	r3, r3, r2
 8004cfe:	19db      	adds	r3, r3, r7
 8004d00:	2204      	movs	r2, #4
 8004d02:	701a      	strb	r2, [r3, #0]
 8004d04:	e06f      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004d06:	231b      	movs	r3, #27
 8004d08:	2218      	movs	r2, #24
 8004d0a:	189b      	adds	r3, r3, r2
 8004d0c:	19db      	adds	r3, r3, r7
 8004d0e:	2208      	movs	r2, #8
 8004d10:	701a      	strb	r2, [r3, #0]
 8004d12:	e068      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004d14:	231b      	movs	r3, #27
 8004d16:	2218      	movs	r2, #24
 8004d18:	189b      	adds	r3, r3, r2
 8004d1a:	19db      	adds	r3, r3, r7
 8004d1c:	2210      	movs	r2, #16
 8004d1e:	701a      	strb	r2, [r3, #0]
 8004d20:	e061      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a7c      	ldr	r2, [pc, #496]	@ (8004f18 <UART_SetConfig+0x35c>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d106      	bne.n	8004d3a <UART_SetConfig+0x17e>
 8004d2c:	231b      	movs	r3, #27
 8004d2e:	2218      	movs	r2, #24
 8004d30:	189b      	adds	r3, r3, r2
 8004d32:	19db      	adds	r3, r3, r7
 8004d34:	2200      	movs	r2, #0
 8004d36:	701a      	strb	r2, [r3, #0]
 8004d38:	e055      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a77      	ldr	r2, [pc, #476]	@ (8004f1c <UART_SetConfig+0x360>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d106      	bne.n	8004d52 <UART_SetConfig+0x196>
 8004d44:	231b      	movs	r3, #27
 8004d46:	2218      	movs	r2, #24
 8004d48:	189b      	adds	r3, r3, r2
 8004d4a:	19db      	adds	r3, r3, r7
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	701a      	strb	r2, [r3, #0]
 8004d50:	e049      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a6b      	ldr	r2, [pc, #428]	@ (8004f04 <UART_SetConfig+0x348>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d13e      	bne.n	8004dda <UART_SetConfig+0x21e>
 8004d5c:	4b6c      	ldr	r3, [pc, #432]	@ (8004f10 <UART_SetConfig+0x354>)
 8004d5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d60:	23c0      	movs	r3, #192	@ 0xc0
 8004d62:	011b      	lsls	r3, r3, #4
 8004d64:	4013      	ands	r3, r2
 8004d66:	22c0      	movs	r2, #192	@ 0xc0
 8004d68:	0112      	lsls	r2, r2, #4
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d027      	beq.n	8004dbe <UART_SetConfig+0x202>
 8004d6e:	22c0      	movs	r2, #192	@ 0xc0
 8004d70:	0112      	lsls	r2, r2, #4
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d82a      	bhi.n	8004dcc <UART_SetConfig+0x210>
 8004d76:	2280      	movs	r2, #128	@ 0x80
 8004d78:	0112      	lsls	r2, r2, #4
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d011      	beq.n	8004da2 <UART_SetConfig+0x1e6>
 8004d7e:	2280      	movs	r2, #128	@ 0x80
 8004d80:	0112      	lsls	r2, r2, #4
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d822      	bhi.n	8004dcc <UART_SetConfig+0x210>
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d004      	beq.n	8004d94 <UART_SetConfig+0x1d8>
 8004d8a:	2280      	movs	r2, #128	@ 0x80
 8004d8c:	00d2      	lsls	r2, r2, #3
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d00e      	beq.n	8004db0 <UART_SetConfig+0x1f4>
 8004d92:	e01b      	b.n	8004dcc <UART_SetConfig+0x210>
 8004d94:	231b      	movs	r3, #27
 8004d96:	2218      	movs	r2, #24
 8004d98:	189b      	adds	r3, r3, r2
 8004d9a:	19db      	adds	r3, r3, r7
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	701a      	strb	r2, [r3, #0]
 8004da0:	e021      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004da2:	231b      	movs	r3, #27
 8004da4:	2218      	movs	r2, #24
 8004da6:	189b      	adds	r3, r3, r2
 8004da8:	19db      	adds	r3, r3, r7
 8004daa:	2202      	movs	r2, #2
 8004dac:	701a      	strb	r2, [r3, #0]
 8004dae:	e01a      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004db0:	231b      	movs	r3, #27
 8004db2:	2218      	movs	r2, #24
 8004db4:	189b      	adds	r3, r3, r2
 8004db6:	19db      	adds	r3, r3, r7
 8004db8:	2204      	movs	r2, #4
 8004dba:	701a      	strb	r2, [r3, #0]
 8004dbc:	e013      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004dbe:	231b      	movs	r3, #27
 8004dc0:	2218      	movs	r2, #24
 8004dc2:	189b      	adds	r3, r3, r2
 8004dc4:	19db      	adds	r3, r3, r7
 8004dc6:	2208      	movs	r2, #8
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	e00c      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004dcc:	231b      	movs	r3, #27
 8004dce:	2218      	movs	r2, #24
 8004dd0:	189b      	adds	r3, r3, r2
 8004dd2:	19db      	adds	r3, r3, r7
 8004dd4:	2210      	movs	r2, #16
 8004dd6:	701a      	strb	r2, [r3, #0]
 8004dd8:	e005      	b.n	8004de6 <UART_SetConfig+0x22a>
 8004dda:	231b      	movs	r3, #27
 8004ddc:	2218      	movs	r2, #24
 8004dde:	189b      	adds	r3, r3, r2
 8004de0:	19db      	adds	r3, r3, r7
 8004de2:	2210      	movs	r2, #16
 8004de4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a46      	ldr	r2, [pc, #280]	@ (8004f04 <UART_SetConfig+0x348>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d000      	beq.n	8004df2 <UART_SetConfig+0x236>
 8004df0:	e09a      	b.n	8004f28 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004df2:	231b      	movs	r3, #27
 8004df4:	2218      	movs	r2, #24
 8004df6:	189b      	adds	r3, r3, r2
 8004df8:	19db      	adds	r3, r3, r7
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d01d      	beq.n	8004e3c <UART_SetConfig+0x280>
 8004e00:	dc20      	bgt.n	8004e44 <UART_SetConfig+0x288>
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	d015      	beq.n	8004e32 <UART_SetConfig+0x276>
 8004e06:	dc1d      	bgt.n	8004e44 <UART_SetConfig+0x288>
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d002      	beq.n	8004e12 <UART_SetConfig+0x256>
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d005      	beq.n	8004e1c <UART_SetConfig+0x260>
 8004e10:	e018      	b.n	8004e44 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e12:	f7fe fa1d 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 8004e16:	0003      	movs	r3, r0
 8004e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e1a:	e01c      	b.n	8004e56 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e1c:	4b3c      	ldr	r3, [pc, #240]	@ (8004f10 <UART_SetConfig+0x354>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2210      	movs	r2, #16
 8004e22:	4013      	ands	r3, r2
 8004e24:	d002      	beq.n	8004e2c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e26:	4b3e      	ldr	r3, [pc, #248]	@ (8004f20 <UART_SetConfig+0x364>)
 8004e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e2a:	e014      	b.n	8004e56 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8004f24 <UART_SetConfig+0x368>)
 8004e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e30:	e011      	b.n	8004e56 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e32:	f7fe f97d 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 8004e36:	0003      	movs	r3, r0
 8004e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e3a:	e00c      	b.n	8004e56 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e3c:	2380      	movs	r3, #128	@ 0x80
 8004e3e:	021b      	lsls	r3, r3, #8
 8004e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e42:	e008      	b.n	8004e56 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004e48:	231a      	movs	r3, #26
 8004e4a:	2218      	movs	r2, #24
 8004e4c:	189b      	adds	r3, r3, r2
 8004e4e:	19db      	adds	r3, r3, r7
 8004e50:	2201      	movs	r2, #1
 8004e52:	701a      	strb	r2, [r3, #0]
        break;
 8004e54:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d100      	bne.n	8004e5e <UART_SetConfig+0x2a2>
 8004e5c:	e133      	b.n	80050c6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	0013      	movs	r3, r2
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	189b      	adds	r3, r3, r2
 8004e68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d305      	bcc.n	8004e7a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d906      	bls.n	8004e88 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004e7a:	231a      	movs	r3, #26
 8004e7c:	2218      	movs	r2, #24
 8004e7e:	189b      	adds	r3, r3, r2
 8004e80:	19db      	adds	r3, r3, r7
 8004e82:	2201      	movs	r2, #1
 8004e84:	701a      	strb	r2, [r3, #0]
 8004e86:	e11e      	b.n	80050c6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	6939      	ldr	r1, [r7, #16]
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	000b      	movs	r3, r1
 8004e96:	0e1b      	lsrs	r3, r3, #24
 8004e98:	0010      	movs	r0, r2
 8004e9a:	0205      	lsls	r5, r0, #8
 8004e9c:	431d      	orrs	r5, r3
 8004e9e:	000b      	movs	r3, r1
 8004ea0:	021c      	lsls	r4, r3, #8
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	085b      	lsrs	r3, r3, #1
 8004ea8:	60bb      	str	r3, [r7, #8]
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	68b8      	ldr	r0, [r7, #8]
 8004eb0:	68f9      	ldr	r1, [r7, #12]
 8004eb2:	1900      	adds	r0, r0, r4
 8004eb4:	4169      	adcs	r1, r5
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	603b      	str	r3, [r7, #0]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	607b      	str	r3, [r7, #4]
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f7fb f9b6 	bl	8000234 <__aeabi_uldivmod>
 8004ec8:	0002      	movs	r2, r0
 8004eca:	000b      	movs	r3, r1
 8004ecc:	0013      	movs	r3, r2
 8004ece:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ed0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ed2:	23c0      	movs	r3, #192	@ 0xc0
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d309      	bcc.n	8004eee <UART_SetConfig+0x332>
 8004eda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004edc:	2380      	movs	r3, #128	@ 0x80
 8004ede:	035b      	lsls	r3, r3, #13
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d204      	bcs.n	8004eee <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004eea:	60da      	str	r2, [r3, #12]
 8004eec:	e0eb      	b.n	80050c6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8004eee:	231a      	movs	r3, #26
 8004ef0:	2218      	movs	r2, #24
 8004ef2:	189b      	adds	r3, r3, r2
 8004ef4:	19db      	adds	r3, r3, r7
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	701a      	strb	r2, [r3, #0]
 8004efa:	e0e4      	b.n	80050c6 <UART_SetConfig+0x50a>
 8004efc:	efff69f3 	.word	0xefff69f3
 8004f00:	ffffcfff 	.word	0xffffcfff
 8004f04:	40004800 	.word	0x40004800
 8004f08:	fffff4ff 	.word	0xfffff4ff
 8004f0c:	40013800 	.word	0x40013800
 8004f10:	40021000 	.word	0x40021000
 8004f14:	40004400 	.word	0x40004400
 8004f18:	40004c00 	.word	0x40004c00
 8004f1c:	40005000 	.word	0x40005000
 8004f20:	003d0900 	.word	0x003d0900
 8004f24:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	69da      	ldr	r2, [r3, #28]
 8004f2c:	2380      	movs	r3, #128	@ 0x80
 8004f2e:	021b      	lsls	r3, r3, #8
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d000      	beq.n	8004f36 <UART_SetConfig+0x37a>
 8004f34:	e070      	b.n	8005018 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8004f36:	231b      	movs	r3, #27
 8004f38:	2218      	movs	r2, #24
 8004f3a:	189b      	adds	r3, r3, r2
 8004f3c:	19db      	adds	r3, r3, r7
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d822      	bhi.n	8004f8a <UART_SetConfig+0x3ce>
 8004f44:	009a      	lsls	r2, r3, #2
 8004f46:	4b67      	ldr	r3, [pc, #412]	@ (80050e4 <UART_SetConfig+0x528>)
 8004f48:	18d3      	adds	r3, r2, r3
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f4e:	f7fe f97f 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 8004f52:	0003      	movs	r3, r0
 8004f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f56:	e021      	b.n	8004f9c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f58:	f7fe f990 	bl	800327c <HAL_RCC_GetPCLK2Freq>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f60:	e01c      	b.n	8004f9c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f62:	4b61      	ldr	r3, [pc, #388]	@ (80050e8 <UART_SetConfig+0x52c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2210      	movs	r2, #16
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d002      	beq.n	8004f72 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004f6c:	4b5f      	ldr	r3, [pc, #380]	@ (80050ec <UART_SetConfig+0x530>)
 8004f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004f70:	e014      	b.n	8004f9c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004f72:	4b5f      	ldr	r3, [pc, #380]	@ (80050f0 <UART_SetConfig+0x534>)
 8004f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f76:	e011      	b.n	8004f9c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f78:	f7fe f8da 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 8004f7c:	0003      	movs	r3, r0
 8004f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f80:	e00c      	b.n	8004f9c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f82:	2380      	movs	r3, #128	@ 0x80
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f88:	e008      	b.n	8004f9c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004f8e:	231a      	movs	r3, #26
 8004f90:	2218      	movs	r2, #24
 8004f92:	189b      	adds	r3, r3, r2
 8004f94:	19db      	adds	r3, r3, r7
 8004f96:	2201      	movs	r2, #1
 8004f98:	701a      	strb	r2, [r3, #0]
        break;
 8004f9a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d100      	bne.n	8004fa4 <UART_SetConfig+0x3e8>
 8004fa2:	e090      	b.n	80050c6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa6:	005a      	lsls	r2, r3, #1
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	085b      	lsrs	r3, r3, #1
 8004fae:	18d2      	adds	r2, r2, r3
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	0019      	movs	r1, r3
 8004fb6:	0010      	movs	r0, r2
 8004fb8:	f7fb f8b0 	bl	800011c <__udivsi3>
 8004fbc:	0003      	movs	r3, r0
 8004fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc2:	2b0f      	cmp	r3, #15
 8004fc4:	d921      	bls.n	800500a <UART_SetConfig+0x44e>
 8004fc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fc8:	2380      	movs	r3, #128	@ 0x80
 8004fca:	025b      	lsls	r3, r3, #9
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d21c      	bcs.n	800500a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	200e      	movs	r0, #14
 8004fd6:	2418      	movs	r4, #24
 8004fd8:	1903      	adds	r3, r0, r4
 8004fda:	19db      	adds	r3, r3, r7
 8004fdc:	210f      	movs	r1, #15
 8004fde:	438a      	bics	r2, r1
 8004fe0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe4:	085b      	lsrs	r3, r3, #1
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	2207      	movs	r2, #7
 8004fea:	4013      	ands	r3, r2
 8004fec:	b299      	uxth	r1, r3
 8004fee:	1903      	adds	r3, r0, r4
 8004ff0:	19db      	adds	r3, r3, r7
 8004ff2:	1902      	adds	r2, r0, r4
 8004ff4:	19d2      	adds	r2, r2, r7
 8004ff6:	8812      	ldrh	r2, [r2, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	1902      	adds	r2, r0, r4
 8005002:	19d2      	adds	r2, r2, r7
 8005004:	8812      	ldrh	r2, [r2, #0]
 8005006:	60da      	str	r2, [r3, #12]
 8005008:	e05d      	b.n	80050c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800500a:	231a      	movs	r3, #26
 800500c:	2218      	movs	r2, #24
 800500e:	189b      	adds	r3, r3, r2
 8005010:	19db      	adds	r3, r3, r7
 8005012:	2201      	movs	r2, #1
 8005014:	701a      	strb	r2, [r3, #0]
 8005016:	e056      	b.n	80050c6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005018:	231b      	movs	r3, #27
 800501a:	2218      	movs	r2, #24
 800501c:	189b      	adds	r3, r3, r2
 800501e:	19db      	adds	r3, r3, r7
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	2b08      	cmp	r3, #8
 8005024:	d822      	bhi.n	800506c <UART_SetConfig+0x4b0>
 8005026:	009a      	lsls	r2, r3, #2
 8005028:	4b32      	ldr	r3, [pc, #200]	@ (80050f4 <UART_SetConfig+0x538>)
 800502a:	18d3      	adds	r3, r2, r3
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005030:	f7fe f90e 	bl	8003250 <HAL_RCC_GetPCLK1Freq>
 8005034:	0003      	movs	r3, r0
 8005036:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005038:	e021      	b.n	800507e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800503a:	f7fe f91f 	bl	800327c <HAL_RCC_GetPCLK2Freq>
 800503e:	0003      	movs	r3, r0
 8005040:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005042:	e01c      	b.n	800507e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005044:	4b28      	ldr	r3, [pc, #160]	@ (80050e8 <UART_SetConfig+0x52c>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2210      	movs	r2, #16
 800504a:	4013      	ands	r3, r2
 800504c:	d002      	beq.n	8005054 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800504e:	4b27      	ldr	r3, [pc, #156]	@ (80050ec <UART_SetConfig+0x530>)
 8005050:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005052:	e014      	b.n	800507e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8005054:	4b26      	ldr	r3, [pc, #152]	@ (80050f0 <UART_SetConfig+0x534>)
 8005056:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005058:	e011      	b.n	800507e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800505a:	f7fe f869 	bl	8003130 <HAL_RCC_GetSysClockFreq>
 800505e:	0003      	movs	r3, r0
 8005060:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005062:	e00c      	b.n	800507e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005064:	2380      	movs	r3, #128	@ 0x80
 8005066:	021b      	lsls	r3, r3, #8
 8005068:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800506a:	e008      	b.n	800507e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005070:	231a      	movs	r3, #26
 8005072:	2218      	movs	r2, #24
 8005074:	189b      	adds	r3, r3, r2
 8005076:	19db      	adds	r3, r3, r7
 8005078:	2201      	movs	r2, #1
 800507a:	701a      	strb	r2, [r3, #0]
        break;
 800507c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800507e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005080:	2b00      	cmp	r3, #0
 8005082:	d020      	beq.n	80050c6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	085a      	lsrs	r2, r3, #1
 800508a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800508c:	18d2      	adds	r2, r2, r3
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	0019      	movs	r1, r3
 8005094:	0010      	movs	r0, r2
 8005096:	f7fb f841 	bl	800011c <__udivsi3>
 800509a:	0003      	movs	r3, r0
 800509c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800509e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a0:	2b0f      	cmp	r3, #15
 80050a2:	d90a      	bls.n	80050ba <UART_SetConfig+0x4fe>
 80050a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050a6:	2380      	movs	r3, #128	@ 0x80
 80050a8:	025b      	lsls	r3, r3, #9
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d205      	bcs.n	80050ba <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	b29a      	uxth	r2, r3
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	60da      	str	r2, [r3, #12]
 80050b8:	e005      	b.n	80050c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80050ba:	231a      	movs	r3, #26
 80050bc:	2218      	movs	r2, #24
 80050be:	189b      	adds	r3, r3, r2
 80050c0:	19db      	adds	r3, r3, r7
 80050c2:	2201      	movs	r2, #1
 80050c4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	2200      	movs	r2, #0
 80050ca:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	2200      	movs	r2, #0
 80050d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80050d2:	231a      	movs	r3, #26
 80050d4:	2218      	movs	r2, #24
 80050d6:	189b      	adds	r3, r3, r2
 80050d8:	19db      	adds	r3, r3, r7
 80050da:	781b      	ldrb	r3, [r3, #0]
}
 80050dc:	0018      	movs	r0, r3
 80050de:	46bd      	mov	sp, r7
 80050e0:	b00e      	add	sp, #56	@ 0x38
 80050e2:	bdb0      	pop	{r4, r5, r7, pc}
 80050e4:	080068f4 	.word	0x080068f4
 80050e8:	40021000 	.word	0x40021000
 80050ec:	003d0900 	.word	0x003d0900
 80050f0:	00f42400 	.word	0x00f42400
 80050f4:	08006918 	.word	0x08006918

080050f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	2208      	movs	r2, #8
 8005106:	4013      	ands	r3, r2
 8005108:	d00b      	beq.n	8005122 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	4a4a      	ldr	r2, [pc, #296]	@ (800523c <UART_AdvFeatureConfig+0x144>)
 8005112:	4013      	ands	r3, r2
 8005114:	0019      	movs	r1, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	430a      	orrs	r2, r1
 8005120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005126:	2201      	movs	r2, #1
 8005128:	4013      	ands	r3, r2
 800512a:	d00b      	beq.n	8005144 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	4a43      	ldr	r2, [pc, #268]	@ (8005240 <UART_AdvFeatureConfig+0x148>)
 8005134:	4013      	ands	r3, r2
 8005136:	0019      	movs	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	2202      	movs	r2, #2
 800514a:	4013      	ands	r3, r2
 800514c:	d00b      	beq.n	8005166 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	4a3b      	ldr	r2, [pc, #236]	@ (8005244 <UART_AdvFeatureConfig+0x14c>)
 8005156:	4013      	ands	r3, r2
 8005158:	0019      	movs	r1, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	430a      	orrs	r2, r1
 8005164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516a:	2204      	movs	r2, #4
 800516c:	4013      	ands	r3, r2
 800516e:	d00b      	beq.n	8005188 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	4a34      	ldr	r2, [pc, #208]	@ (8005248 <UART_AdvFeatureConfig+0x150>)
 8005178:	4013      	ands	r3, r2
 800517a:	0019      	movs	r1, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518c:	2210      	movs	r2, #16
 800518e:	4013      	ands	r3, r2
 8005190:	d00b      	beq.n	80051aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	4a2c      	ldr	r2, [pc, #176]	@ (800524c <UART_AdvFeatureConfig+0x154>)
 800519a:	4013      	ands	r3, r2
 800519c:	0019      	movs	r1, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ae:	2220      	movs	r2, #32
 80051b0:	4013      	ands	r3, r2
 80051b2:	d00b      	beq.n	80051cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	4a25      	ldr	r2, [pc, #148]	@ (8005250 <UART_AdvFeatureConfig+0x158>)
 80051bc:	4013      	ands	r3, r2
 80051be:	0019      	movs	r1, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	2240      	movs	r2, #64	@ 0x40
 80051d2:	4013      	ands	r3, r2
 80051d4:	d01d      	beq.n	8005212 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005254 <UART_AdvFeatureConfig+0x15c>)
 80051de:	4013      	ands	r3, r2
 80051e0:	0019      	movs	r1, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	430a      	orrs	r2, r1
 80051ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051f2:	2380      	movs	r3, #128	@ 0x80
 80051f4:	035b      	lsls	r3, r3, #13
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d10b      	bne.n	8005212 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	4a15      	ldr	r2, [pc, #84]	@ (8005258 <UART_AdvFeatureConfig+0x160>)
 8005202:	4013      	ands	r3, r2
 8005204:	0019      	movs	r1, r3
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005216:	2280      	movs	r2, #128	@ 0x80
 8005218:	4013      	ands	r3, r2
 800521a:	d00b      	beq.n	8005234 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	4a0e      	ldr	r2, [pc, #56]	@ (800525c <UART_AdvFeatureConfig+0x164>)
 8005224:	4013      	ands	r3, r2
 8005226:	0019      	movs	r1, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	605a      	str	r2, [r3, #4]
  }
}
 8005234:	46c0      	nop			@ (mov r8, r8)
 8005236:	46bd      	mov	sp, r7
 8005238:	b002      	add	sp, #8
 800523a:	bd80      	pop	{r7, pc}
 800523c:	ffff7fff 	.word	0xffff7fff
 8005240:	fffdffff 	.word	0xfffdffff
 8005244:	fffeffff 	.word	0xfffeffff
 8005248:	fffbffff 	.word	0xfffbffff
 800524c:	ffffefff 	.word	0xffffefff
 8005250:	ffffdfff 	.word	0xffffdfff
 8005254:	ffefffff 	.word	0xffefffff
 8005258:	ff9fffff 	.word	0xff9fffff
 800525c:	fff7ffff 	.word	0xfff7ffff

08005260 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b092      	sub	sp, #72	@ 0x48
 8005264:	af02      	add	r7, sp, #8
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2284      	movs	r2, #132	@ 0x84
 800526c:	2100      	movs	r1, #0
 800526e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005270:	f7fc f90e 	bl	8001490 <HAL_GetTick>
 8005274:	0003      	movs	r3, r0
 8005276:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2208      	movs	r2, #8
 8005280:	4013      	ands	r3, r2
 8005282:	2b08      	cmp	r3, #8
 8005284:	d12c      	bne.n	80052e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005288:	2280      	movs	r2, #128	@ 0x80
 800528a:	0391      	lsls	r1, r2, #14
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	4a46      	ldr	r2, [pc, #280]	@ (80053a8 <UART_CheckIdleState+0x148>)
 8005290:	9200      	str	r2, [sp, #0]
 8005292:	2200      	movs	r2, #0
 8005294:	f000 f88c 	bl	80053b0 <UART_WaitOnFlagUntilTimeout>
 8005298:	1e03      	subs	r3, r0, #0
 800529a:	d021      	beq.n	80052e0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800529c:	f3ef 8310 	mrs	r3, PRIMASK
 80052a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80052a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052a6:	2301      	movs	r3, #1
 80052a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ac:	f383 8810 	msr	PRIMASK, r3
}
 80052b0:	46c0      	nop			@ (mov r8, r8)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2180      	movs	r1, #128	@ 0x80
 80052be:	438a      	bics	r2, r1
 80052c0:	601a      	str	r2, [r3, #0]
 80052c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c8:	f383 8810 	msr	PRIMASK, r3
}
 80052cc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2220      	movs	r2, #32
 80052d2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2278      	movs	r2, #120	@ 0x78
 80052d8:	2100      	movs	r1, #0
 80052da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052dc:	2303      	movs	r3, #3
 80052de:	e05f      	b.n	80053a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2204      	movs	r2, #4
 80052e8:	4013      	ands	r3, r2
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d146      	bne.n	800537c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052f0:	2280      	movs	r2, #128	@ 0x80
 80052f2:	03d1      	lsls	r1, r2, #15
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	4a2c      	ldr	r2, [pc, #176]	@ (80053a8 <UART_CheckIdleState+0x148>)
 80052f8:	9200      	str	r2, [sp, #0]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f000 f858 	bl	80053b0 <UART_WaitOnFlagUntilTimeout>
 8005300:	1e03      	subs	r3, r0, #0
 8005302:	d03b      	beq.n	800537c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005304:	f3ef 8310 	mrs	r3, PRIMASK
 8005308:	60fb      	str	r3, [r7, #12]
  return(result);
 800530a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800530c:	637b      	str	r3, [r7, #52]	@ 0x34
 800530e:	2301      	movs	r3, #1
 8005310:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f383 8810 	msr	PRIMASK, r3
}
 8005318:	46c0      	nop			@ (mov r8, r8)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4921      	ldr	r1, [pc, #132]	@ (80053ac <UART_CheckIdleState+0x14c>)
 8005326:	400a      	ands	r2, r1
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800532c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f383 8810 	msr	PRIMASK, r3
}
 8005334:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005336:	f3ef 8310 	mrs	r3, PRIMASK
 800533a:	61bb      	str	r3, [r7, #24]
  return(result);
 800533c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800533e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005340:	2301      	movs	r3, #1
 8005342:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	f383 8810 	msr	PRIMASK, r3
}
 800534a:	46c0      	nop			@ (mov r8, r8)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689a      	ldr	r2, [r3, #8]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2101      	movs	r1, #1
 8005358:	438a      	bics	r2, r1
 800535a:	609a      	str	r2, [r3, #8]
 800535c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	f383 8810 	msr	PRIMASK, r3
}
 8005366:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2280      	movs	r2, #128	@ 0x80
 800536c:	2120      	movs	r1, #32
 800536e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2278      	movs	r2, #120	@ 0x78
 8005374:	2100      	movs	r1, #0
 8005376:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e011      	b.n	80053a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2280      	movs	r2, #128	@ 0x80
 8005386:	2120      	movs	r1, #32
 8005388:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2278      	movs	r2, #120	@ 0x78
 800539a:	2100      	movs	r1, #0
 800539c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	0018      	movs	r0, r3
 80053a2:	46bd      	mov	sp, r7
 80053a4:	b010      	add	sp, #64	@ 0x40
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	01ffffff 	.word	0x01ffffff
 80053ac:	fffffedf 	.word	0xfffffedf

080053b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	603b      	str	r3, [r7, #0]
 80053bc:	1dfb      	adds	r3, r7, #7
 80053be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053c0:	e051      	b.n	8005466 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	3301      	adds	r3, #1
 80053c6:	d04e      	beq.n	8005466 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c8:	f7fc f862 	bl	8001490 <HAL_GetTick>
 80053cc:	0002      	movs	r2, r0
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d302      	bcc.n	80053de <UART_WaitOnFlagUntilTimeout+0x2e>
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e051      	b.n	8005486 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2204      	movs	r2, #4
 80053ea:	4013      	ands	r3, r2
 80053ec:	d03b      	beq.n	8005466 <UART_WaitOnFlagUntilTimeout+0xb6>
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2b80      	cmp	r3, #128	@ 0x80
 80053f2:	d038      	beq.n	8005466 <UART_WaitOnFlagUntilTimeout+0xb6>
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b40      	cmp	r3, #64	@ 0x40
 80053f8:	d035      	beq.n	8005466 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	69db      	ldr	r3, [r3, #28]
 8005400:	2208      	movs	r2, #8
 8005402:	4013      	ands	r3, r2
 8005404:	2b08      	cmp	r3, #8
 8005406:	d111      	bne.n	800542c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2208      	movs	r2, #8
 800540e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	0018      	movs	r0, r3
 8005414:	f000 f900 	bl	8005618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2284      	movs	r2, #132	@ 0x84
 800541c:	2108      	movs	r1, #8
 800541e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2278      	movs	r2, #120	@ 0x78
 8005424:	2100      	movs	r1, #0
 8005426:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e02c      	b.n	8005486 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	69da      	ldr	r2, [r3, #28]
 8005432:	2380      	movs	r3, #128	@ 0x80
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	401a      	ands	r2, r3
 8005438:	2380      	movs	r3, #128	@ 0x80
 800543a:	011b      	lsls	r3, r3, #4
 800543c:	429a      	cmp	r2, r3
 800543e:	d112      	bne.n	8005466 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2280      	movs	r2, #128	@ 0x80
 8005446:	0112      	lsls	r2, r2, #4
 8005448:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	0018      	movs	r0, r3
 800544e:	f000 f8e3 	bl	8005618 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2284      	movs	r2, #132	@ 0x84
 8005456:	2120      	movs	r1, #32
 8005458:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2278      	movs	r2, #120	@ 0x78
 800545e:	2100      	movs	r1, #0
 8005460:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e00f      	b.n	8005486 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	4013      	ands	r3, r2
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	425a      	negs	r2, r3
 8005476:	4153      	adcs	r3, r2
 8005478:	b2db      	uxtb	r3, r3
 800547a:	001a      	movs	r2, r3
 800547c:	1dfb      	adds	r3, r7, #7
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d09e      	beq.n	80053c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005484:	2300      	movs	r3, #0
}
 8005486:	0018      	movs	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	b004      	add	sp, #16
 800548c:	bd80      	pop	{r7, pc}
	...

08005490 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b090      	sub	sp, #64	@ 0x40
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	1dbb      	adds	r3, r7, #6
 800549c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	1dba      	adds	r2, r7, #6
 80054a8:	2158      	movs	r1, #88	@ 0x58
 80054aa:	8812      	ldrh	r2, [r2, #0]
 80054ac:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2284      	movs	r2, #132	@ 0x84
 80054b2:	2100      	movs	r1, #0
 80054b4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2280      	movs	r2, #128	@ 0x80
 80054ba:	2122      	movs	r1, #34	@ 0x22
 80054bc:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d028      	beq.n	8005518 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ca:	4a3e      	ldr	r2, [pc, #248]	@ (80055c4 <UART_Start_Receive_DMA+0x134>)
 80054cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d2:	4a3d      	ldr	r2, [pc, #244]	@ (80055c8 <UART_Start_Receive_DMA+0x138>)
 80054d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054da:	4a3c      	ldr	r2, [pc, #240]	@ (80055cc <UART_Start_Receive_DMA+0x13c>)
 80054dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054e2:	2200      	movs	r2, #0
 80054e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	3324      	adds	r3, #36	@ 0x24
 80054f0:	0019      	movs	r1, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f6:	001a      	movs	r2, r3
 80054f8:	1dbb      	adds	r3, r7, #6
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	f7fc fd5e 	bl	8001fbc <HAL_DMA_Start_IT>
 8005500:	1e03      	subs	r3, r0, #0
 8005502:	d009      	beq.n	8005518 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2284      	movs	r2, #132	@ 0x84
 8005508:	2110      	movs	r1, #16
 800550a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2280      	movs	r2, #128	@ 0x80
 8005510:	2120      	movs	r1, #32
 8005512:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e050      	b.n	80055ba <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d019      	beq.n	8005554 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005520:	f3ef 8310 	mrs	r3, PRIMASK
 8005524:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005528:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800552a:	2301      	movs	r3, #1
 800552c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800552e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005530:	f383 8810 	msr	PRIMASK, r3
}
 8005534:	46c0      	nop			@ (mov r8, r8)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2180      	movs	r1, #128	@ 0x80
 8005542:	0049      	lsls	r1, r1, #1
 8005544:	430a      	orrs	r2, r1
 8005546:	601a      	str	r2, [r3, #0]
 8005548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554e:	f383 8810 	msr	PRIMASK, r3
}
 8005552:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005554:	f3ef 8310 	mrs	r3, PRIMASK
 8005558:	613b      	str	r3, [r7, #16]
  return(result);
 800555a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800555e:	2301      	movs	r3, #1
 8005560:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f383 8810 	msr	PRIMASK, r3
}
 8005568:	46c0      	nop			@ (mov r8, r8)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689a      	ldr	r2, [r3, #8]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2101      	movs	r1, #1
 8005576:	430a      	orrs	r2, r1
 8005578:	609a      	str	r2, [r3, #8]
 800557a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	f383 8810 	msr	PRIMASK, r3
}
 8005584:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005586:	f3ef 8310 	mrs	r3, PRIMASK
 800558a:	61fb      	str	r3, [r7, #28]
  return(result);
 800558c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800558e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005590:	2301      	movs	r3, #1
 8005592:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005594:	6a3b      	ldr	r3, [r7, #32]
 8005596:	f383 8810 	msr	PRIMASK, r3
}
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2140      	movs	r1, #64	@ 0x40
 80055a8:	430a      	orrs	r2, r1
 80055aa:	609a      	str	r2, [r3, #8]
 80055ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b2:	f383 8810 	msr	PRIMASK, r3
}
 80055b6:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	0018      	movs	r0, r3
 80055bc:	46bd      	mov	sp, r7
 80055be:	b010      	add	sp, #64	@ 0x40
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	46c0      	nop			@ (mov r8, r8)
 80055c4:	080056e1 	.word	0x080056e1
 80055c8:	08005849 	.word	0x08005849
 80055cc:	080058c7 	.word	0x080058c7

080055d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055d8:	f3ef 8310 	mrs	r3, PRIMASK
 80055dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80055de:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80055e0:	617b      	str	r3, [r7, #20]
 80055e2:	2301      	movs	r3, #1
 80055e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f383 8810 	msr	PRIMASK, r3
}
 80055ec:	46c0      	nop			@ (mov r8, r8)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	21c0      	movs	r1, #192	@ 0xc0
 80055fa:	438a      	bics	r2, r1
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f383 8810 	msr	PRIMASK, r3
}
 8005608:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2220      	movs	r2, #32
 800560e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005610:	46c0      	nop			@ (mov r8, r8)
 8005612:	46bd      	mov	sp, r7
 8005614:	b006      	add	sp, #24
 8005616:	bd80      	pop	{r7, pc}

08005618 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b08e      	sub	sp, #56	@ 0x38
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005620:	f3ef 8310 	mrs	r3, PRIMASK
 8005624:	617b      	str	r3, [r7, #20]
  return(result);
 8005626:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005628:	637b      	str	r3, [r7, #52]	@ 0x34
 800562a:	2301      	movs	r3, #1
 800562c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	f383 8810 	msr	PRIMASK, r3
}
 8005634:	46c0      	nop			@ (mov r8, r8)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4926      	ldr	r1, [pc, #152]	@ (80056dc <UART_EndRxTransfer+0xc4>)
 8005642:	400a      	ands	r2, r1
 8005644:	601a      	str	r2, [r3, #0]
 8005646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005648:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	f383 8810 	msr	PRIMASK, r3
}
 8005650:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005652:	f3ef 8310 	mrs	r3, PRIMASK
 8005656:	623b      	str	r3, [r7, #32]
  return(result);
 8005658:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800565a:	633b      	str	r3, [r7, #48]	@ 0x30
 800565c:	2301      	movs	r3, #1
 800565e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	f383 8810 	msr	PRIMASK, r3
}
 8005666:	46c0      	nop			@ (mov r8, r8)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	689a      	ldr	r2, [r3, #8]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2101      	movs	r1, #1
 8005674:	438a      	bics	r2, r1
 8005676:	609a      	str	r2, [r3, #8]
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800567c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567e:	f383 8810 	msr	PRIMASK, r3
}
 8005682:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005688:	2b01      	cmp	r3, #1
 800568a:	d118      	bne.n	80056be <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800568c:	f3ef 8310 	mrs	r3, PRIMASK
 8005690:	60bb      	str	r3, [r7, #8]
  return(result);
 8005692:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005696:	2301      	movs	r3, #1
 8005698:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f383 8810 	msr	PRIMASK, r3
}
 80056a0:	46c0      	nop			@ (mov r8, r8)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2110      	movs	r1, #16
 80056ae:	438a      	bics	r2, r1
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f383 8810 	msr	PRIMASK, r3
}
 80056bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2280      	movs	r2, #128	@ 0x80
 80056c2:	2120      	movs	r1, #32
 80056c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056d2:	46c0      	nop			@ (mov r8, r8)
 80056d4:	46bd      	mov	sp, r7
 80056d6:	b00e      	add	sp, #56	@ 0x38
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	46c0      	nop			@ (mov r8, r8)
 80056dc:	fffffedf 	.word	0xfffffedf

080056e0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b094      	sub	sp, #80	@ 0x50
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2220      	movs	r2, #32
 80056f6:	4013      	ands	r3, r2
 80056f8:	d16f      	bne.n	80057da <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80056fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056fc:	225a      	movs	r2, #90	@ 0x5a
 80056fe:	2100      	movs	r1, #0
 8005700:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005702:	f3ef 8310 	mrs	r3, PRIMASK
 8005706:	617b      	str	r3, [r7, #20]
  return(result);
 8005708:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800570a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800570c:	2301      	movs	r3, #1
 800570e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	f383 8810 	msr	PRIMASK, r3
}
 8005716:	46c0      	nop			@ (mov r8, r8)
 8005718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4948      	ldr	r1, [pc, #288]	@ (8005844 <UART_DMAReceiveCplt+0x164>)
 8005724:	400a      	ands	r2, r1
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800572a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f383 8810 	msr	PRIMASK, r3
}
 8005732:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005734:	f3ef 8310 	mrs	r3, PRIMASK
 8005738:	623b      	str	r3, [r7, #32]
  return(result);
 800573a:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573c:	647b      	str	r3, [r7, #68]	@ 0x44
 800573e:	2301      	movs	r3, #1
 8005740:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005744:	f383 8810 	msr	PRIMASK, r3
}
 8005748:	46c0      	nop			@ (mov r8, r8)
 800574a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2101      	movs	r1, #1
 8005756:	438a      	bics	r2, r1
 8005758:	609a      	str	r2, [r3, #8]
 800575a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800575c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800575e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005760:	f383 8810 	msr	PRIMASK, r3
}
 8005764:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005766:	f3ef 8310 	mrs	r3, PRIMASK
 800576a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800576c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800576e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005770:	2301      	movs	r3, #1
 8005772:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	f383 8810 	msr	PRIMASK, r3
}
 800577a:	46c0      	nop			@ (mov r8, r8)
 800577c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2140      	movs	r1, #64	@ 0x40
 8005788:	438a      	bics	r2, r1
 800578a:	609a      	str	r2, [r3, #8]
 800578c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800578e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005792:	f383 8810 	msr	PRIMASK, r3
}
 8005796:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005798:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800579a:	2280      	movs	r2, #128	@ 0x80
 800579c:	2120      	movs	r1, #32
 800579e:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d118      	bne.n	80057da <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057a8:	f3ef 8310 	mrs	r3, PRIMASK
 80057ac:	60bb      	str	r3, [r7, #8]
  return(result);
 80057ae:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057b2:	2301      	movs	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f383 8810 	msr	PRIMASK, r3
}
 80057bc:	46c0      	nop			@ (mov r8, r8)
 80057be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2110      	movs	r1, #16
 80057ca:	438a      	bics	r2, r1
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f383 8810 	msr	PRIMASK, r3
}
 80057d8:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057dc:	2200      	movs	r2, #0
 80057de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d124      	bne.n	8005832 <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 80057e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057ea:	225a      	movs	r2, #90	@ 0x5a
 80057ec:	2100      	movs	r1, #0
 80057ee:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	213a      	movs	r1, #58	@ 0x3a
 80057f8:	187b      	adds	r3, r7, r1
 80057fa:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 80057fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057fe:	2258      	movs	r2, #88	@ 0x58
 8005800:	5a9b      	ldrh	r3, [r3, r2]
 8005802:	187a      	adds	r2, r7, r1
 8005804:	8812      	ldrh	r2, [r2, #0]
 8005806:	429a      	cmp	r2, r3
 8005808:	d204      	bcs.n	8005814 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800580a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800580c:	187a      	adds	r2, r7, r1
 800580e:	215a      	movs	r1, #90	@ 0x5a
 8005810:	8812      	ldrh	r2, [r2, #0]
 8005812:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005816:	2258      	movs	r2, #88	@ 0x58
 8005818:	5a9a      	ldrh	r2, [r3, r2]
 800581a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800581c:	215a      	movs	r1, #90	@ 0x5a
 800581e:	5a5b      	ldrh	r3, [r3, r1]
 8005820:	b29b      	uxth	r3, r3
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	b29a      	uxth	r2, r3
 8005826:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005828:	0011      	movs	r1, r2
 800582a:	0018      	movs	r0, r3
 800582c:	f7ff f9ba 	bl	8004ba4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005830:	e003      	b.n	800583a <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 8005832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005834:	0018      	movs	r0, r3
 8005836:	f7fa ffd7 	bl	80007e8 <HAL_UART_RxCpltCallback>
}
 800583a:	46c0      	nop			@ (mov r8, r8)
 800583c:	46bd      	mov	sp, r7
 800583e:	b014      	add	sp, #80	@ 0x50
 8005840:	bd80      	pop	{r7, pc}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	fffffeff 	.word	0xfffffeff

08005848 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005854:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2201      	movs	r2, #1
 800585a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005860:	2b01      	cmp	r3, #1
 8005862:	d128      	bne.n	80058b6 <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2258      	movs	r2, #88	@ 0x58
 8005868:	5a9b      	ldrh	r3, [r3, r2]
 800586a:	085b      	lsrs	r3, r3, #1
 800586c:	b299      	uxth	r1, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	225a      	movs	r2, #90	@ 0x5a
 8005872:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685a      	ldr	r2, [r3, #4]
 800587a:	210a      	movs	r1, #10
 800587c:	187b      	adds	r3, r7, r1
 800587e:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2258      	movs	r2, #88	@ 0x58
 8005884:	5a9b      	ldrh	r3, [r3, r2]
 8005886:	187a      	adds	r2, r7, r1
 8005888:	8812      	ldrh	r2, [r2, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d804      	bhi.n	8005898 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	187a      	adds	r2, r7, r1
 8005892:	215a      	movs	r1, #90	@ 0x5a
 8005894:	8812      	ldrh	r2, [r2, #0]
 8005896:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2258      	movs	r2, #88	@ 0x58
 800589c:	5a9a      	ldrh	r2, [r3, r2]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	215a      	movs	r1, #90	@ 0x5a
 80058a2:	5a5b      	ldrh	r3, [r3, r1]
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	0011      	movs	r1, r2
 80058ae:	0018      	movs	r0, r3
 80058b0:	f7ff f978 	bl	8004ba4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80058b4:	e003      	b.n	80058be <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	0018      	movs	r0, r3
 80058ba:	f7ff f963 	bl	8004b84 <HAL_UART_RxHalfCpltCallback>
}
 80058be:	46c0      	nop			@ (mov r8, r8)
 80058c0:	46bd      	mov	sp, r7
 80058c2:	b004      	add	sp, #16
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b086      	sub	sp, #24
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058d8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	2280      	movs	r2, #128	@ 0x80
 80058de:	589b      	ldr	r3, [r3, r2]
 80058e0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	2280      	movs	r2, #128	@ 0x80
 80058ea:	4013      	ands	r3, r2
 80058ec:	2b80      	cmp	r3, #128	@ 0x80
 80058ee:	d10a      	bne.n	8005906 <UART_DMAError+0x40>
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	2b21      	cmp	r3, #33	@ 0x21
 80058f4:	d107      	bne.n	8005906 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2252      	movs	r2, #82	@ 0x52
 80058fa:	2100      	movs	r1, #0
 80058fc:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	0018      	movs	r0, r3
 8005902:	f7ff fe65 	bl	80055d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	2240      	movs	r2, #64	@ 0x40
 800590e:	4013      	ands	r3, r2
 8005910:	2b40      	cmp	r3, #64	@ 0x40
 8005912:	d10a      	bne.n	800592a <UART_DMAError+0x64>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2b22      	cmp	r3, #34	@ 0x22
 8005918:	d107      	bne.n	800592a <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	225a      	movs	r2, #90	@ 0x5a
 800591e:	2100      	movs	r1, #0
 8005920:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	0018      	movs	r0, r3
 8005926:	f7ff fe77 	bl	8005618 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	2284      	movs	r2, #132	@ 0x84
 800592e:	589b      	ldr	r3, [r3, r2]
 8005930:	2210      	movs	r2, #16
 8005932:	431a      	orrs	r2, r3
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	2184      	movs	r1, #132	@ 0x84
 8005938:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	0018      	movs	r0, r3
 800593e:	f7ff f929 	bl	8004b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005942:	46c0      	nop			@ (mov r8, r8)
 8005944:	46bd      	mov	sp, r7
 8005946:	b006      	add	sp, #24
 8005948:	bd80      	pop	{r7, pc}

0800594a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b084      	sub	sp, #16
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005956:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	225a      	movs	r2, #90	@ 0x5a
 800595c:	2100      	movs	r1, #0
 800595e:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	0018      	movs	r0, r3
 8005964:	f7ff f916 	bl	8004b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005968:	46c0      	nop			@ (mov r8, r8)
 800596a:	46bd      	mov	sp, r7
 800596c:	b004      	add	sp, #16
 800596e:	bd80      	pop	{r7, pc}

08005970 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b086      	sub	sp, #24
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005978:	f3ef 8310 	mrs	r3, PRIMASK
 800597c:	60bb      	str	r3, [r7, #8]
  return(result);
 800597e:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005980:	617b      	str	r3, [r7, #20]
 8005982:	2301      	movs	r3, #1
 8005984:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f383 8810 	msr	PRIMASK, r3
}
 800598c:	46c0      	nop			@ (mov r8, r8)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2140      	movs	r1, #64	@ 0x40
 800599a:	438a      	bics	r2, r1
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f383 8810 	msr	PRIMASK, r3
}
 80059a8:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	0018      	movs	r0, r3
 80059ba:	f7ff f8db 	bl	8004b74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059be:	46c0      	nop			@ (mov r8, r8)
 80059c0:	46bd      	mov	sp, r7
 80059c2:	b006      	add	sp, #24
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b082      	sub	sp, #8
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80059ce:	46c0      	nop			@ (mov r8, r8)
 80059d0:	46bd      	mov	sp, r7
 80059d2:	b002      	add	sp, #8
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <std>:
 80059d8:	2300      	movs	r3, #0
 80059da:	b510      	push	{r4, lr}
 80059dc:	0004      	movs	r4, r0
 80059de:	6003      	str	r3, [r0, #0]
 80059e0:	6043      	str	r3, [r0, #4]
 80059e2:	6083      	str	r3, [r0, #8]
 80059e4:	8181      	strh	r1, [r0, #12]
 80059e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80059e8:	81c2      	strh	r2, [r0, #14]
 80059ea:	6103      	str	r3, [r0, #16]
 80059ec:	6143      	str	r3, [r0, #20]
 80059ee:	6183      	str	r3, [r0, #24]
 80059f0:	0019      	movs	r1, r3
 80059f2:	2208      	movs	r2, #8
 80059f4:	305c      	adds	r0, #92	@ 0x5c
 80059f6:	f000 f90f 	bl	8005c18 <memset>
 80059fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005a28 <std+0x50>)
 80059fc:	6224      	str	r4, [r4, #32]
 80059fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a00:	4b0a      	ldr	r3, [pc, #40]	@ (8005a2c <std+0x54>)
 8005a02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a04:	4b0a      	ldr	r3, [pc, #40]	@ (8005a30 <std+0x58>)
 8005a06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a08:	4b0a      	ldr	r3, [pc, #40]	@ (8005a34 <std+0x5c>)
 8005a0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a38 <std+0x60>)
 8005a0e:	429c      	cmp	r4, r3
 8005a10:	d005      	beq.n	8005a1e <std+0x46>
 8005a12:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <std+0x64>)
 8005a14:	429c      	cmp	r4, r3
 8005a16:	d002      	beq.n	8005a1e <std+0x46>
 8005a18:	4b09      	ldr	r3, [pc, #36]	@ (8005a40 <std+0x68>)
 8005a1a:	429c      	cmp	r4, r3
 8005a1c:	d103      	bne.n	8005a26 <std+0x4e>
 8005a1e:	0020      	movs	r0, r4
 8005a20:	3058      	adds	r0, #88	@ 0x58
 8005a22:	f000 f979 	bl	8005d18 <__retarget_lock_init_recursive>
 8005a26:	bd10      	pop	{r4, pc}
 8005a28:	08005b81 	.word	0x08005b81
 8005a2c:	08005ba9 	.word	0x08005ba9
 8005a30:	08005be1 	.word	0x08005be1
 8005a34:	08005c0d 	.word	0x08005c0d
 8005a38:	2000025c 	.word	0x2000025c
 8005a3c:	200002c4 	.word	0x200002c4
 8005a40:	2000032c 	.word	0x2000032c

08005a44 <stdio_exit_handler>:
 8005a44:	b510      	push	{r4, lr}
 8005a46:	4a03      	ldr	r2, [pc, #12]	@ (8005a54 <stdio_exit_handler+0x10>)
 8005a48:	4903      	ldr	r1, [pc, #12]	@ (8005a58 <stdio_exit_handler+0x14>)
 8005a4a:	4804      	ldr	r0, [pc, #16]	@ (8005a5c <stdio_exit_handler+0x18>)
 8005a4c:	f000 f86c 	bl	8005b28 <_fwalk_sglue>
 8005a50:	bd10      	pop	{r4, pc}
 8005a52:	46c0      	nop			@ (mov r8, r8)
 8005a54:	20000010 	.word	0x20000010
 8005a58:	080065a9 	.word	0x080065a9
 8005a5c:	20000020 	.word	0x20000020

08005a60 <cleanup_stdio>:
 8005a60:	6841      	ldr	r1, [r0, #4]
 8005a62:	4b0b      	ldr	r3, [pc, #44]	@ (8005a90 <cleanup_stdio+0x30>)
 8005a64:	b510      	push	{r4, lr}
 8005a66:	0004      	movs	r4, r0
 8005a68:	4299      	cmp	r1, r3
 8005a6a:	d001      	beq.n	8005a70 <cleanup_stdio+0x10>
 8005a6c:	f000 fd9c 	bl	80065a8 <_fflush_r>
 8005a70:	68a1      	ldr	r1, [r4, #8]
 8005a72:	4b08      	ldr	r3, [pc, #32]	@ (8005a94 <cleanup_stdio+0x34>)
 8005a74:	4299      	cmp	r1, r3
 8005a76:	d002      	beq.n	8005a7e <cleanup_stdio+0x1e>
 8005a78:	0020      	movs	r0, r4
 8005a7a:	f000 fd95 	bl	80065a8 <_fflush_r>
 8005a7e:	68e1      	ldr	r1, [r4, #12]
 8005a80:	4b05      	ldr	r3, [pc, #20]	@ (8005a98 <cleanup_stdio+0x38>)
 8005a82:	4299      	cmp	r1, r3
 8005a84:	d002      	beq.n	8005a8c <cleanup_stdio+0x2c>
 8005a86:	0020      	movs	r0, r4
 8005a88:	f000 fd8e 	bl	80065a8 <_fflush_r>
 8005a8c:	bd10      	pop	{r4, pc}
 8005a8e:	46c0      	nop			@ (mov r8, r8)
 8005a90:	2000025c 	.word	0x2000025c
 8005a94:	200002c4 	.word	0x200002c4
 8005a98:	2000032c 	.word	0x2000032c

08005a9c <global_stdio_init.part.0>:
 8005a9c:	b510      	push	{r4, lr}
 8005a9e:	4b09      	ldr	r3, [pc, #36]	@ (8005ac4 <global_stdio_init.part.0+0x28>)
 8005aa0:	4a09      	ldr	r2, [pc, #36]	@ (8005ac8 <global_stdio_init.part.0+0x2c>)
 8005aa2:	2104      	movs	r1, #4
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	4809      	ldr	r0, [pc, #36]	@ (8005acc <global_stdio_init.part.0+0x30>)
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f7ff ff95 	bl	80059d8 <std>
 8005aae:	2201      	movs	r2, #1
 8005ab0:	2109      	movs	r1, #9
 8005ab2:	4807      	ldr	r0, [pc, #28]	@ (8005ad0 <global_stdio_init.part.0+0x34>)
 8005ab4:	f7ff ff90 	bl	80059d8 <std>
 8005ab8:	2202      	movs	r2, #2
 8005aba:	2112      	movs	r1, #18
 8005abc:	4805      	ldr	r0, [pc, #20]	@ (8005ad4 <global_stdio_init.part.0+0x38>)
 8005abe:	f7ff ff8b 	bl	80059d8 <std>
 8005ac2:	bd10      	pop	{r4, pc}
 8005ac4:	20000394 	.word	0x20000394
 8005ac8:	08005a45 	.word	0x08005a45
 8005acc:	2000025c 	.word	0x2000025c
 8005ad0:	200002c4 	.word	0x200002c4
 8005ad4:	2000032c 	.word	0x2000032c

08005ad8 <__sfp_lock_acquire>:
 8005ad8:	b510      	push	{r4, lr}
 8005ada:	4802      	ldr	r0, [pc, #8]	@ (8005ae4 <__sfp_lock_acquire+0xc>)
 8005adc:	f000 f91d 	bl	8005d1a <__retarget_lock_acquire_recursive>
 8005ae0:	bd10      	pop	{r4, pc}
 8005ae2:	46c0      	nop			@ (mov r8, r8)
 8005ae4:	2000039d 	.word	0x2000039d

08005ae8 <__sfp_lock_release>:
 8005ae8:	b510      	push	{r4, lr}
 8005aea:	4802      	ldr	r0, [pc, #8]	@ (8005af4 <__sfp_lock_release+0xc>)
 8005aec:	f000 f916 	bl	8005d1c <__retarget_lock_release_recursive>
 8005af0:	bd10      	pop	{r4, pc}
 8005af2:	46c0      	nop			@ (mov r8, r8)
 8005af4:	2000039d 	.word	0x2000039d

08005af8 <__sinit>:
 8005af8:	b510      	push	{r4, lr}
 8005afa:	0004      	movs	r4, r0
 8005afc:	f7ff ffec 	bl	8005ad8 <__sfp_lock_acquire>
 8005b00:	6a23      	ldr	r3, [r4, #32]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <__sinit+0x14>
 8005b06:	f7ff ffef 	bl	8005ae8 <__sfp_lock_release>
 8005b0a:	bd10      	pop	{r4, pc}
 8005b0c:	4b04      	ldr	r3, [pc, #16]	@ (8005b20 <__sinit+0x28>)
 8005b0e:	6223      	str	r3, [r4, #32]
 8005b10:	4b04      	ldr	r3, [pc, #16]	@ (8005b24 <__sinit+0x2c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1f6      	bne.n	8005b06 <__sinit+0xe>
 8005b18:	f7ff ffc0 	bl	8005a9c <global_stdio_init.part.0>
 8005b1c:	e7f3      	b.n	8005b06 <__sinit+0xe>
 8005b1e:	46c0      	nop			@ (mov r8, r8)
 8005b20:	08005a61 	.word	0x08005a61
 8005b24:	20000394 	.word	0x20000394

08005b28 <_fwalk_sglue>:
 8005b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b2a:	0014      	movs	r4, r2
 8005b2c:	2600      	movs	r6, #0
 8005b2e:	9000      	str	r0, [sp, #0]
 8005b30:	9101      	str	r1, [sp, #4]
 8005b32:	68a5      	ldr	r5, [r4, #8]
 8005b34:	6867      	ldr	r7, [r4, #4]
 8005b36:	3f01      	subs	r7, #1
 8005b38:	d504      	bpl.n	8005b44 <_fwalk_sglue+0x1c>
 8005b3a:	6824      	ldr	r4, [r4, #0]
 8005b3c:	2c00      	cmp	r4, #0
 8005b3e:	d1f8      	bne.n	8005b32 <_fwalk_sglue+0xa>
 8005b40:	0030      	movs	r0, r6
 8005b42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005b44:	89ab      	ldrh	r3, [r5, #12]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d908      	bls.n	8005b5c <_fwalk_sglue+0x34>
 8005b4a:	220e      	movs	r2, #14
 8005b4c:	5eab      	ldrsh	r3, [r5, r2]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	d004      	beq.n	8005b5c <_fwalk_sglue+0x34>
 8005b52:	0029      	movs	r1, r5
 8005b54:	9800      	ldr	r0, [sp, #0]
 8005b56:	9b01      	ldr	r3, [sp, #4]
 8005b58:	4798      	blx	r3
 8005b5a:	4306      	orrs	r6, r0
 8005b5c:	3568      	adds	r5, #104	@ 0x68
 8005b5e:	e7ea      	b.n	8005b36 <_fwalk_sglue+0xe>

08005b60 <iprintf>:
 8005b60:	b40f      	push	{r0, r1, r2, r3}
 8005b62:	b507      	push	{r0, r1, r2, lr}
 8005b64:	4905      	ldr	r1, [pc, #20]	@ (8005b7c <iprintf+0x1c>)
 8005b66:	ab04      	add	r3, sp, #16
 8005b68:	6808      	ldr	r0, [r1, #0]
 8005b6a:	cb04      	ldmia	r3!, {r2}
 8005b6c:	6881      	ldr	r1, [r0, #8]
 8005b6e:	9301      	str	r3, [sp, #4]
 8005b70:	f000 f9fa 	bl	8005f68 <_vfiprintf_r>
 8005b74:	b003      	add	sp, #12
 8005b76:	bc08      	pop	{r3}
 8005b78:	b004      	add	sp, #16
 8005b7a:	4718      	bx	r3
 8005b7c:	2000001c 	.word	0x2000001c

08005b80 <__sread>:
 8005b80:	b570      	push	{r4, r5, r6, lr}
 8005b82:	000c      	movs	r4, r1
 8005b84:	250e      	movs	r5, #14
 8005b86:	5f49      	ldrsh	r1, [r1, r5]
 8005b88:	f000 f874 	bl	8005c74 <_read_r>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	db03      	blt.n	8005b98 <__sread+0x18>
 8005b90:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005b92:	181b      	adds	r3, r3, r0
 8005b94:	6563      	str	r3, [r4, #84]	@ 0x54
 8005b96:	bd70      	pop	{r4, r5, r6, pc}
 8005b98:	89a3      	ldrh	r3, [r4, #12]
 8005b9a:	4a02      	ldr	r2, [pc, #8]	@ (8005ba4 <__sread+0x24>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	81a3      	strh	r3, [r4, #12]
 8005ba0:	e7f9      	b.n	8005b96 <__sread+0x16>
 8005ba2:	46c0      	nop			@ (mov r8, r8)
 8005ba4:	ffffefff 	.word	0xffffefff

08005ba8 <__swrite>:
 8005ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005baa:	001f      	movs	r7, r3
 8005bac:	898b      	ldrh	r3, [r1, #12]
 8005bae:	0005      	movs	r5, r0
 8005bb0:	000c      	movs	r4, r1
 8005bb2:	0016      	movs	r6, r2
 8005bb4:	05db      	lsls	r3, r3, #23
 8005bb6:	d505      	bpl.n	8005bc4 <__swrite+0x1c>
 8005bb8:	230e      	movs	r3, #14
 8005bba:	5ec9      	ldrsh	r1, [r1, r3]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	f000 f844 	bl	8005c4c <_lseek_r>
 8005bc4:	89a3      	ldrh	r3, [r4, #12]
 8005bc6:	4a05      	ldr	r2, [pc, #20]	@ (8005bdc <__swrite+0x34>)
 8005bc8:	0028      	movs	r0, r5
 8005bca:	4013      	ands	r3, r2
 8005bcc:	81a3      	strh	r3, [r4, #12]
 8005bce:	0032      	movs	r2, r6
 8005bd0:	230e      	movs	r3, #14
 8005bd2:	5ee1      	ldrsh	r1, [r4, r3]
 8005bd4:	003b      	movs	r3, r7
 8005bd6:	f000 f861 	bl	8005c9c <_write_r>
 8005bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bdc:	ffffefff 	.word	0xffffefff

08005be0 <__sseek>:
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	000c      	movs	r4, r1
 8005be4:	250e      	movs	r5, #14
 8005be6:	5f49      	ldrsh	r1, [r1, r5]
 8005be8:	f000 f830 	bl	8005c4c <_lseek_r>
 8005bec:	89a3      	ldrh	r3, [r4, #12]
 8005bee:	1c42      	adds	r2, r0, #1
 8005bf0:	d103      	bne.n	8005bfa <__sseek+0x1a>
 8005bf2:	4a05      	ldr	r2, [pc, #20]	@ (8005c08 <__sseek+0x28>)
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	81a3      	strh	r3, [r4, #12]
 8005bf8:	bd70      	pop	{r4, r5, r6, pc}
 8005bfa:	2280      	movs	r2, #128	@ 0x80
 8005bfc:	0152      	lsls	r2, r2, #5
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	81a3      	strh	r3, [r4, #12]
 8005c02:	6560      	str	r0, [r4, #84]	@ 0x54
 8005c04:	e7f8      	b.n	8005bf8 <__sseek+0x18>
 8005c06:	46c0      	nop			@ (mov r8, r8)
 8005c08:	ffffefff 	.word	0xffffefff

08005c0c <__sclose>:
 8005c0c:	b510      	push	{r4, lr}
 8005c0e:	230e      	movs	r3, #14
 8005c10:	5ec9      	ldrsh	r1, [r1, r3]
 8005c12:	f000 f809 	bl	8005c28 <_close_r>
 8005c16:	bd10      	pop	{r4, pc}

08005c18 <memset>:
 8005c18:	0003      	movs	r3, r0
 8005c1a:	1882      	adds	r2, r0, r2
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d100      	bne.n	8005c22 <memset+0xa>
 8005c20:	4770      	bx	lr
 8005c22:	7019      	strb	r1, [r3, #0]
 8005c24:	3301      	adds	r3, #1
 8005c26:	e7f9      	b.n	8005c1c <memset+0x4>

08005c28 <_close_r>:
 8005c28:	2300      	movs	r3, #0
 8005c2a:	b570      	push	{r4, r5, r6, lr}
 8005c2c:	4d06      	ldr	r5, [pc, #24]	@ (8005c48 <_close_r+0x20>)
 8005c2e:	0004      	movs	r4, r0
 8005c30:	0008      	movs	r0, r1
 8005c32:	602b      	str	r3, [r5, #0]
 8005c34:	f7fb f96f 	bl	8000f16 <_close>
 8005c38:	1c43      	adds	r3, r0, #1
 8005c3a:	d103      	bne.n	8005c44 <_close_r+0x1c>
 8005c3c:	682b      	ldr	r3, [r5, #0]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d000      	beq.n	8005c44 <_close_r+0x1c>
 8005c42:	6023      	str	r3, [r4, #0]
 8005c44:	bd70      	pop	{r4, r5, r6, pc}
 8005c46:	46c0      	nop			@ (mov r8, r8)
 8005c48:	20000398 	.word	0x20000398

08005c4c <_lseek_r>:
 8005c4c:	b570      	push	{r4, r5, r6, lr}
 8005c4e:	0004      	movs	r4, r0
 8005c50:	0008      	movs	r0, r1
 8005c52:	0011      	movs	r1, r2
 8005c54:	001a      	movs	r2, r3
 8005c56:	2300      	movs	r3, #0
 8005c58:	4d05      	ldr	r5, [pc, #20]	@ (8005c70 <_lseek_r+0x24>)
 8005c5a:	602b      	str	r3, [r5, #0]
 8005c5c:	f7fb f97c 	bl	8000f58 <_lseek>
 8005c60:	1c43      	adds	r3, r0, #1
 8005c62:	d103      	bne.n	8005c6c <_lseek_r+0x20>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d000      	beq.n	8005c6c <_lseek_r+0x20>
 8005c6a:	6023      	str	r3, [r4, #0]
 8005c6c:	bd70      	pop	{r4, r5, r6, pc}
 8005c6e:	46c0      	nop			@ (mov r8, r8)
 8005c70:	20000398 	.word	0x20000398

08005c74 <_read_r>:
 8005c74:	b570      	push	{r4, r5, r6, lr}
 8005c76:	0004      	movs	r4, r0
 8005c78:	0008      	movs	r0, r1
 8005c7a:	0011      	movs	r1, r2
 8005c7c:	001a      	movs	r2, r3
 8005c7e:	2300      	movs	r3, #0
 8005c80:	4d05      	ldr	r5, [pc, #20]	@ (8005c98 <_read_r+0x24>)
 8005c82:	602b      	str	r3, [r5, #0]
 8005c84:	f7fb f90e 	bl	8000ea4 <_read>
 8005c88:	1c43      	adds	r3, r0, #1
 8005c8a:	d103      	bne.n	8005c94 <_read_r+0x20>
 8005c8c:	682b      	ldr	r3, [r5, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d000      	beq.n	8005c94 <_read_r+0x20>
 8005c92:	6023      	str	r3, [r4, #0]
 8005c94:	bd70      	pop	{r4, r5, r6, pc}
 8005c96:	46c0      	nop			@ (mov r8, r8)
 8005c98:	20000398 	.word	0x20000398

08005c9c <_write_r>:
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	0004      	movs	r4, r0
 8005ca0:	0008      	movs	r0, r1
 8005ca2:	0011      	movs	r1, r2
 8005ca4:	001a      	movs	r2, r3
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	4d05      	ldr	r5, [pc, #20]	@ (8005cc0 <_write_r+0x24>)
 8005caa:	602b      	str	r3, [r5, #0]
 8005cac:	f7fb f917 	bl	8000ede <_write>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d103      	bne.n	8005cbc <_write_r+0x20>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d000      	beq.n	8005cbc <_write_r+0x20>
 8005cba:	6023      	str	r3, [r4, #0]
 8005cbc:	bd70      	pop	{r4, r5, r6, pc}
 8005cbe:	46c0      	nop			@ (mov r8, r8)
 8005cc0:	20000398 	.word	0x20000398

08005cc4 <__errno>:
 8005cc4:	4b01      	ldr	r3, [pc, #4]	@ (8005ccc <__errno+0x8>)
 8005cc6:	6818      	ldr	r0, [r3, #0]
 8005cc8:	4770      	bx	lr
 8005cca:	46c0      	nop			@ (mov r8, r8)
 8005ccc:	2000001c 	.word	0x2000001c

08005cd0 <__libc_init_array>:
 8005cd0:	b570      	push	{r4, r5, r6, lr}
 8005cd2:	2600      	movs	r6, #0
 8005cd4:	4c0c      	ldr	r4, [pc, #48]	@ (8005d08 <__libc_init_array+0x38>)
 8005cd6:	4d0d      	ldr	r5, [pc, #52]	@ (8005d0c <__libc_init_array+0x3c>)
 8005cd8:	1b64      	subs	r4, r4, r5
 8005cda:	10a4      	asrs	r4, r4, #2
 8005cdc:	42a6      	cmp	r6, r4
 8005cde:	d109      	bne.n	8005cf4 <__libc_init_array+0x24>
 8005ce0:	2600      	movs	r6, #0
 8005ce2:	f000 fddb 	bl	800689c <_init>
 8005ce6:	4c0a      	ldr	r4, [pc, #40]	@ (8005d10 <__libc_init_array+0x40>)
 8005ce8:	4d0a      	ldr	r5, [pc, #40]	@ (8005d14 <__libc_init_array+0x44>)
 8005cea:	1b64      	subs	r4, r4, r5
 8005cec:	10a4      	asrs	r4, r4, #2
 8005cee:	42a6      	cmp	r6, r4
 8005cf0:	d105      	bne.n	8005cfe <__libc_init_array+0x2e>
 8005cf2:	bd70      	pop	{r4, r5, r6, pc}
 8005cf4:	00b3      	lsls	r3, r6, #2
 8005cf6:	58eb      	ldr	r3, [r5, r3]
 8005cf8:	4798      	blx	r3
 8005cfa:	3601      	adds	r6, #1
 8005cfc:	e7ee      	b.n	8005cdc <__libc_init_array+0xc>
 8005cfe:	00b3      	lsls	r3, r6, #2
 8005d00:	58eb      	ldr	r3, [r5, r3]
 8005d02:	4798      	blx	r3
 8005d04:	3601      	adds	r6, #1
 8005d06:	e7f2      	b.n	8005cee <__libc_init_array+0x1e>
 8005d08:	08006978 	.word	0x08006978
 8005d0c:	08006978 	.word	0x08006978
 8005d10:	0800697c 	.word	0x0800697c
 8005d14:	08006978 	.word	0x08006978

08005d18 <__retarget_lock_init_recursive>:
 8005d18:	4770      	bx	lr

08005d1a <__retarget_lock_acquire_recursive>:
 8005d1a:	4770      	bx	lr

08005d1c <__retarget_lock_release_recursive>:
 8005d1c:	4770      	bx	lr
	...

08005d20 <_free_r>:
 8005d20:	b570      	push	{r4, r5, r6, lr}
 8005d22:	0005      	movs	r5, r0
 8005d24:	1e0c      	subs	r4, r1, #0
 8005d26:	d010      	beq.n	8005d4a <_free_r+0x2a>
 8005d28:	3c04      	subs	r4, #4
 8005d2a:	6823      	ldr	r3, [r4, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	da00      	bge.n	8005d32 <_free_r+0x12>
 8005d30:	18e4      	adds	r4, r4, r3
 8005d32:	0028      	movs	r0, r5
 8005d34:	f000 f8e0 	bl	8005ef8 <__malloc_lock>
 8005d38:	4a1d      	ldr	r2, [pc, #116]	@ (8005db0 <_free_r+0x90>)
 8005d3a:	6813      	ldr	r3, [r2, #0]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d105      	bne.n	8005d4c <_free_r+0x2c>
 8005d40:	6063      	str	r3, [r4, #4]
 8005d42:	6014      	str	r4, [r2, #0]
 8005d44:	0028      	movs	r0, r5
 8005d46:	f000 f8df 	bl	8005f08 <__malloc_unlock>
 8005d4a:	bd70      	pop	{r4, r5, r6, pc}
 8005d4c:	42a3      	cmp	r3, r4
 8005d4e:	d908      	bls.n	8005d62 <_free_r+0x42>
 8005d50:	6820      	ldr	r0, [r4, #0]
 8005d52:	1821      	adds	r1, r4, r0
 8005d54:	428b      	cmp	r3, r1
 8005d56:	d1f3      	bne.n	8005d40 <_free_r+0x20>
 8005d58:	6819      	ldr	r1, [r3, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	1809      	adds	r1, r1, r0
 8005d5e:	6021      	str	r1, [r4, #0]
 8005d60:	e7ee      	b.n	8005d40 <_free_r+0x20>
 8005d62:	001a      	movs	r2, r3
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <_free_r+0x4e>
 8005d6a:	42a3      	cmp	r3, r4
 8005d6c:	d9f9      	bls.n	8005d62 <_free_r+0x42>
 8005d6e:	6811      	ldr	r1, [r2, #0]
 8005d70:	1850      	adds	r0, r2, r1
 8005d72:	42a0      	cmp	r0, r4
 8005d74:	d10b      	bne.n	8005d8e <_free_r+0x6e>
 8005d76:	6820      	ldr	r0, [r4, #0]
 8005d78:	1809      	adds	r1, r1, r0
 8005d7a:	1850      	adds	r0, r2, r1
 8005d7c:	6011      	str	r1, [r2, #0]
 8005d7e:	4283      	cmp	r3, r0
 8005d80:	d1e0      	bne.n	8005d44 <_free_r+0x24>
 8005d82:	6818      	ldr	r0, [r3, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	1841      	adds	r1, r0, r1
 8005d88:	6011      	str	r1, [r2, #0]
 8005d8a:	6053      	str	r3, [r2, #4]
 8005d8c:	e7da      	b.n	8005d44 <_free_r+0x24>
 8005d8e:	42a0      	cmp	r0, r4
 8005d90:	d902      	bls.n	8005d98 <_free_r+0x78>
 8005d92:	230c      	movs	r3, #12
 8005d94:	602b      	str	r3, [r5, #0]
 8005d96:	e7d5      	b.n	8005d44 <_free_r+0x24>
 8005d98:	6820      	ldr	r0, [r4, #0]
 8005d9a:	1821      	adds	r1, r4, r0
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	d103      	bne.n	8005da8 <_free_r+0x88>
 8005da0:	6819      	ldr	r1, [r3, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	1809      	adds	r1, r1, r0
 8005da6:	6021      	str	r1, [r4, #0]
 8005da8:	6063      	str	r3, [r4, #4]
 8005daa:	6054      	str	r4, [r2, #4]
 8005dac:	e7ca      	b.n	8005d44 <_free_r+0x24>
 8005dae:	46c0      	nop			@ (mov r8, r8)
 8005db0:	200003a4 	.word	0x200003a4

08005db4 <sbrk_aligned>:
 8005db4:	b570      	push	{r4, r5, r6, lr}
 8005db6:	4e0f      	ldr	r6, [pc, #60]	@ (8005df4 <sbrk_aligned+0x40>)
 8005db8:	000d      	movs	r5, r1
 8005dba:	6831      	ldr	r1, [r6, #0]
 8005dbc:	0004      	movs	r4, r0
 8005dbe:	2900      	cmp	r1, #0
 8005dc0:	d102      	bne.n	8005dc8 <sbrk_aligned+0x14>
 8005dc2:	f000 fcbd 	bl	8006740 <_sbrk_r>
 8005dc6:	6030      	str	r0, [r6, #0]
 8005dc8:	0029      	movs	r1, r5
 8005dca:	0020      	movs	r0, r4
 8005dcc:	f000 fcb8 	bl	8006740 <_sbrk_r>
 8005dd0:	1c43      	adds	r3, r0, #1
 8005dd2:	d103      	bne.n	8005ddc <sbrk_aligned+0x28>
 8005dd4:	2501      	movs	r5, #1
 8005dd6:	426d      	negs	r5, r5
 8005dd8:	0028      	movs	r0, r5
 8005dda:	bd70      	pop	{r4, r5, r6, pc}
 8005ddc:	2303      	movs	r3, #3
 8005dde:	1cc5      	adds	r5, r0, #3
 8005de0:	439d      	bics	r5, r3
 8005de2:	42a8      	cmp	r0, r5
 8005de4:	d0f8      	beq.n	8005dd8 <sbrk_aligned+0x24>
 8005de6:	1a29      	subs	r1, r5, r0
 8005de8:	0020      	movs	r0, r4
 8005dea:	f000 fca9 	bl	8006740 <_sbrk_r>
 8005dee:	3001      	adds	r0, #1
 8005df0:	d1f2      	bne.n	8005dd8 <sbrk_aligned+0x24>
 8005df2:	e7ef      	b.n	8005dd4 <sbrk_aligned+0x20>
 8005df4:	200003a0 	.word	0x200003a0

08005df8 <_malloc_r>:
 8005df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	1ccb      	adds	r3, r1, #3
 8005dfe:	4393      	bics	r3, r2
 8005e00:	3308      	adds	r3, #8
 8005e02:	0005      	movs	r5, r0
 8005e04:	001f      	movs	r7, r3
 8005e06:	2b0c      	cmp	r3, #12
 8005e08:	d234      	bcs.n	8005e74 <_malloc_r+0x7c>
 8005e0a:	270c      	movs	r7, #12
 8005e0c:	42b9      	cmp	r1, r7
 8005e0e:	d833      	bhi.n	8005e78 <_malloc_r+0x80>
 8005e10:	0028      	movs	r0, r5
 8005e12:	f000 f871 	bl	8005ef8 <__malloc_lock>
 8005e16:	4e37      	ldr	r6, [pc, #220]	@ (8005ef4 <_malloc_r+0xfc>)
 8005e18:	6833      	ldr	r3, [r6, #0]
 8005e1a:	001c      	movs	r4, r3
 8005e1c:	2c00      	cmp	r4, #0
 8005e1e:	d12f      	bne.n	8005e80 <_malloc_r+0x88>
 8005e20:	0039      	movs	r1, r7
 8005e22:	0028      	movs	r0, r5
 8005e24:	f7ff ffc6 	bl	8005db4 <sbrk_aligned>
 8005e28:	0004      	movs	r4, r0
 8005e2a:	1c43      	adds	r3, r0, #1
 8005e2c:	d15f      	bne.n	8005eee <_malloc_r+0xf6>
 8005e2e:	6834      	ldr	r4, [r6, #0]
 8005e30:	9400      	str	r4, [sp, #0]
 8005e32:	9b00      	ldr	r3, [sp, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d14a      	bne.n	8005ece <_malloc_r+0xd6>
 8005e38:	2c00      	cmp	r4, #0
 8005e3a:	d052      	beq.n	8005ee2 <_malloc_r+0xea>
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	0028      	movs	r0, r5
 8005e40:	18e3      	adds	r3, r4, r3
 8005e42:	9900      	ldr	r1, [sp, #0]
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	f000 fc7b 	bl	8006740 <_sbrk_r>
 8005e4a:	9b01      	ldr	r3, [sp, #4]
 8005e4c:	4283      	cmp	r3, r0
 8005e4e:	d148      	bne.n	8005ee2 <_malloc_r+0xea>
 8005e50:	6823      	ldr	r3, [r4, #0]
 8005e52:	0028      	movs	r0, r5
 8005e54:	1aff      	subs	r7, r7, r3
 8005e56:	0039      	movs	r1, r7
 8005e58:	f7ff ffac 	bl	8005db4 <sbrk_aligned>
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	d040      	beq.n	8005ee2 <_malloc_r+0xea>
 8005e60:	6823      	ldr	r3, [r4, #0]
 8005e62:	19db      	adds	r3, r3, r7
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	6833      	ldr	r3, [r6, #0]
 8005e68:	685a      	ldr	r2, [r3, #4]
 8005e6a:	2a00      	cmp	r2, #0
 8005e6c:	d133      	bne.n	8005ed6 <_malloc_r+0xde>
 8005e6e:	9b00      	ldr	r3, [sp, #0]
 8005e70:	6033      	str	r3, [r6, #0]
 8005e72:	e019      	b.n	8005ea8 <_malloc_r+0xb0>
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	dac9      	bge.n	8005e0c <_malloc_r+0x14>
 8005e78:	230c      	movs	r3, #12
 8005e7a:	602b      	str	r3, [r5, #0]
 8005e7c:	2000      	movs	r0, #0
 8005e7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e80:	6821      	ldr	r1, [r4, #0]
 8005e82:	1bc9      	subs	r1, r1, r7
 8005e84:	d420      	bmi.n	8005ec8 <_malloc_r+0xd0>
 8005e86:	290b      	cmp	r1, #11
 8005e88:	d90a      	bls.n	8005ea0 <_malloc_r+0xa8>
 8005e8a:	19e2      	adds	r2, r4, r7
 8005e8c:	6027      	str	r7, [r4, #0]
 8005e8e:	42a3      	cmp	r3, r4
 8005e90:	d104      	bne.n	8005e9c <_malloc_r+0xa4>
 8005e92:	6032      	str	r2, [r6, #0]
 8005e94:	6863      	ldr	r3, [r4, #4]
 8005e96:	6011      	str	r1, [r2, #0]
 8005e98:	6053      	str	r3, [r2, #4]
 8005e9a:	e005      	b.n	8005ea8 <_malloc_r+0xb0>
 8005e9c:	605a      	str	r2, [r3, #4]
 8005e9e:	e7f9      	b.n	8005e94 <_malloc_r+0x9c>
 8005ea0:	6862      	ldr	r2, [r4, #4]
 8005ea2:	42a3      	cmp	r3, r4
 8005ea4:	d10e      	bne.n	8005ec4 <_malloc_r+0xcc>
 8005ea6:	6032      	str	r2, [r6, #0]
 8005ea8:	0028      	movs	r0, r5
 8005eaa:	f000 f82d 	bl	8005f08 <__malloc_unlock>
 8005eae:	0020      	movs	r0, r4
 8005eb0:	2207      	movs	r2, #7
 8005eb2:	300b      	adds	r0, #11
 8005eb4:	1d23      	adds	r3, r4, #4
 8005eb6:	4390      	bics	r0, r2
 8005eb8:	1ac2      	subs	r2, r0, r3
 8005eba:	4298      	cmp	r0, r3
 8005ebc:	d0df      	beq.n	8005e7e <_malloc_r+0x86>
 8005ebe:	1a1b      	subs	r3, r3, r0
 8005ec0:	50a3      	str	r3, [r4, r2]
 8005ec2:	e7dc      	b.n	8005e7e <_malloc_r+0x86>
 8005ec4:	605a      	str	r2, [r3, #4]
 8005ec6:	e7ef      	b.n	8005ea8 <_malloc_r+0xb0>
 8005ec8:	0023      	movs	r3, r4
 8005eca:	6864      	ldr	r4, [r4, #4]
 8005ecc:	e7a6      	b.n	8005e1c <_malloc_r+0x24>
 8005ece:	9c00      	ldr	r4, [sp, #0]
 8005ed0:	6863      	ldr	r3, [r4, #4]
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	e7ad      	b.n	8005e32 <_malloc_r+0x3a>
 8005ed6:	001a      	movs	r2, r3
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	42a3      	cmp	r3, r4
 8005edc:	d1fb      	bne.n	8005ed6 <_malloc_r+0xde>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	e7da      	b.n	8005e98 <_malloc_r+0xa0>
 8005ee2:	230c      	movs	r3, #12
 8005ee4:	0028      	movs	r0, r5
 8005ee6:	602b      	str	r3, [r5, #0]
 8005ee8:	f000 f80e 	bl	8005f08 <__malloc_unlock>
 8005eec:	e7c6      	b.n	8005e7c <_malloc_r+0x84>
 8005eee:	6007      	str	r7, [r0, #0]
 8005ef0:	e7da      	b.n	8005ea8 <_malloc_r+0xb0>
 8005ef2:	46c0      	nop			@ (mov r8, r8)
 8005ef4:	200003a4 	.word	0x200003a4

08005ef8 <__malloc_lock>:
 8005ef8:	b510      	push	{r4, lr}
 8005efa:	4802      	ldr	r0, [pc, #8]	@ (8005f04 <__malloc_lock+0xc>)
 8005efc:	f7ff ff0d 	bl	8005d1a <__retarget_lock_acquire_recursive>
 8005f00:	bd10      	pop	{r4, pc}
 8005f02:	46c0      	nop			@ (mov r8, r8)
 8005f04:	2000039c 	.word	0x2000039c

08005f08 <__malloc_unlock>:
 8005f08:	b510      	push	{r4, lr}
 8005f0a:	4802      	ldr	r0, [pc, #8]	@ (8005f14 <__malloc_unlock+0xc>)
 8005f0c:	f7ff ff06 	bl	8005d1c <__retarget_lock_release_recursive>
 8005f10:	bd10      	pop	{r4, pc}
 8005f12:	46c0      	nop			@ (mov r8, r8)
 8005f14:	2000039c 	.word	0x2000039c

08005f18 <__sfputc_r>:
 8005f18:	6893      	ldr	r3, [r2, #8]
 8005f1a:	b510      	push	{r4, lr}
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	6093      	str	r3, [r2, #8]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	da04      	bge.n	8005f2e <__sfputc_r+0x16>
 8005f24:	6994      	ldr	r4, [r2, #24]
 8005f26:	42a3      	cmp	r3, r4
 8005f28:	db07      	blt.n	8005f3a <__sfputc_r+0x22>
 8005f2a:	290a      	cmp	r1, #10
 8005f2c:	d005      	beq.n	8005f3a <__sfputc_r+0x22>
 8005f2e:	6813      	ldr	r3, [r2, #0]
 8005f30:	1c58      	adds	r0, r3, #1
 8005f32:	6010      	str	r0, [r2, #0]
 8005f34:	7019      	strb	r1, [r3, #0]
 8005f36:	0008      	movs	r0, r1
 8005f38:	bd10      	pop	{r4, pc}
 8005f3a:	f000 fb60 	bl	80065fe <__swbuf_r>
 8005f3e:	0001      	movs	r1, r0
 8005f40:	e7f9      	b.n	8005f36 <__sfputc_r+0x1e>

08005f42 <__sfputs_r>:
 8005f42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f44:	0006      	movs	r6, r0
 8005f46:	000f      	movs	r7, r1
 8005f48:	0014      	movs	r4, r2
 8005f4a:	18d5      	adds	r5, r2, r3
 8005f4c:	42ac      	cmp	r4, r5
 8005f4e:	d101      	bne.n	8005f54 <__sfputs_r+0x12>
 8005f50:	2000      	movs	r0, #0
 8005f52:	e007      	b.n	8005f64 <__sfputs_r+0x22>
 8005f54:	7821      	ldrb	r1, [r4, #0]
 8005f56:	003a      	movs	r2, r7
 8005f58:	0030      	movs	r0, r6
 8005f5a:	f7ff ffdd 	bl	8005f18 <__sfputc_r>
 8005f5e:	3401      	adds	r4, #1
 8005f60:	1c43      	adds	r3, r0, #1
 8005f62:	d1f3      	bne.n	8005f4c <__sfputs_r+0xa>
 8005f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f68 <_vfiprintf_r>:
 8005f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f6a:	b0a1      	sub	sp, #132	@ 0x84
 8005f6c:	000f      	movs	r7, r1
 8005f6e:	0015      	movs	r5, r2
 8005f70:	001e      	movs	r6, r3
 8005f72:	9003      	str	r0, [sp, #12]
 8005f74:	2800      	cmp	r0, #0
 8005f76:	d004      	beq.n	8005f82 <_vfiprintf_r+0x1a>
 8005f78:	6a03      	ldr	r3, [r0, #32]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <_vfiprintf_r+0x1a>
 8005f7e:	f7ff fdbb 	bl	8005af8 <__sinit>
 8005f82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f84:	07db      	lsls	r3, r3, #31
 8005f86:	d405      	bmi.n	8005f94 <_vfiprintf_r+0x2c>
 8005f88:	89bb      	ldrh	r3, [r7, #12]
 8005f8a:	059b      	lsls	r3, r3, #22
 8005f8c:	d402      	bmi.n	8005f94 <_vfiprintf_r+0x2c>
 8005f8e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005f90:	f7ff fec3 	bl	8005d1a <__retarget_lock_acquire_recursive>
 8005f94:	89bb      	ldrh	r3, [r7, #12]
 8005f96:	071b      	lsls	r3, r3, #28
 8005f98:	d502      	bpl.n	8005fa0 <_vfiprintf_r+0x38>
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d113      	bne.n	8005fc8 <_vfiprintf_r+0x60>
 8005fa0:	0039      	movs	r1, r7
 8005fa2:	9803      	ldr	r0, [sp, #12]
 8005fa4:	f000 fb6e 	bl	8006684 <__swsetup_r>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	d00d      	beq.n	8005fc8 <_vfiprintf_r+0x60>
 8005fac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005fae:	07db      	lsls	r3, r3, #31
 8005fb0:	d503      	bpl.n	8005fba <_vfiprintf_r+0x52>
 8005fb2:	2001      	movs	r0, #1
 8005fb4:	4240      	negs	r0, r0
 8005fb6:	b021      	add	sp, #132	@ 0x84
 8005fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fba:	89bb      	ldrh	r3, [r7, #12]
 8005fbc:	059b      	lsls	r3, r3, #22
 8005fbe:	d4f8      	bmi.n	8005fb2 <_vfiprintf_r+0x4a>
 8005fc0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005fc2:	f7ff feab 	bl	8005d1c <__retarget_lock_release_recursive>
 8005fc6:	e7f4      	b.n	8005fb2 <_vfiprintf_r+0x4a>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	ac08      	add	r4, sp, #32
 8005fcc:	6163      	str	r3, [r4, #20]
 8005fce:	3320      	adds	r3, #32
 8005fd0:	7663      	strb	r3, [r4, #25]
 8005fd2:	3310      	adds	r3, #16
 8005fd4:	76a3      	strb	r3, [r4, #26]
 8005fd6:	9607      	str	r6, [sp, #28]
 8005fd8:	002e      	movs	r6, r5
 8005fda:	7833      	ldrb	r3, [r6, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <_vfiprintf_r+0x7c>
 8005fe0:	2b25      	cmp	r3, #37	@ 0x25
 8005fe2:	d148      	bne.n	8006076 <_vfiprintf_r+0x10e>
 8005fe4:	1b73      	subs	r3, r6, r5
 8005fe6:	9305      	str	r3, [sp, #20]
 8005fe8:	42ae      	cmp	r6, r5
 8005fea:	d00b      	beq.n	8006004 <_vfiprintf_r+0x9c>
 8005fec:	002a      	movs	r2, r5
 8005fee:	0039      	movs	r1, r7
 8005ff0:	9803      	ldr	r0, [sp, #12]
 8005ff2:	f7ff ffa6 	bl	8005f42 <__sfputs_r>
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d100      	bne.n	8005ffc <_vfiprintf_r+0x94>
 8005ffa:	e0ae      	b.n	800615a <_vfiprintf_r+0x1f2>
 8005ffc:	6963      	ldr	r3, [r4, #20]
 8005ffe:	9a05      	ldr	r2, [sp, #20]
 8006000:	189b      	adds	r3, r3, r2
 8006002:	6163      	str	r3, [r4, #20]
 8006004:	7833      	ldrb	r3, [r6, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d100      	bne.n	800600c <_vfiprintf_r+0xa4>
 800600a:	e0a6      	b.n	800615a <_vfiprintf_r+0x1f2>
 800600c:	2201      	movs	r2, #1
 800600e:	2300      	movs	r3, #0
 8006010:	4252      	negs	r2, r2
 8006012:	6062      	str	r2, [r4, #4]
 8006014:	a904      	add	r1, sp, #16
 8006016:	3254      	adds	r2, #84	@ 0x54
 8006018:	1852      	adds	r2, r2, r1
 800601a:	1c75      	adds	r5, r6, #1
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	60e3      	str	r3, [r4, #12]
 8006020:	60a3      	str	r3, [r4, #8]
 8006022:	7013      	strb	r3, [r2, #0]
 8006024:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006026:	4b59      	ldr	r3, [pc, #356]	@ (800618c <_vfiprintf_r+0x224>)
 8006028:	2205      	movs	r2, #5
 800602a:	0018      	movs	r0, r3
 800602c:	7829      	ldrb	r1, [r5, #0]
 800602e:	9305      	str	r3, [sp, #20]
 8006030:	f000 fb98 	bl	8006764 <memchr>
 8006034:	1c6e      	adds	r6, r5, #1
 8006036:	2800      	cmp	r0, #0
 8006038:	d11f      	bne.n	800607a <_vfiprintf_r+0x112>
 800603a:	6822      	ldr	r2, [r4, #0]
 800603c:	06d3      	lsls	r3, r2, #27
 800603e:	d504      	bpl.n	800604a <_vfiprintf_r+0xe2>
 8006040:	2353      	movs	r3, #83	@ 0x53
 8006042:	a904      	add	r1, sp, #16
 8006044:	185b      	adds	r3, r3, r1
 8006046:	2120      	movs	r1, #32
 8006048:	7019      	strb	r1, [r3, #0]
 800604a:	0713      	lsls	r3, r2, #28
 800604c:	d504      	bpl.n	8006058 <_vfiprintf_r+0xf0>
 800604e:	2353      	movs	r3, #83	@ 0x53
 8006050:	a904      	add	r1, sp, #16
 8006052:	185b      	adds	r3, r3, r1
 8006054:	212b      	movs	r1, #43	@ 0x2b
 8006056:	7019      	strb	r1, [r3, #0]
 8006058:	782b      	ldrb	r3, [r5, #0]
 800605a:	2b2a      	cmp	r3, #42	@ 0x2a
 800605c:	d016      	beq.n	800608c <_vfiprintf_r+0x124>
 800605e:	002e      	movs	r6, r5
 8006060:	2100      	movs	r1, #0
 8006062:	200a      	movs	r0, #10
 8006064:	68e3      	ldr	r3, [r4, #12]
 8006066:	7832      	ldrb	r2, [r6, #0]
 8006068:	1c75      	adds	r5, r6, #1
 800606a:	3a30      	subs	r2, #48	@ 0x30
 800606c:	2a09      	cmp	r2, #9
 800606e:	d950      	bls.n	8006112 <_vfiprintf_r+0x1aa>
 8006070:	2900      	cmp	r1, #0
 8006072:	d111      	bne.n	8006098 <_vfiprintf_r+0x130>
 8006074:	e017      	b.n	80060a6 <_vfiprintf_r+0x13e>
 8006076:	3601      	adds	r6, #1
 8006078:	e7af      	b.n	8005fda <_vfiprintf_r+0x72>
 800607a:	9b05      	ldr	r3, [sp, #20]
 800607c:	6822      	ldr	r2, [r4, #0]
 800607e:	1ac0      	subs	r0, r0, r3
 8006080:	2301      	movs	r3, #1
 8006082:	4083      	lsls	r3, r0
 8006084:	4313      	orrs	r3, r2
 8006086:	0035      	movs	r5, r6
 8006088:	6023      	str	r3, [r4, #0]
 800608a:	e7cc      	b.n	8006026 <_vfiprintf_r+0xbe>
 800608c:	9b07      	ldr	r3, [sp, #28]
 800608e:	1d19      	adds	r1, r3, #4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	9107      	str	r1, [sp, #28]
 8006094:	2b00      	cmp	r3, #0
 8006096:	db01      	blt.n	800609c <_vfiprintf_r+0x134>
 8006098:	930b      	str	r3, [sp, #44]	@ 0x2c
 800609a:	e004      	b.n	80060a6 <_vfiprintf_r+0x13e>
 800609c:	425b      	negs	r3, r3
 800609e:	60e3      	str	r3, [r4, #12]
 80060a0:	2302      	movs	r3, #2
 80060a2:	4313      	orrs	r3, r2
 80060a4:	6023      	str	r3, [r4, #0]
 80060a6:	7833      	ldrb	r3, [r6, #0]
 80060a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80060aa:	d10c      	bne.n	80060c6 <_vfiprintf_r+0x15e>
 80060ac:	7873      	ldrb	r3, [r6, #1]
 80060ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80060b0:	d134      	bne.n	800611c <_vfiprintf_r+0x1b4>
 80060b2:	9b07      	ldr	r3, [sp, #28]
 80060b4:	3602      	adds	r6, #2
 80060b6:	1d1a      	adds	r2, r3, #4
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	9207      	str	r2, [sp, #28]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	da01      	bge.n	80060c4 <_vfiprintf_r+0x15c>
 80060c0:	2301      	movs	r3, #1
 80060c2:	425b      	negs	r3, r3
 80060c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80060c6:	4d32      	ldr	r5, [pc, #200]	@ (8006190 <_vfiprintf_r+0x228>)
 80060c8:	2203      	movs	r2, #3
 80060ca:	0028      	movs	r0, r5
 80060cc:	7831      	ldrb	r1, [r6, #0]
 80060ce:	f000 fb49 	bl	8006764 <memchr>
 80060d2:	2800      	cmp	r0, #0
 80060d4:	d006      	beq.n	80060e4 <_vfiprintf_r+0x17c>
 80060d6:	2340      	movs	r3, #64	@ 0x40
 80060d8:	1b40      	subs	r0, r0, r5
 80060da:	4083      	lsls	r3, r0
 80060dc:	6822      	ldr	r2, [r4, #0]
 80060de:	3601      	adds	r6, #1
 80060e0:	4313      	orrs	r3, r2
 80060e2:	6023      	str	r3, [r4, #0]
 80060e4:	7831      	ldrb	r1, [r6, #0]
 80060e6:	2206      	movs	r2, #6
 80060e8:	482a      	ldr	r0, [pc, #168]	@ (8006194 <_vfiprintf_r+0x22c>)
 80060ea:	1c75      	adds	r5, r6, #1
 80060ec:	7621      	strb	r1, [r4, #24]
 80060ee:	f000 fb39 	bl	8006764 <memchr>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	d040      	beq.n	8006178 <_vfiprintf_r+0x210>
 80060f6:	4b28      	ldr	r3, [pc, #160]	@ (8006198 <_vfiprintf_r+0x230>)
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d122      	bne.n	8006142 <_vfiprintf_r+0x1da>
 80060fc:	2207      	movs	r2, #7
 80060fe:	9b07      	ldr	r3, [sp, #28]
 8006100:	3307      	adds	r3, #7
 8006102:	4393      	bics	r3, r2
 8006104:	3308      	adds	r3, #8
 8006106:	9307      	str	r3, [sp, #28]
 8006108:	6963      	ldr	r3, [r4, #20]
 800610a:	9a04      	ldr	r2, [sp, #16]
 800610c:	189b      	adds	r3, r3, r2
 800610e:	6163      	str	r3, [r4, #20]
 8006110:	e762      	b.n	8005fd8 <_vfiprintf_r+0x70>
 8006112:	4343      	muls	r3, r0
 8006114:	002e      	movs	r6, r5
 8006116:	2101      	movs	r1, #1
 8006118:	189b      	adds	r3, r3, r2
 800611a:	e7a4      	b.n	8006066 <_vfiprintf_r+0xfe>
 800611c:	2300      	movs	r3, #0
 800611e:	200a      	movs	r0, #10
 8006120:	0019      	movs	r1, r3
 8006122:	3601      	adds	r6, #1
 8006124:	6063      	str	r3, [r4, #4]
 8006126:	7832      	ldrb	r2, [r6, #0]
 8006128:	1c75      	adds	r5, r6, #1
 800612a:	3a30      	subs	r2, #48	@ 0x30
 800612c:	2a09      	cmp	r2, #9
 800612e:	d903      	bls.n	8006138 <_vfiprintf_r+0x1d0>
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0c8      	beq.n	80060c6 <_vfiprintf_r+0x15e>
 8006134:	9109      	str	r1, [sp, #36]	@ 0x24
 8006136:	e7c6      	b.n	80060c6 <_vfiprintf_r+0x15e>
 8006138:	4341      	muls	r1, r0
 800613a:	002e      	movs	r6, r5
 800613c:	2301      	movs	r3, #1
 800613e:	1889      	adds	r1, r1, r2
 8006140:	e7f1      	b.n	8006126 <_vfiprintf_r+0x1be>
 8006142:	aa07      	add	r2, sp, #28
 8006144:	9200      	str	r2, [sp, #0]
 8006146:	0021      	movs	r1, r4
 8006148:	003a      	movs	r2, r7
 800614a:	4b14      	ldr	r3, [pc, #80]	@ (800619c <_vfiprintf_r+0x234>)
 800614c:	9803      	ldr	r0, [sp, #12]
 800614e:	e000      	b.n	8006152 <_vfiprintf_r+0x1ea>
 8006150:	bf00      	nop
 8006152:	9004      	str	r0, [sp, #16]
 8006154:	9b04      	ldr	r3, [sp, #16]
 8006156:	3301      	adds	r3, #1
 8006158:	d1d6      	bne.n	8006108 <_vfiprintf_r+0x1a0>
 800615a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800615c:	07db      	lsls	r3, r3, #31
 800615e:	d405      	bmi.n	800616c <_vfiprintf_r+0x204>
 8006160:	89bb      	ldrh	r3, [r7, #12]
 8006162:	059b      	lsls	r3, r3, #22
 8006164:	d402      	bmi.n	800616c <_vfiprintf_r+0x204>
 8006166:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006168:	f7ff fdd8 	bl	8005d1c <__retarget_lock_release_recursive>
 800616c:	89bb      	ldrh	r3, [r7, #12]
 800616e:	065b      	lsls	r3, r3, #25
 8006170:	d500      	bpl.n	8006174 <_vfiprintf_r+0x20c>
 8006172:	e71e      	b.n	8005fb2 <_vfiprintf_r+0x4a>
 8006174:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006176:	e71e      	b.n	8005fb6 <_vfiprintf_r+0x4e>
 8006178:	aa07      	add	r2, sp, #28
 800617a:	9200      	str	r2, [sp, #0]
 800617c:	0021      	movs	r1, r4
 800617e:	003a      	movs	r2, r7
 8006180:	4b06      	ldr	r3, [pc, #24]	@ (800619c <_vfiprintf_r+0x234>)
 8006182:	9803      	ldr	r0, [sp, #12]
 8006184:	f000 f87c 	bl	8006280 <_printf_i>
 8006188:	e7e3      	b.n	8006152 <_vfiprintf_r+0x1ea>
 800618a:	46c0      	nop			@ (mov r8, r8)
 800618c:	0800693c 	.word	0x0800693c
 8006190:	08006942 	.word	0x08006942
 8006194:	08006946 	.word	0x08006946
 8006198:	00000000 	.word	0x00000000
 800619c:	08005f43 	.word	0x08005f43

080061a0 <_printf_common>:
 80061a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061a2:	0016      	movs	r6, r2
 80061a4:	9301      	str	r3, [sp, #4]
 80061a6:	688a      	ldr	r2, [r1, #8]
 80061a8:	690b      	ldr	r3, [r1, #16]
 80061aa:	000c      	movs	r4, r1
 80061ac:	9000      	str	r0, [sp, #0]
 80061ae:	4293      	cmp	r3, r2
 80061b0:	da00      	bge.n	80061b4 <_printf_common+0x14>
 80061b2:	0013      	movs	r3, r2
 80061b4:	0022      	movs	r2, r4
 80061b6:	6033      	str	r3, [r6, #0]
 80061b8:	3243      	adds	r2, #67	@ 0x43
 80061ba:	7812      	ldrb	r2, [r2, #0]
 80061bc:	2a00      	cmp	r2, #0
 80061be:	d001      	beq.n	80061c4 <_printf_common+0x24>
 80061c0:	3301      	adds	r3, #1
 80061c2:	6033      	str	r3, [r6, #0]
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	069b      	lsls	r3, r3, #26
 80061c8:	d502      	bpl.n	80061d0 <_printf_common+0x30>
 80061ca:	6833      	ldr	r3, [r6, #0]
 80061cc:	3302      	adds	r3, #2
 80061ce:	6033      	str	r3, [r6, #0]
 80061d0:	6822      	ldr	r2, [r4, #0]
 80061d2:	2306      	movs	r3, #6
 80061d4:	0015      	movs	r5, r2
 80061d6:	401d      	ands	r5, r3
 80061d8:	421a      	tst	r2, r3
 80061da:	d027      	beq.n	800622c <_printf_common+0x8c>
 80061dc:	0023      	movs	r3, r4
 80061de:	3343      	adds	r3, #67	@ 0x43
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	1e5a      	subs	r2, r3, #1
 80061e4:	4193      	sbcs	r3, r2
 80061e6:	6822      	ldr	r2, [r4, #0]
 80061e8:	0692      	lsls	r2, r2, #26
 80061ea:	d430      	bmi.n	800624e <_printf_common+0xae>
 80061ec:	0022      	movs	r2, r4
 80061ee:	9901      	ldr	r1, [sp, #4]
 80061f0:	9800      	ldr	r0, [sp, #0]
 80061f2:	9d08      	ldr	r5, [sp, #32]
 80061f4:	3243      	adds	r2, #67	@ 0x43
 80061f6:	47a8      	blx	r5
 80061f8:	3001      	adds	r0, #1
 80061fa:	d025      	beq.n	8006248 <_printf_common+0xa8>
 80061fc:	2206      	movs	r2, #6
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	2500      	movs	r5, #0
 8006202:	4013      	ands	r3, r2
 8006204:	2b04      	cmp	r3, #4
 8006206:	d105      	bne.n	8006214 <_printf_common+0x74>
 8006208:	6833      	ldr	r3, [r6, #0]
 800620a:	68e5      	ldr	r5, [r4, #12]
 800620c:	1aed      	subs	r5, r5, r3
 800620e:	43eb      	mvns	r3, r5
 8006210:	17db      	asrs	r3, r3, #31
 8006212:	401d      	ands	r5, r3
 8006214:	68a3      	ldr	r3, [r4, #8]
 8006216:	6922      	ldr	r2, [r4, #16]
 8006218:	4293      	cmp	r3, r2
 800621a:	dd01      	ble.n	8006220 <_printf_common+0x80>
 800621c:	1a9b      	subs	r3, r3, r2
 800621e:	18ed      	adds	r5, r5, r3
 8006220:	2600      	movs	r6, #0
 8006222:	42b5      	cmp	r5, r6
 8006224:	d120      	bne.n	8006268 <_printf_common+0xc8>
 8006226:	2000      	movs	r0, #0
 8006228:	e010      	b.n	800624c <_printf_common+0xac>
 800622a:	3501      	adds	r5, #1
 800622c:	68e3      	ldr	r3, [r4, #12]
 800622e:	6832      	ldr	r2, [r6, #0]
 8006230:	1a9b      	subs	r3, r3, r2
 8006232:	42ab      	cmp	r3, r5
 8006234:	ddd2      	ble.n	80061dc <_printf_common+0x3c>
 8006236:	0022      	movs	r2, r4
 8006238:	2301      	movs	r3, #1
 800623a:	9901      	ldr	r1, [sp, #4]
 800623c:	9800      	ldr	r0, [sp, #0]
 800623e:	9f08      	ldr	r7, [sp, #32]
 8006240:	3219      	adds	r2, #25
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	d1f0      	bne.n	800622a <_printf_common+0x8a>
 8006248:	2001      	movs	r0, #1
 800624a:	4240      	negs	r0, r0
 800624c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800624e:	2030      	movs	r0, #48	@ 0x30
 8006250:	18e1      	adds	r1, r4, r3
 8006252:	3143      	adds	r1, #67	@ 0x43
 8006254:	7008      	strb	r0, [r1, #0]
 8006256:	0021      	movs	r1, r4
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	3145      	adds	r1, #69	@ 0x45
 800625c:	7809      	ldrb	r1, [r1, #0]
 800625e:	18a2      	adds	r2, r4, r2
 8006260:	3243      	adds	r2, #67	@ 0x43
 8006262:	3302      	adds	r3, #2
 8006264:	7011      	strb	r1, [r2, #0]
 8006266:	e7c1      	b.n	80061ec <_printf_common+0x4c>
 8006268:	0022      	movs	r2, r4
 800626a:	2301      	movs	r3, #1
 800626c:	9901      	ldr	r1, [sp, #4]
 800626e:	9800      	ldr	r0, [sp, #0]
 8006270:	9f08      	ldr	r7, [sp, #32]
 8006272:	321a      	adds	r2, #26
 8006274:	47b8      	blx	r7
 8006276:	3001      	adds	r0, #1
 8006278:	d0e6      	beq.n	8006248 <_printf_common+0xa8>
 800627a:	3601      	adds	r6, #1
 800627c:	e7d1      	b.n	8006222 <_printf_common+0x82>
	...

08006280 <_printf_i>:
 8006280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006282:	b08b      	sub	sp, #44	@ 0x2c
 8006284:	9206      	str	r2, [sp, #24]
 8006286:	000a      	movs	r2, r1
 8006288:	3243      	adds	r2, #67	@ 0x43
 800628a:	9307      	str	r3, [sp, #28]
 800628c:	9005      	str	r0, [sp, #20]
 800628e:	9203      	str	r2, [sp, #12]
 8006290:	7e0a      	ldrb	r2, [r1, #24]
 8006292:	000c      	movs	r4, r1
 8006294:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006296:	2a78      	cmp	r2, #120	@ 0x78
 8006298:	d809      	bhi.n	80062ae <_printf_i+0x2e>
 800629a:	2a62      	cmp	r2, #98	@ 0x62
 800629c:	d80b      	bhi.n	80062b6 <_printf_i+0x36>
 800629e:	2a00      	cmp	r2, #0
 80062a0:	d100      	bne.n	80062a4 <_printf_i+0x24>
 80062a2:	e0bc      	b.n	800641e <_printf_i+0x19e>
 80062a4:	497b      	ldr	r1, [pc, #492]	@ (8006494 <_printf_i+0x214>)
 80062a6:	9104      	str	r1, [sp, #16]
 80062a8:	2a58      	cmp	r2, #88	@ 0x58
 80062aa:	d100      	bne.n	80062ae <_printf_i+0x2e>
 80062ac:	e090      	b.n	80063d0 <_printf_i+0x150>
 80062ae:	0025      	movs	r5, r4
 80062b0:	3542      	adds	r5, #66	@ 0x42
 80062b2:	702a      	strb	r2, [r5, #0]
 80062b4:	e022      	b.n	80062fc <_printf_i+0x7c>
 80062b6:	0010      	movs	r0, r2
 80062b8:	3863      	subs	r0, #99	@ 0x63
 80062ba:	2815      	cmp	r0, #21
 80062bc:	d8f7      	bhi.n	80062ae <_printf_i+0x2e>
 80062be:	f7f9 ff23 	bl	8000108 <__gnu_thumb1_case_shi>
 80062c2:	0016      	.short	0x0016
 80062c4:	fff6001f 	.word	0xfff6001f
 80062c8:	fff6fff6 	.word	0xfff6fff6
 80062cc:	001ffff6 	.word	0x001ffff6
 80062d0:	fff6fff6 	.word	0xfff6fff6
 80062d4:	fff6fff6 	.word	0xfff6fff6
 80062d8:	003600a1 	.word	0x003600a1
 80062dc:	fff60080 	.word	0xfff60080
 80062e0:	00b2fff6 	.word	0x00b2fff6
 80062e4:	0036fff6 	.word	0x0036fff6
 80062e8:	fff6fff6 	.word	0xfff6fff6
 80062ec:	0084      	.short	0x0084
 80062ee:	0025      	movs	r5, r4
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	3542      	adds	r5, #66	@ 0x42
 80062f4:	1d11      	adds	r1, r2, #4
 80062f6:	6019      	str	r1, [r3, #0]
 80062f8:	6813      	ldr	r3, [r2, #0]
 80062fa:	702b      	strb	r3, [r5, #0]
 80062fc:	2301      	movs	r3, #1
 80062fe:	e0a0      	b.n	8006442 <_printf_i+0x1c2>
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	6809      	ldr	r1, [r1, #0]
 8006304:	1d02      	adds	r2, r0, #4
 8006306:	060d      	lsls	r5, r1, #24
 8006308:	d50b      	bpl.n	8006322 <_printf_i+0xa2>
 800630a:	6806      	ldr	r6, [r0, #0]
 800630c:	601a      	str	r2, [r3, #0]
 800630e:	2e00      	cmp	r6, #0
 8006310:	da03      	bge.n	800631a <_printf_i+0x9a>
 8006312:	232d      	movs	r3, #45	@ 0x2d
 8006314:	9a03      	ldr	r2, [sp, #12]
 8006316:	4276      	negs	r6, r6
 8006318:	7013      	strb	r3, [r2, #0]
 800631a:	4b5e      	ldr	r3, [pc, #376]	@ (8006494 <_printf_i+0x214>)
 800631c:	270a      	movs	r7, #10
 800631e:	9304      	str	r3, [sp, #16]
 8006320:	e018      	b.n	8006354 <_printf_i+0xd4>
 8006322:	6806      	ldr	r6, [r0, #0]
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	0649      	lsls	r1, r1, #25
 8006328:	d5f1      	bpl.n	800630e <_printf_i+0x8e>
 800632a:	b236      	sxth	r6, r6
 800632c:	e7ef      	b.n	800630e <_printf_i+0x8e>
 800632e:	6808      	ldr	r0, [r1, #0]
 8006330:	6819      	ldr	r1, [r3, #0]
 8006332:	c940      	ldmia	r1!, {r6}
 8006334:	0605      	lsls	r5, r0, #24
 8006336:	d402      	bmi.n	800633e <_printf_i+0xbe>
 8006338:	0640      	lsls	r0, r0, #25
 800633a:	d500      	bpl.n	800633e <_printf_i+0xbe>
 800633c:	b2b6      	uxth	r6, r6
 800633e:	6019      	str	r1, [r3, #0]
 8006340:	4b54      	ldr	r3, [pc, #336]	@ (8006494 <_printf_i+0x214>)
 8006342:	270a      	movs	r7, #10
 8006344:	9304      	str	r3, [sp, #16]
 8006346:	2a6f      	cmp	r2, #111	@ 0x6f
 8006348:	d100      	bne.n	800634c <_printf_i+0xcc>
 800634a:	3f02      	subs	r7, #2
 800634c:	0023      	movs	r3, r4
 800634e:	2200      	movs	r2, #0
 8006350:	3343      	adds	r3, #67	@ 0x43
 8006352:	701a      	strb	r2, [r3, #0]
 8006354:	6863      	ldr	r3, [r4, #4]
 8006356:	60a3      	str	r3, [r4, #8]
 8006358:	2b00      	cmp	r3, #0
 800635a:	db03      	blt.n	8006364 <_printf_i+0xe4>
 800635c:	2104      	movs	r1, #4
 800635e:	6822      	ldr	r2, [r4, #0]
 8006360:	438a      	bics	r2, r1
 8006362:	6022      	str	r2, [r4, #0]
 8006364:	2e00      	cmp	r6, #0
 8006366:	d102      	bne.n	800636e <_printf_i+0xee>
 8006368:	9d03      	ldr	r5, [sp, #12]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00c      	beq.n	8006388 <_printf_i+0x108>
 800636e:	9d03      	ldr	r5, [sp, #12]
 8006370:	0030      	movs	r0, r6
 8006372:	0039      	movs	r1, r7
 8006374:	f7f9 ff58 	bl	8000228 <__aeabi_uidivmod>
 8006378:	9b04      	ldr	r3, [sp, #16]
 800637a:	3d01      	subs	r5, #1
 800637c:	5c5b      	ldrb	r3, [r3, r1]
 800637e:	702b      	strb	r3, [r5, #0]
 8006380:	0033      	movs	r3, r6
 8006382:	0006      	movs	r6, r0
 8006384:	429f      	cmp	r7, r3
 8006386:	d9f3      	bls.n	8006370 <_printf_i+0xf0>
 8006388:	2f08      	cmp	r7, #8
 800638a:	d109      	bne.n	80063a0 <_printf_i+0x120>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	07db      	lsls	r3, r3, #31
 8006390:	d506      	bpl.n	80063a0 <_printf_i+0x120>
 8006392:	6862      	ldr	r2, [r4, #4]
 8006394:	6923      	ldr	r3, [r4, #16]
 8006396:	429a      	cmp	r2, r3
 8006398:	dc02      	bgt.n	80063a0 <_printf_i+0x120>
 800639a:	2330      	movs	r3, #48	@ 0x30
 800639c:	3d01      	subs	r5, #1
 800639e:	702b      	strb	r3, [r5, #0]
 80063a0:	9b03      	ldr	r3, [sp, #12]
 80063a2:	1b5b      	subs	r3, r3, r5
 80063a4:	6123      	str	r3, [r4, #16]
 80063a6:	9b07      	ldr	r3, [sp, #28]
 80063a8:	0021      	movs	r1, r4
 80063aa:	9300      	str	r3, [sp, #0]
 80063ac:	9805      	ldr	r0, [sp, #20]
 80063ae:	9b06      	ldr	r3, [sp, #24]
 80063b0:	aa09      	add	r2, sp, #36	@ 0x24
 80063b2:	f7ff fef5 	bl	80061a0 <_printf_common>
 80063b6:	3001      	adds	r0, #1
 80063b8:	d148      	bne.n	800644c <_printf_i+0x1cc>
 80063ba:	2001      	movs	r0, #1
 80063bc:	4240      	negs	r0, r0
 80063be:	b00b      	add	sp, #44	@ 0x2c
 80063c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063c2:	2220      	movs	r2, #32
 80063c4:	6809      	ldr	r1, [r1, #0]
 80063c6:	430a      	orrs	r2, r1
 80063c8:	6022      	str	r2, [r4, #0]
 80063ca:	2278      	movs	r2, #120	@ 0x78
 80063cc:	4932      	ldr	r1, [pc, #200]	@ (8006498 <_printf_i+0x218>)
 80063ce:	9104      	str	r1, [sp, #16]
 80063d0:	0021      	movs	r1, r4
 80063d2:	3145      	adds	r1, #69	@ 0x45
 80063d4:	700a      	strb	r2, [r1, #0]
 80063d6:	6819      	ldr	r1, [r3, #0]
 80063d8:	6822      	ldr	r2, [r4, #0]
 80063da:	c940      	ldmia	r1!, {r6}
 80063dc:	0610      	lsls	r0, r2, #24
 80063de:	d402      	bmi.n	80063e6 <_printf_i+0x166>
 80063e0:	0650      	lsls	r0, r2, #25
 80063e2:	d500      	bpl.n	80063e6 <_printf_i+0x166>
 80063e4:	b2b6      	uxth	r6, r6
 80063e6:	6019      	str	r1, [r3, #0]
 80063e8:	07d3      	lsls	r3, r2, #31
 80063ea:	d502      	bpl.n	80063f2 <_printf_i+0x172>
 80063ec:	2320      	movs	r3, #32
 80063ee:	4313      	orrs	r3, r2
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	2e00      	cmp	r6, #0
 80063f4:	d001      	beq.n	80063fa <_printf_i+0x17a>
 80063f6:	2710      	movs	r7, #16
 80063f8:	e7a8      	b.n	800634c <_printf_i+0xcc>
 80063fa:	2220      	movs	r2, #32
 80063fc:	6823      	ldr	r3, [r4, #0]
 80063fe:	4393      	bics	r3, r2
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	e7f8      	b.n	80063f6 <_printf_i+0x176>
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	680d      	ldr	r5, [r1, #0]
 8006408:	1d10      	adds	r0, r2, #4
 800640a:	6949      	ldr	r1, [r1, #20]
 800640c:	6018      	str	r0, [r3, #0]
 800640e:	6813      	ldr	r3, [r2, #0]
 8006410:	062e      	lsls	r6, r5, #24
 8006412:	d501      	bpl.n	8006418 <_printf_i+0x198>
 8006414:	6019      	str	r1, [r3, #0]
 8006416:	e002      	b.n	800641e <_printf_i+0x19e>
 8006418:	066d      	lsls	r5, r5, #25
 800641a:	d5fb      	bpl.n	8006414 <_printf_i+0x194>
 800641c:	8019      	strh	r1, [r3, #0]
 800641e:	2300      	movs	r3, #0
 8006420:	9d03      	ldr	r5, [sp, #12]
 8006422:	6123      	str	r3, [r4, #16]
 8006424:	e7bf      	b.n	80063a6 <_printf_i+0x126>
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	1d11      	adds	r1, r2, #4
 800642a:	6019      	str	r1, [r3, #0]
 800642c:	6815      	ldr	r5, [r2, #0]
 800642e:	2100      	movs	r1, #0
 8006430:	0028      	movs	r0, r5
 8006432:	6862      	ldr	r2, [r4, #4]
 8006434:	f000 f996 	bl	8006764 <memchr>
 8006438:	2800      	cmp	r0, #0
 800643a:	d001      	beq.n	8006440 <_printf_i+0x1c0>
 800643c:	1b40      	subs	r0, r0, r5
 800643e:	6060      	str	r0, [r4, #4]
 8006440:	6863      	ldr	r3, [r4, #4]
 8006442:	6123      	str	r3, [r4, #16]
 8006444:	2300      	movs	r3, #0
 8006446:	9a03      	ldr	r2, [sp, #12]
 8006448:	7013      	strb	r3, [r2, #0]
 800644a:	e7ac      	b.n	80063a6 <_printf_i+0x126>
 800644c:	002a      	movs	r2, r5
 800644e:	6923      	ldr	r3, [r4, #16]
 8006450:	9906      	ldr	r1, [sp, #24]
 8006452:	9805      	ldr	r0, [sp, #20]
 8006454:	9d07      	ldr	r5, [sp, #28]
 8006456:	47a8      	blx	r5
 8006458:	3001      	adds	r0, #1
 800645a:	d0ae      	beq.n	80063ba <_printf_i+0x13a>
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	079b      	lsls	r3, r3, #30
 8006460:	d415      	bmi.n	800648e <_printf_i+0x20e>
 8006462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006464:	68e0      	ldr	r0, [r4, #12]
 8006466:	4298      	cmp	r0, r3
 8006468:	daa9      	bge.n	80063be <_printf_i+0x13e>
 800646a:	0018      	movs	r0, r3
 800646c:	e7a7      	b.n	80063be <_printf_i+0x13e>
 800646e:	0022      	movs	r2, r4
 8006470:	2301      	movs	r3, #1
 8006472:	9906      	ldr	r1, [sp, #24]
 8006474:	9805      	ldr	r0, [sp, #20]
 8006476:	9e07      	ldr	r6, [sp, #28]
 8006478:	3219      	adds	r2, #25
 800647a:	47b0      	blx	r6
 800647c:	3001      	adds	r0, #1
 800647e:	d09c      	beq.n	80063ba <_printf_i+0x13a>
 8006480:	3501      	adds	r5, #1
 8006482:	68e3      	ldr	r3, [r4, #12]
 8006484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006486:	1a9b      	subs	r3, r3, r2
 8006488:	42ab      	cmp	r3, r5
 800648a:	dcf0      	bgt.n	800646e <_printf_i+0x1ee>
 800648c:	e7e9      	b.n	8006462 <_printf_i+0x1e2>
 800648e:	2500      	movs	r5, #0
 8006490:	e7f7      	b.n	8006482 <_printf_i+0x202>
 8006492:	46c0      	nop			@ (mov r8, r8)
 8006494:	0800694d 	.word	0x0800694d
 8006498:	0800695e 	.word	0x0800695e

0800649c <__sflush_r>:
 800649c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800649e:	220c      	movs	r2, #12
 80064a0:	5e8b      	ldrsh	r3, [r1, r2]
 80064a2:	0005      	movs	r5, r0
 80064a4:	000c      	movs	r4, r1
 80064a6:	071a      	lsls	r2, r3, #28
 80064a8:	d456      	bmi.n	8006558 <__sflush_r+0xbc>
 80064aa:	684a      	ldr	r2, [r1, #4]
 80064ac:	2a00      	cmp	r2, #0
 80064ae:	dc02      	bgt.n	80064b6 <__sflush_r+0x1a>
 80064b0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80064b2:	2a00      	cmp	r2, #0
 80064b4:	dd4e      	ble.n	8006554 <__sflush_r+0xb8>
 80064b6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80064b8:	2f00      	cmp	r7, #0
 80064ba:	d04b      	beq.n	8006554 <__sflush_r+0xb8>
 80064bc:	2200      	movs	r2, #0
 80064be:	2080      	movs	r0, #128	@ 0x80
 80064c0:	682e      	ldr	r6, [r5, #0]
 80064c2:	602a      	str	r2, [r5, #0]
 80064c4:	001a      	movs	r2, r3
 80064c6:	0140      	lsls	r0, r0, #5
 80064c8:	6a21      	ldr	r1, [r4, #32]
 80064ca:	4002      	ands	r2, r0
 80064cc:	4203      	tst	r3, r0
 80064ce:	d033      	beq.n	8006538 <__sflush_r+0x9c>
 80064d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064d2:	89a3      	ldrh	r3, [r4, #12]
 80064d4:	075b      	lsls	r3, r3, #29
 80064d6:	d506      	bpl.n	80064e6 <__sflush_r+0x4a>
 80064d8:	6863      	ldr	r3, [r4, #4]
 80064da:	1ad2      	subs	r2, r2, r3
 80064dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <__sflush_r+0x4a>
 80064e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80064e4:	1ad2      	subs	r2, r2, r3
 80064e6:	2300      	movs	r3, #0
 80064e8:	0028      	movs	r0, r5
 80064ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80064ec:	6a21      	ldr	r1, [r4, #32]
 80064ee:	47b8      	blx	r7
 80064f0:	89a2      	ldrh	r2, [r4, #12]
 80064f2:	1c43      	adds	r3, r0, #1
 80064f4:	d106      	bne.n	8006504 <__sflush_r+0x68>
 80064f6:	6829      	ldr	r1, [r5, #0]
 80064f8:	291d      	cmp	r1, #29
 80064fa:	d846      	bhi.n	800658a <__sflush_r+0xee>
 80064fc:	4b29      	ldr	r3, [pc, #164]	@ (80065a4 <__sflush_r+0x108>)
 80064fe:	410b      	asrs	r3, r1
 8006500:	07db      	lsls	r3, r3, #31
 8006502:	d442      	bmi.n	800658a <__sflush_r+0xee>
 8006504:	2300      	movs	r3, #0
 8006506:	6063      	str	r3, [r4, #4]
 8006508:	6923      	ldr	r3, [r4, #16]
 800650a:	6023      	str	r3, [r4, #0]
 800650c:	04d2      	lsls	r2, r2, #19
 800650e:	d505      	bpl.n	800651c <__sflush_r+0x80>
 8006510:	1c43      	adds	r3, r0, #1
 8006512:	d102      	bne.n	800651a <__sflush_r+0x7e>
 8006514:	682b      	ldr	r3, [r5, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d100      	bne.n	800651c <__sflush_r+0x80>
 800651a:	6560      	str	r0, [r4, #84]	@ 0x54
 800651c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800651e:	602e      	str	r6, [r5, #0]
 8006520:	2900      	cmp	r1, #0
 8006522:	d017      	beq.n	8006554 <__sflush_r+0xb8>
 8006524:	0023      	movs	r3, r4
 8006526:	3344      	adds	r3, #68	@ 0x44
 8006528:	4299      	cmp	r1, r3
 800652a:	d002      	beq.n	8006532 <__sflush_r+0x96>
 800652c:	0028      	movs	r0, r5
 800652e:	f7ff fbf7 	bl	8005d20 <_free_r>
 8006532:	2300      	movs	r3, #0
 8006534:	6363      	str	r3, [r4, #52]	@ 0x34
 8006536:	e00d      	b.n	8006554 <__sflush_r+0xb8>
 8006538:	2301      	movs	r3, #1
 800653a:	0028      	movs	r0, r5
 800653c:	47b8      	blx	r7
 800653e:	0002      	movs	r2, r0
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d1c6      	bne.n	80064d2 <__sflush_r+0x36>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d0c3      	beq.n	80064d2 <__sflush_r+0x36>
 800654a:	2b1d      	cmp	r3, #29
 800654c:	d001      	beq.n	8006552 <__sflush_r+0xb6>
 800654e:	2b16      	cmp	r3, #22
 8006550:	d11a      	bne.n	8006588 <__sflush_r+0xec>
 8006552:	602e      	str	r6, [r5, #0]
 8006554:	2000      	movs	r0, #0
 8006556:	e01e      	b.n	8006596 <__sflush_r+0xfa>
 8006558:	690e      	ldr	r6, [r1, #16]
 800655a:	2e00      	cmp	r6, #0
 800655c:	d0fa      	beq.n	8006554 <__sflush_r+0xb8>
 800655e:	680f      	ldr	r7, [r1, #0]
 8006560:	600e      	str	r6, [r1, #0]
 8006562:	1bba      	subs	r2, r7, r6
 8006564:	9201      	str	r2, [sp, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	079b      	lsls	r3, r3, #30
 800656a:	d100      	bne.n	800656e <__sflush_r+0xd2>
 800656c:	694a      	ldr	r2, [r1, #20]
 800656e:	60a2      	str	r2, [r4, #8]
 8006570:	9b01      	ldr	r3, [sp, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	ddee      	ble.n	8006554 <__sflush_r+0xb8>
 8006576:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006578:	0032      	movs	r2, r6
 800657a:	001f      	movs	r7, r3
 800657c:	0028      	movs	r0, r5
 800657e:	9b01      	ldr	r3, [sp, #4]
 8006580:	6a21      	ldr	r1, [r4, #32]
 8006582:	47b8      	blx	r7
 8006584:	2800      	cmp	r0, #0
 8006586:	dc07      	bgt.n	8006598 <__sflush_r+0xfc>
 8006588:	89a2      	ldrh	r2, [r4, #12]
 800658a:	2340      	movs	r3, #64	@ 0x40
 800658c:	2001      	movs	r0, #1
 800658e:	4313      	orrs	r3, r2
 8006590:	b21b      	sxth	r3, r3
 8006592:	81a3      	strh	r3, [r4, #12]
 8006594:	4240      	negs	r0, r0
 8006596:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006598:	9b01      	ldr	r3, [sp, #4]
 800659a:	1836      	adds	r6, r6, r0
 800659c:	1a1b      	subs	r3, r3, r0
 800659e:	9301      	str	r3, [sp, #4]
 80065a0:	e7e6      	b.n	8006570 <__sflush_r+0xd4>
 80065a2:	46c0      	nop			@ (mov r8, r8)
 80065a4:	dfbffffe 	.word	0xdfbffffe

080065a8 <_fflush_r>:
 80065a8:	690b      	ldr	r3, [r1, #16]
 80065aa:	b570      	push	{r4, r5, r6, lr}
 80065ac:	0005      	movs	r5, r0
 80065ae:	000c      	movs	r4, r1
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d102      	bne.n	80065ba <_fflush_r+0x12>
 80065b4:	2500      	movs	r5, #0
 80065b6:	0028      	movs	r0, r5
 80065b8:	bd70      	pop	{r4, r5, r6, pc}
 80065ba:	2800      	cmp	r0, #0
 80065bc:	d004      	beq.n	80065c8 <_fflush_r+0x20>
 80065be:	6a03      	ldr	r3, [r0, #32]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d101      	bne.n	80065c8 <_fflush_r+0x20>
 80065c4:	f7ff fa98 	bl	8005af8 <__sinit>
 80065c8:	220c      	movs	r2, #12
 80065ca:	5ea3      	ldrsh	r3, [r4, r2]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d0f1      	beq.n	80065b4 <_fflush_r+0xc>
 80065d0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065d2:	07d2      	lsls	r2, r2, #31
 80065d4:	d404      	bmi.n	80065e0 <_fflush_r+0x38>
 80065d6:	059b      	lsls	r3, r3, #22
 80065d8:	d402      	bmi.n	80065e0 <_fflush_r+0x38>
 80065da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065dc:	f7ff fb9d 	bl	8005d1a <__retarget_lock_acquire_recursive>
 80065e0:	0028      	movs	r0, r5
 80065e2:	0021      	movs	r1, r4
 80065e4:	f7ff ff5a 	bl	800649c <__sflush_r>
 80065e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80065ea:	0005      	movs	r5, r0
 80065ec:	07db      	lsls	r3, r3, #31
 80065ee:	d4e2      	bmi.n	80065b6 <_fflush_r+0xe>
 80065f0:	89a3      	ldrh	r3, [r4, #12]
 80065f2:	059b      	lsls	r3, r3, #22
 80065f4:	d4df      	bmi.n	80065b6 <_fflush_r+0xe>
 80065f6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065f8:	f7ff fb90 	bl	8005d1c <__retarget_lock_release_recursive>
 80065fc:	e7db      	b.n	80065b6 <_fflush_r+0xe>

080065fe <__swbuf_r>:
 80065fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006600:	0006      	movs	r6, r0
 8006602:	000d      	movs	r5, r1
 8006604:	0014      	movs	r4, r2
 8006606:	2800      	cmp	r0, #0
 8006608:	d004      	beq.n	8006614 <__swbuf_r+0x16>
 800660a:	6a03      	ldr	r3, [r0, #32]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d101      	bne.n	8006614 <__swbuf_r+0x16>
 8006610:	f7ff fa72 	bl	8005af8 <__sinit>
 8006614:	69a3      	ldr	r3, [r4, #24]
 8006616:	60a3      	str	r3, [r4, #8]
 8006618:	89a3      	ldrh	r3, [r4, #12]
 800661a:	071b      	lsls	r3, r3, #28
 800661c:	d502      	bpl.n	8006624 <__swbuf_r+0x26>
 800661e:	6923      	ldr	r3, [r4, #16]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d109      	bne.n	8006638 <__swbuf_r+0x3a>
 8006624:	0021      	movs	r1, r4
 8006626:	0030      	movs	r0, r6
 8006628:	f000 f82c 	bl	8006684 <__swsetup_r>
 800662c:	2800      	cmp	r0, #0
 800662e:	d003      	beq.n	8006638 <__swbuf_r+0x3a>
 8006630:	2501      	movs	r5, #1
 8006632:	426d      	negs	r5, r5
 8006634:	0028      	movs	r0, r5
 8006636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006638:	6923      	ldr	r3, [r4, #16]
 800663a:	6820      	ldr	r0, [r4, #0]
 800663c:	b2ef      	uxtb	r7, r5
 800663e:	1ac0      	subs	r0, r0, r3
 8006640:	6963      	ldr	r3, [r4, #20]
 8006642:	b2ed      	uxtb	r5, r5
 8006644:	4283      	cmp	r3, r0
 8006646:	dc05      	bgt.n	8006654 <__swbuf_r+0x56>
 8006648:	0021      	movs	r1, r4
 800664a:	0030      	movs	r0, r6
 800664c:	f7ff ffac 	bl	80065a8 <_fflush_r>
 8006650:	2800      	cmp	r0, #0
 8006652:	d1ed      	bne.n	8006630 <__swbuf_r+0x32>
 8006654:	68a3      	ldr	r3, [r4, #8]
 8006656:	3001      	adds	r0, #1
 8006658:	3b01      	subs	r3, #1
 800665a:	60a3      	str	r3, [r4, #8]
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	6022      	str	r2, [r4, #0]
 8006662:	701f      	strb	r7, [r3, #0]
 8006664:	6963      	ldr	r3, [r4, #20]
 8006666:	4283      	cmp	r3, r0
 8006668:	d004      	beq.n	8006674 <__swbuf_r+0x76>
 800666a:	89a3      	ldrh	r3, [r4, #12]
 800666c:	07db      	lsls	r3, r3, #31
 800666e:	d5e1      	bpl.n	8006634 <__swbuf_r+0x36>
 8006670:	2d0a      	cmp	r5, #10
 8006672:	d1df      	bne.n	8006634 <__swbuf_r+0x36>
 8006674:	0021      	movs	r1, r4
 8006676:	0030      	movs	r0, r6
 8006678:	f7ff ff96 	bl	80065a8 <_fflush_r>
 800667c:	2800      	cmp	r0, #0
 800667e:	d0d9      	beq.n	8006634 <__swbuf_r+0x36>
 8006680:	e7d6      	b.n	8006630 <__swbuf_r+0x32>
	...

08006684 <__swsetup_r>:
 8006684:	4b2d      	ldr	r3, [pc, #180]	@ (800673c <__swsetup_r+0xb8>)
 8006686:	b570      	push	{r4, r5, r6, lr}
 8006688:	0005      	movs	r5, r0
 800668a:	6818      	ldr	r0, [r3, #0]
 800668c:	000c      	movs	r4, r1
 800668e:	2800      	cmp	r0, #0
 8006690:	d004      	beq.n	800669c <__swsetup_r+0x18>
 8006692:	6a03      	ldr	r3, [r0, #32]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <__swsetup_r+0x18>
 8006698:	f7ff fa2e 	bl	8005af8 <__sinit>
 800669c:	230c      	movs	r3, #12
 800669e:	5ee2      	ldrsh	r2, [r4, r3]
 80066a0:	0713      	lsls	r3, r2, #28
 80066a2:	d423      	bmi.n	80066ec <__swsetup_r+0x68>
 80066a4:	06d3      	lsls	r3, r2, #27
 80066a6:	d407      	bmi.n	80066b8 <__swsetup_r+0x34>
 80066a8:	2309      	movs	r3, #9
 80066aa:	602b      	str	r3, [r5, #0]
 80066ac:	2340      	movs	r3, #64	@ 0x40
 80066ae:	2001      	movs	r0, #1
 80066b0:	4313      	orrs	r3, r2
 80066b2:	81a3      	strh	r3, [r4, #12]
 80066b4:	4240      	negs	r0, r0
 80066b6:	e03a      	b.n	800672e <__swsetup_r+0xaa>
 80066b8:	0752      	lsls	r2, r2, #29
 80066ba:	d513      	bpl.n	80066e4 <__swsetup_r+0x60>
 80066bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066be:	2900      	cmp	r1, #0
 80066c0:	d008      	beq.n	80066d4 <__swsetup_r+0x50>
 80066c2:	0023      	movs	r3, r4
 80066c4:	3344      	adds	r3, #68	@ 0x44
 80066c6:	4299      	cmp	r1, r3
 80066c8:	d002      	beq.n	80066d0 <__swsetup_r+0x4c>
 80066ca:	0028      	movs	r0, r5
 80066cc:	f7ff fb28 	bl	8005d20 <_free_r>
 80066d0:	2300      	movs	r3, #0
 80066d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80066d4:	2224      	movs	r2, #36	@ 0x24
 80066d6:	89a3      	ldrh	r3, [r4, #12]
 80066d8:	4393      	bics	r3, r2
 80066da:	81a3      	strh	r3, [r4, #12]
 80066dc:	2300      	movs	r3, #0
 80066de:	6063      	str	r3, [r4, #4]
 80066e0:	6923      	ldr	r3, [r4, #16]
 80066e2:	6023      	str	r3, [r4, #0]
 80066e4:	2308      	movs	r3, #8
 80066e6:	89a2      	ldrh	r2, [r4, #12]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	81a3      	strh	r3, [r4, #12]
 80066ec:	6923      	ldr	r3, [r4, #16]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10b      	bne.n	800670a <__swsetup_r+0x86>
 80066f2:	21a0      	movs	r1, #160	@ 0xa0
 80066f4:	2280      	movs	r2, #128	@ 0x80
 80066f6:	89a3      	ldrh	r3, [r4, #12]
 80066f8:	0089      	lsls	r1, r1, #2
 80066fa:	0092      	lsls	r2, r2, #2
 80066fc:	400b      	ands	r3, r1
 80066fe:	4293      	cmp	r3, r2
 8006700:	d003      	beq.n	800670a <__swsetup_r+0x86>
 8006702:	0021      	movs	r1, r4
 8006704:	0028      	movs	r0, r5
 8006706:	f000 f863 	bl	80067d0 <__smakebuf_r>
 800670a:	230c      	movs	r3, #12
 800670c:	5ee2      	ldrsh	r2, [r4, r3]
 800670e:	2101      	movs	r1, #1
 8006710:	0013      	movs	r3, r2
 8006712:	400b      	ands	r3, r1
 8006714:	420a      	tst	r2, r1
 8006716:	d00b      	beq.n	8006730 <__swsetup_r+0xac>
 8006718:	2300      	movs	r3, #0
 800671a:	60a3      	str	r3, [r4, #8]
 800671c:	6963      	ldr	r3, [r4, #20]
 800671e:	425b      	negs	r3, r3
 8006720:	61a3      	str	r3, [r4, #24]
 8006722:	2000      	movs	r0, #0
 8006724:	6923      	ldr	r3, [r4, #16]
 8006726:	4283      	cmp	r3, r0
 8006728:	d101      	bne.n	800672e <__swsetup_r+0xaa>
 800672a:	0613      	lsls	r3, r2, #24
 800672c:	d4be      	bmi.n	80066ac <__swsetup_r+0x28>
 800672e:	bd70      	pop	{r4, r5, r6, pc}
 8006730:	0791      	lsls	r1, r2, #30
 8006732:	d400      	bmi.n	8006736 <__swsetup_r+0xb2>
 8006734:	6963      	ldr	r3, [r4, #20]
 8006736:	60a3      	str	r3, [r4, #8]
 8006738:	e7f3      	b.n	8006722 <__swsetup_r+0x9e>
 800673a:	46c0      	nop			@ (mov r8, r8)
 800673c:	2000001c 	.word	0x2000001c

08006740 <_sbrk_r>:
 8006740:	2300      	movs	r3, #0
 8006742:	b570      	push	{r4, r5, r6, lr}
 8006744:	4d06      	ldr	r5, [pc, #24]	@ (8006760 <_sbrk_r+0x20>)
 8006746:	0004      	movs	r4, r0
 8006748:	0008      	movs	r0, r1
 800674a:	602b      	str	r3, [r5, #0]
 800674c:	f7fa fc10 	bl	8000f70 <_sbrk>
 8006750:	1c43      	adds	r3, r0, #1
 8006752:	d103      	bne.n	800675c <_sbrk_r+0x1c>
 8006754:	682b      	ldr	r3, [r5, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d000      	beq.n	800675c <_sbrk_r+0x1c>
 800675a:	6023      	str	r3, [r4, #0]
 800675c:	bd70      	pop	{r4, r5, r6, pc}
 800675e:	46c0      	nop			@ (mov r8, r8)
 8006760:	20000398 	.word	0x20000398

08006764 <memchr>:
 8006764:	b2c9      	uxtb	r1, r1
 8006766:	1882      	adds	r2, r0, r2
 8006768:	4290      	cmp	r0, r2
 800676a:	d101      	bne.n	8006770 <memchr+0xc>
 800676c:	2000      	movs	r0, #0
 800676e:	4770      	bx	lr
 8006770:	7803      	ldrb	r3, [r0, #0]
 8006772:	428b      	cmp	r3, r1
 8006774:	d0fb      	beq.n	800676e <memchr+0xa>
 8006776:	3001      	adds	r0, #1
 8006778:	e7f6      	b.n	8006768 <memchr+0x4>
	...

0800677c <__swhatbuf_r>:
 800677c:	b570      	push	{r4, r5, r6, lr}
 800677e:	000e      	movs	r6, r1
 8006780:	001d      	movs	r5, r3
 8006782:	230e      	movs	r3, #14
 8006784:	5ec9      	ldrsh	r1, [r1, r3]
 8006786:	0014      	movs	r4, r2
 8006788:	b096      	sub	sp, #88	@ 0x58
 800678a:	2900      	cmp	r1, #0
 800678c:	da0c      	bge.n	80067a8 <__swhatbuf_r+0x2c>
 800678e:	89b2      	ldrh	r2, [r6, #12]
 8006790:	2380      	movs	r3, #128	@ 0x80
 8006792:	0011      	movs	r1, r2
 8006794:	4019      	ands	r1, r3
 8006796:	421a      	tst	r2, r3
 8006798:	d114      	bne.n	80067c4 <__swhatbuf_r+0x48>
 800679a:	2380      	movs	r3, #128	@ 0x80
 800679c:	00db      	lsls	r3, r3, #3
 800679e:	2000      	movs	r0, #0
 80067a0:	6029      	str	r1, [r5, #0]
 80067a2:	6023      	str	r3, [r4, #0]
 80067a4:	b016      	add	sp, #88	@ 0x58
 80067a6:	bd70      	pop	{r4, r5, r6, pc}
 80067a8:	466a      	mov	r2, sp
 80067aa:	f000 f853 	bl	8006854 <_fstat_r>
 80067ae:	2800      	cmp	r0, #0
 80067b0:	dbed      	blt.n	800678e <__swhatbuf_r+0x12>
 80067b2:	23f0      	movs	r3, #240	@ 0xf0
 80067b4:	9901      	ldr	r1, [sp, #4]
 80067b6:	021b      	lsls	r3, r3, #8
 80067b8:	4019      	ands	r1, r3
 80067ba:	4b04      	ldr	r3, [pc, #16]	@ (80067cc <__swhatbuf_r+0x50>)
 80067bc:	18c9      	adds	r1, r1, r3
 80067be:	424b      	negs	r3, r1
 80067c0:	4159      	adcs	r1, r3
 80067c2:	e7ea      	b.n	800679a <__swhatbuf_r+0x1e>
 80067c4:	2100      	movs	r1, #0
 80067c6:	2340      	movs	r3, #64	@ 0x40
 80067c8:	e7e9      	b.n	800679e <__swhatbuf_r+0x22>
 80067ca:	46c0      	nop			@ (mov r8, r8)
 80067cc:	ffffe000 	.word	0xffffe000

080067d0 <__smakebuf_r>:
 80067d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067d2:	2602      	movs	r6, #2
 80067d4:	898b      	ldrh	r3, [r1, #12]
 80067d6:	0005      	movs	r5, r0
 80067d8:	000c      	movs	r4, r1
 80067da:	b085      	sub	sp, #20
 80067dc:	4233      	tst	r3, r6
 80067de:	d007      	beq.n	80067f0 <__smakebuf_r+0x20>
 80067e0:	0023      	movs	r3, r4
 80067e2:	3347      	adds	r3, #71	@ 0x47
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	6123      	str	r3, [r4, #16]
 80067e8:	2301      	movs	r3, #1
 80067ea:	6163      	str	r3, [r4, #20]
 80067ec:	b005      	add	sp, #20
 80067ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067f0:	ab03      	add	r3, sp, #12
 80067f2:	aa02      	add	r2, sp, #8
 80067f4:	f7ff ffc2 	bl	800677c <__swhatbuf_r>
 80067f8:	9f02      	ldr	r7, [sp, #8]
 80067fa:	9001      	str	r0, [sp, #4]
 80067fc:	0039      	movs	r1, r7
 80067fe:	0028      	movs	r0, r5
 8006800:	f7ff fafa 	bl	8005df8 <_malloc_r>
 8006804:	2800      	cmp	r0, #0
 8006806:	d108      	bne.n	800681a <__smakebuf_r+0x4a>
 8006808:	220c      	movs	r2, #12
 800680a:	5ea3      	ldrsh	r3, [r4, r2]
 800680c:	059a      	lsls	r2, r3, #22
 800680e:	d4ed      	bmi.n	80067ec <__smakebuf_r+0x1c>
 8006810:	2203      	movs	r2, #3
 8006812:	4393      	bics	r3, r2
 8006814:	431e      	orrs	r6, r3
 8006816:	81a6      	strh	r6, [r4, #12]
 8006818:	e7e2      	b.n	80067e0 <__smakebuf_r+0x10>
 800681a:	2380      	movs	r3, #128	@ 0x80
 800681c:	89a2      	ldrh	r2, [r4, #12]
 800681e:	6020      	str	r0, [r4, #0]
 8006820:	4313      	orrs	r3, r2
 8006822:	81a3      	strh	r3, [r4, #12]
 8006824:	9b03      	ldr	r3, [sp, #12]
 8006826:	6120      	str	r0, [r4, #16]
 8006828:	6167      	str	r7, [r4, #20]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00c      	beq.n	8006848 <__smakebuf_r+0x78>
 800682e:	0028      	movs	r0, r5
 8006830:	230e      	movs	r3, #14
 8006832:	5ee1      	ldrsh	r1, [r4, r3]
 8006834:	f000 f820 	bl	8006878 <_isatty_r>
 8006838:	2800      	cmp	r0, #0
 800683a:	d005      	beq.n	8006848 <__smakebuf_r+0x78>
 800683c:	2303      	movs	r3, #3
 800683e:	89a2      	ldrh	r2, [r4, #12]
 8006840:	439a      	bics	r2, r3
 8006842:	3b02      	subs	r3, #2
 8006844:	4313      	orrs	r3, r2
 8006846:	81a3      	strh	r3, [r4, #12]
 8006848:	89a3      	ldrh	r3, [r4, #12]
 800684a:	9a01      	ldr	r2, [sp, #4]
 800684c:	4313      	orrs	r3, r2
 800684e:	81a3      	strh	r3, [r4, #12]
 8006850:	e7cc      	b.n	80067ec <__smakebuf_r+0x1c>
	...

08006854 <_fstat_r>:
 8006854:	2300      	movs	r3, #0
 8006856:	b570      	push	{r4, r5, r6, lr}
 8006858:	4d06      	ldr	r5, [pc, #24]	@ (8006874 <_fstat_r+0x20>)
 800685a:	0004      	movs	r4, r0
 800685c:	0008      	movs	r0, r1
 800685e:	0011      	movs	r1, r2
 8006860:	602b      	str	r3, [r5, #0]
 8006862:	f7fa fb62 	bl	8000f2a <_fstat>
 8006866:	1c43      	adds	r3, r0, #1
 8006868:	d103      	bne.n	8006872 <_fstat_r+0x1e>
 800686a:	682b      	ldr	r3, [r5, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d000      	beq.n	8006872 <_fstat_r+0x1e>
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	bd70      	pop	{r4, r5, r6, pc}
 8006874:	20000398 	.word	0x20000398

08006878 <_isatty_r>:
 8006878:	2300      	movs	r3, #0
 800687a:	b570      	push	{r4, r5, r6, lr}
 800687c:	4d06      	ldr	r5, [pc, #24]	@ (8006898 <_isatty_r+0x20>)
 800687e:	0004      	movs	r4, r0
 8006880:	0008      	movs	r0, r1
 8006882:	602b      	str	r3, [r5, #0]
 8006884:	f7fa fb5f 	bl	8000f46 <_isatty>
 8006888:	1c43      	adds	r3, r0, #1
 800688a:	d103      	bne.n	8006894 <_isatty_r+0x1c>
 800688c:	682b      	ldr	r3, [r5, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d000      	beq.n	8006894 <_isatty_r+0x1c>
 8006892:	6023      	str	r3, [r4, #0]
 8006894:	bd70      	pop	{r4, r5, r6, pc}
 8006896:	46c0      	nop			@ (mov r8, r8)
 8006898:	20000398 	.word	0x20000398

0800689c <_init>:
 800689c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689e:	46c0      	nop			@ (mov r8, r8)
 80068a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068a2:	bc08      	pop	{r3}
 80068a4:	469e      	mov	lr, r3
 80068a6:	4770      	bx	lr

080068a8 <_fini>:
 80068a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068aa:	46c0      	nop			@ (mov r8, r8)
 80068ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ae:	bc08      	pop	{r3}
 80068b0:	469e      	mov	lr, r3
 80068b2:	4770      	bx	lr
