#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 11 14:48:52 2022
# Process ID: 13892
# Current directory: E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5824 E:\lab5_pipeline\pipeline_cpu_no_hazard - 数据冒险成功版 -最佳\pipeline_cpu.xpr
# Log file: E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/vivado.log
# Journal file: E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/联想/OneDrive/桌面/test.coe/load_use_text.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/联想/OneDrive/桌面/test.coe/load_use_text2.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/vivado2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 688.898 ; gain = 69.012
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/lab5_pipeline/test.coe/hazard_text.coe}] [get_ips single_text_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/lab5_pipeline/test.coe/hazard_text.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../lab5_pipeline/test.coe/hazard_text.coe'
generate_target all [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'single_text_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'single_text_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'single_text_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'single_text_mem'...
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: pipeline
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1190.113 ; gain = 191.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v:2]
INFO: [Synth 8-6157] synthesizing module 'pdu' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v:1]
INFO: [Synth 8-226] default block is never used [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v:256]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_2r_reg' and it is trimmed from '5' to '2' bits. [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v:75]
INFO: [Synth 8-6155] done synthesizing module 'pdu' (1#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:2]
INFO: [Synth 8-638] synthesizing module 'single_text_mem' [e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/synth/single_text_mem.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: single_text_mem.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/synth/single_text_mem.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'single_text_mem' (5#1) [e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/synth/single_text_mem.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'cu' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cu' (6#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v:2]
INFO: [Synth 8-6157] synthesizing module 'Imm' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Imm' (7#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v:2]
WARNING: [Synth 8-6104] Input port 'clk_cpu' has an internal driver [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [Synth 8-6104] Input port 'm_rf_addr' has an internal driver [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:54]
INFO: [Synth 8-6157] synthesizing module 'alucontrol' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v:11]
INFO: [Synth 8-6155] done synthesizing module 'alucontrol' (9#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v:2]
WARNING: [Synth 8-7023] instance 'aluex' of module 'alu' has 8 connections declared, but only 7 given [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:65]
INFO: [Synth 8-638] synthesizing module 'single_data_mem' [e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/synth/single_data_mem.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: single_data_mem.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/synth/single_data_mem.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'single_data_mem' (12#1) [e:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_data_mem/synth/single_data_mem.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/if_id.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (13#1) [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/if_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/id_ex.v:3]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (14#1) [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/id_ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/ex_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (15#1) [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/ex_mem.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'pcm' does not match port width (32) of module 'ex_mem' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:88]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/mem_wb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (16#1) [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/mem_wb.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'pcw' does not match port width (32) of module 'mem_wb' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:91]
INFO: [Synth 8-6157] synthesizing module 'forward' [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/forward.v:3]
INFO: [Synth 8-6155] done synthesizing module 'forward' (17#1) [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/forward.v:3]
INFO: [Synth 8-6157] synthesizing module 'hazard_branch' [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/hazard.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_branch' (18#1) [E:/lab5_pipeline/pipeline_cpu_no_hazard - 数据冒险成功版 -最佳/pipeline_cpu.srcs/sources_1/new/hazard.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'id_ex_regsrc' does not match port width (1) of module 'hazard_branch' [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:97]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (20#1) [E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v:2]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port clk_cpu
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[31]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[30]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[29]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[28]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[27]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[26]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[25]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[14]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[13]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[12]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[11]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[10]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[9]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[8]
WARNING: [Synth 8-3331] design hazard_branch has unconnected port ir[7]
WARNING: [Synth 8-3331] design forward has unconnected port ir[31]
WARNING: [Synth 8-3331] design forward has unconnected port ir[30]
WARNING: [Synth 8-3331] design forward has unconnected port ir[29]
WARNING: [Synth 8-3331] design forward has unconnected port ir[28]
WARNING: [Synth 8-3331] design forward has unconnected port ir[27]
WARNING: [Synth 8-3331] design forward has unconnected port ir[26]
WARNING: [Synth 8-3331] design forward has unconnected port ir[25]
WARNING: [Synth 8-3331] design forward has unconnected port ir[14]
WARNING: [Synth 8-3331] design forward has unconnected port ir[13]
WARNING: [Synth 8-3331] design forward has unconnected port ir[12]
WARNING: [Synth 8-3331] design forward has unconnected port ir[11]
WARNING: [Synth 8-3331] design forward has unconnected port ir[10]
WARNING: [Synth 8-3331] design forward has unconnected port ir[9]
WARNING: [Synth 8-3331] design forward has unconnected port ir[8]
WARNING: [Synth 8-3331] design forward has unconnected port ir[7]
WARNING: [Synth 8-3331] design ex_mem has unconnected port eflush
WARNING: [Synth 8-3331] design ex_mem has unconnected port io_we[4]
WARNING: [Synth 8-3331] design ex_mem has unconnected port io_we[3]
WARNING: [Synth 8-3331] design ex_mem has unconnected port io_we[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port io_we[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[31]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[30]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[29]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[28]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[27]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[26]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[25]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[24]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[23]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[22]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[21]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[20]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[19]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[18]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[17]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[16]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[15]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[14]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[13]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[12]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[11]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[10]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[9]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[8]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[7]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[6]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[3]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[2]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port ir[0]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dpram has unconnected port qspo[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
