# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../ip_repo/mat_mult_1.0/hdl/mat_mult_v1_0_S00_AXI.vhd" \
"../../../../../../../ip_repo/mat_mult_1.0/hdl/mat_mult_v1_0.vhd" \

# Do not sort compile order
nosort
