
ubuntu-preinstalled/dpkg-query:     file format elf32-littlearm


Disassembly of section .init:

00001c4c <.init>:
    1c4c:	push	{r3, lr}
    1c50:	bl	22fc <fchmod@plt+0xe4>
    1c54:	pop	{r3, pc}

Disassembly of section .plt:

00001c58 <calloc@plt-0x14>:
    1c58:	push	{lr}		; (str lr, [sp, #-4]!)
    1c5c:	ldr	lr, [pc, #4]	; 1c68 <calloc@plt-0x4>
    1c60:	add	lr, pc, lr
    1c64:	ldr	pc, [lr, #8]!
    1c68:	andeq	r5, r2, r0, asr #2

00001c6c <calloc@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #151552	; 0x25000
    1c74:	ldr	pc, [ip, #320]!	; 0x140

00001c78 <raise@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #151552	; 0x25000
    1c80:	ldr	pc, [ip, #312]!	; 0x138

00001c84 <fsync@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #151552	; 0x25000
    1c8c:	ldr	pc, [ip, #304]!	; 0x130

00001c90 <mbsrtowcs@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #151552	; 0x25000
    1c98:	ldr	pc, [ip, #296]!	; 0x128

00001c9c <strcmp@plt>:
    1c9c:			; <UNDEFINED> instruction: 0xe7fd4778
    1ca0:	add	ip, pc, #0, 12
    1ca4:	add	ip, ip, #151552	; 0x25000
    1ca8:	ldr	pc, [ip, #284]!	; 0x11c

00001cac <__cxa_finalize@plt>:
    1cac:	add	ip, pc, #0, 12
    1cb0:	add	ip, ip, #151552	; 0x25000
    1cb4:	ldr	pc, [ip, #276]!	; 0x114

00001cb8 <strtol@plt>:
    1cb8:	add	ip, pc, #0, 12
    1cbc:	add	ip, ip, #151552	; 0x25000
    1cc0:	ldr	pc, [ip, #268]!	; 0x10c

00001cc4 <strcspn@plt>:
    1cc4:	add	ip, pc, #0, 12
    1cc8:	add	ip, ip, #151552	; 0x25000
    1ccc:	ldr	pc, [ip, #260]!	; 0x104

00001cd0 <__isoc99_fscanf@plt>:
    1cd0:	add	ip, pc, #0, 12
    1cd4:	add	ip, ip, #151552	; 0x25000
    1cd8:	ldr	pc, [ip, #252]!	; 0xfc

00001cdc <read@plt>:
    1cdc:	add	ip, pc, #0, 12
    1ce0:	add	ip, ip, #151552	; 0x25000
    1ce4:	ldr	pc, [ip, #244]!	; 0xf4

00001ce8 <fflush@plt>:
    1ce8:	add	ip, pc, #0, 12
    1cec:	add	ip, ip, #151552	; 0x25000
    1cf0:	ldr	pc, [ip, #236]!	; 0xec

00001cf4 <wcwidth@plt>:
    1cf4:	add	ip, pc, #0, 12
    1cf8:	add	ip, ip, #151552	; 0x25000
    1cfc:	ldr	pc, [ip, #228]!	; 0xe4

00001d00 <getuid@plt>:
    1d00:	add	ip, pc, #0, 12
    1d04:	add	ip, ip, #151552	; 0x25000
    1d08:	ldr	pc, [ip, #220]!	; 0xdc

00001d0c <_setjmp@plt>:
    1d0c:	add	ip, pc, #0, 12
    1d10:	add	ip, ip, #151552	; 0x25000
    1d14:	ldr	pc, [ip, #212]!	; 0xd4

00001d18 <strchrnul@plt>:
    1d18:	add	ip, pc, #0, 12
    1d1c:	add	ip, ip, #151552	; 0x25000
    1d20:	ldr	pc, [ip, #204]!	; 0xcc

00001d24 <free@plt>:
    1d24:			; <UNDEFINED> instruction: 0xe7fd4778
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #151552	; 0x25000
    1d30:	ldr	pc, [ip, #192]!	; 0xc0

00001d34 <fgets@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #151552	; 0x25000
    1d3c:	ldr	pc, [ip, #184]!	; 0xb8

00001d40 <ferror@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #151552	; 0x25000
    1d48:	ldr	pc, [ip, #176]!	; 0xb0

00001d4c <strndup@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #151552	; 0x25000
    1d54:	ldr	pc, [ip, #168]!	; 0xa8

00001d58 <__vsnprintf_chk@plt>:
    1d58:	add	ip, pc, #0, 12
    1d5c:	add	ip, ip, #151552	; 0x25000
    1d60:	ldr	pc, [ip, #160]!	; 0xa0

00001d64 <memcpy@plt>:
    1d64:			; <UNDEFINED> instruction: 0xe7fd4778
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #151552	; 0x25000
    1d70:	ldr	pc, [ip, #148]!	; 0x94

00001d74 <execvp@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #151552	; 0x25000
    1d7c:	ldr	pc, [ip, #140]!	; 0x8c

00001d80 <execlp@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #151552	; 0x25000
    1d88:	ldr	pc, [ip, #132]!	; 0x84

00001d8c <time@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #151552	; 0x25000
    1d94:	ldr	pc, [ip, #124]!	; 0x7c

00001d98 <ftruncate64@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #151552	; 0x25000
    1da0:	ldr	pc, [ip, #116]!	; 0x74

00001da4 <memcmp@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #151552	; 0x25000
    1dac:	ldr	pc, [ip, #108]!	; 0x6c

00001db0 <_obstack_newchunk@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #151552	; 0x25000
    1db8:	ldr	pc, [ip, #100]!	; 0x64

00001dbc <stpcpy@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #151552	; 0x25000
    1dc4:	ldr	pc, [ip, #92]!	; 0x5c

00001dc8 <dcgettext@plt>:
    1dc8:			; <UNDEFINED> instruction: 0xe7fd4778
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #151552	; 0x25000
    1dd4:	ldr	pc, [ip, #80]!	; 0x50

00001dd8 <strdup@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #151552	; 0x25000
    1de0:	ldr	pc, [ip, #72]!	; 0x48

00001de4 <__stack_chk_fail@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #151552	; 0x25000
    1dec:	ldr	pc, [ip, #64]!	; 0x40

00001df0 <obstack_free@plt>:
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #151552	; 0x25000
    1df8:	ldr	pc, [ip, #56]!	; 0x38

00001dfc <_obstack_begin@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #151552	; 0x25000
    1e04:	ldr	pc, [ip, #48]!	; 0x30

00001e08 <unlink@plt>:
    1e08:			; <UNDEFINED> instruction: 0xe7fd4778
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #151552	; 0x25000
    1e14:	ldr	pc, [ip, #36]!	; 0x24

00001e18 <dup2@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #151552	; 0x25000
    1e20:	ldr	pc, [ip, #28]!

00001e24 <realloc@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #151552	; 0x25000
    1e2c:	ldr	pc, [ip, #20]!

00001e30 <dup@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #151552	; 0x25000
    1e38:	ldr	pc, [ip, #12]!

00001e3c <textdomain@plt>:
    1e3c:			; <UNDEFINED> instruction: 0xe7fd4778
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #151552	; 0x25000
    1e48:	ldr	pc, [ip, #0]!

00001e4c <strcasecmp@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #36, 20	; 0x24000
    1e54:	ldr	pc, [ip, #4088]!	; 0xff8

00001e58 <geteuid@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #36, 20	; 0x24000
    1e60:	ldr	pc, [ip, #4080]!	; 0xff0

00001e64 <strsignal@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #36, 20	; 0x24000
    1e6c:	ldr	pc, [ip, #4072]!	; 0xfe8

00001e70 <__fxstat64@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #36, 20	; 0x24000
    1e78:	ldr	pc, [ip, #4064]!	; 0xfe0

00001e7c <sigaction@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #36, 20	; 0x24000
    1e84:	ldr	pc, [ip, #4056]!	; 0xfd8

00001e88 <fwrite@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #36, 20	; 0x24000
    1e90:	ldr	pc, [ip, #4048]!	; 0xfd0

00001e94 <ioctl@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #36, 20	; 0x24000
    1e9c:	ldr	pc, [ip, #4040]!	; 0xfc8

00001ea0 <lseek64@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #36, 20	; 0x24000
    1ea8:	ldr	pc, [ip, #4032]!	; 0xfc0

00001eac <waitpid@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #36, 20	; 0x24000
    1eb4:	ldr	pc, [ip, #4024]!	; 0xfb8

00001eb8 <strcpy@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #36, 20	; 0x24000
    1ec0:	ldr	pc, [ip, #4016]!	; 0xfb0

00001ec4 <mbrtowc@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #36, 20	; 0x24000
    1ecc:	ldr	pc, [ip, #4008]!	; 0xfa8

00001ed0 <opendir@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #36, 20	; 0x24000
    1ed8:	ldr	pc, [ip, #4000]!	; 0xfa0

00001edc <fnmatch@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #36, 20	; 0x24000
    1ee4:	ldr	pc, [ip, #3992]!	; 0xf98

00001ee8 <open64@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #36, 20	; 0x24000
    1ef0:	ldr	pc, [ip, #3984]!	; 0xf90

00001ef4 <__asprintf_chk@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #36, 20	; 0x24000
    1efc:	ldr	pc, [ip, #3976]!	; 0xf88

00001f00 <getenv@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #36, 20	; 0x24000
    1f08:	ldr	pc, [ip, #3968]!	; 0xf80

00001f0c <puts@plt>:
    1f0c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #36, 20	; 0x24000
    1f18:	ldr	pc, [ip, #3956]!	; 0xf74

00001f1c <malloc@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #36, 20	; 0x24000
    1f24:	ldr	pc, [ip, #3948]!	; 0xf6c

00001f28 <__libc_start_main@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #36, 20	; 0x24000
    1f30:	ldr	pc, [ip, #3940]!	; 0xf64

00001f34 <strerror@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #36, 20	; 0x24000
    1f3c:	ldr	pc, [ip, #3932]!	; 0xf5c

00001f40 <strftime@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #36, 20	; 0x24000
    1f48:	ldr	pc, [ip, #3924]!	; 0xf54

00001f4c <__vfprintf_chk@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #36, 20	; 0x24000
    1f54:	ldr	pc, [ip, #3916]!	; 0xf4c

00001f58 <localtime@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #36, 20	; 0x24000
    1f60:	ldr	pc, [ip, #3908]!	; 0xf44

00001f64 <__gmon_start__@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #36, 20	; 0x24000
    1f6c:	ldr	pc, [ip, #3900]!	; 0xf3c

00001f70 <rename@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #36, 20	; 0x24000
    1f78:	ldr	pc, [ip, #3892]!	; 0xf34

00001f7c <getpid@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #36, 20	; 0x24000
    1f84:	ldr	pc, [ip, #3884]!	; 0xf2c

00001f88 <exit@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #36, 20	; 0x24000
    1f90:	ldr	pc, [ip, #3876]!	; 0xf24

00001f94 <strlen@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #36, 20	; 0x24000
    1f9c:	ldr	pc, [ip, #3868]!	; 0xf1c

00001fa0 <strchr@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #36, 20	; 0x24000
    1fa8:	ldr	pc, [ip, #3860]!	; 0xf14

00001fac <setenv@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #36, 20	; 0x24000
    1fb4:	ldr	pc, [ip, #3852]!	; 0xf0c

00001fb8 <chown@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #36, 20	; 0x24000
    1fc0:	ldr	pc, [ip, #3844]!	; 0xf04

00001fc4 <setlinebuf@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #36, 20	; 0x24000
    1fcc:	ldr	pc, [ip, #3836]!	; 0xefc

00001fd0 <__errno_location@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #36, 20	; 0x24000
    1fd8:	ldr	pc, [ip, #3828]!	; 0xef4

00001fdc <strncasecmp@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #36, 20	; 0x24000
    1fe4:	ldr	pc, [ip, #3820]!	; 0xeec

00001fe8 <__sprintf_chk@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #36, 20	; 0x24000
    1ff0:	ldr	pc, [ip, #3812]!	; 0xee4

00001ff4 <__vasprintf_chk@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #36, 20	; 0x24000
    1ffc:	ldr	pc, [ip, #3804]!	; 0xedc

00002000 <mkdir@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #36, 20	; 0x24000
    2008:	ldr	pc, [ip, #3796]!	; 0xed4

0000200c <setvbuf@plt>:
    200c:			; <UNDEFINED> instruction: 0xe7fd4778
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #36, 20	; 0x24000
    2018:	ldr	pc, [ip, #3784]!	; 0xec8

0000201c <memset@plt>:
    201c:			; <UNDEFINED> instruction: 0xe7fd4778
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #36, 20	; 0x24000
    2028:	ldr	pc, [ip, #3772]!	; 0xebc

0000202c <putchar@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #36, 20	; 0x24000
    2034:	ldr	pc, [ip, #3764]!	; 0xeb4

00002038 <__printf_chk@plt>:
    2038:			; <UNDEFINED> instruction: 0xe7fd4778
    203c:	add	ip, pc, #0, 12
    2040:	add	ip, ip, #36, 20	; 0x24000
    2044:	ldr	pc, [ip, #3752]!	; 0xea8

00002048 <link@plt>:
    2048:	add	ip, pc, #0, 12
    204c:	add	ip, ip, #36, 20	; 0x24000
    2050:	ldr	pc, [ip, #3744]!	; 0xea0

00002054 <write@plt>:
    2054:	add	ip, pc, #0, 12
    2058:	add	ip, ip, #36, 20	; 0x24000
    205c:	ldr	pc, [ip, #3736]!	; 0xe98

00002060 <fileno@plt>:
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #36, 20	; 0x24000
    2068:	ldr	pc, [ip, #3728]!	; 0xe90

0000206c <__fprintf_chk@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #36, 20	; 0x24000
    2074:	ldr	pc, [ip, #3720]!	; 0xe88

00002078 <memchr@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #36, 20	; 0x24000
    2080:	ldr	pc, [ip, #3712]!	; 0xe80

00002084 <access@plt>:
    2084:	add	ip, pc, #0, 12
    2088:	add	ip, ip, #36, 20	; 0x24000
    208c:	ldr	pc, [ip, #3704]!	; 0xe78

00002090 <fclose@plt>:
    2090:			; <UNDEFINED> instruction: 0xe7fd4778
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #36, 20	; 0x24000
    209c:	ldr	pc, [ip, #3692]!	; 0xe6c

000020a0 <pipe@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #36, 20	; 0x24000
    20a8:	ldr	pc, [ip, #3684]!	; 0xe64

000020ac <__longjmp_chk@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #36, 20	; 0x24000
    20b4:	ldr	pc, [ip, #3676]!	; 0xe5c

000020b8 <fcntl64@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #36, 20	; 0x24000
    20c0:	ldr	pc, [ip, #3668]!	; 0xe54

000020c4 <setlocale@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #36, 20	; 0x24000
    20cc:	ldr	pc, [ip, #3660]!	; 0xe4c

000020d0 <sigemptyset@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #36, 20	; 0x24000
    20d8:	ldr	pc, [ip, #3652]!	; 0xe44

000020dc <fork@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #36, 20	; 0x24000
    20e4:	ldr	pc, [ip, #3644]!	; 0xe3c

000020e8 <wcswidth@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #36, 20	; 0x24000
    20f0:	ldr	pc, [ip, #3636]!	; 0xe34

000020f4 <strrchr@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #36, 20	; 0x24000
    20fc:	ldr	pc, [ip, #3628]!	; 0xe2c

00002100 <statfs64@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #36, 20	; 0x24000
    2108:	ldr	pc, [ip, #3620]!	; 0xe24

0000210c <readdir64@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #36, 20	; 0x24000
    2114:	ldr	pc, [ip, #3612]!	; 0xe1c

00002118 <putc@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #36, 20	; 0x24000
    2120:	ldr	pc, [ip, #3604]!	; 0xe14

00002124 <dirfd@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #36, 20	; 0x24000
    212c:	ldr	pc, [ip, #3596]!	; 0xe0c

00002130 <fopen64@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #36, 20	; 0x24000
    2138:	ldr	pc, [ip, #3588]!	; 0xe04

0000213c <qsort@plt>:
    213c:			; <UNDEFINED> instruction: 0xe7fd4778
    2140:	add	ip, pc, #0, 12
    2144:	add	ip, ip, #36, 20	; 0x24000
    2148:	ldr	pc, [ip, #3576]!	; 0xdf8

0000214c <strpbrk@plt>:
    214c:	add	ip, pc, #0, 12
    2150:	add	ip, ip, #36, 20	; 0x24000
    2154:	ldr	pc, [ip, #3568]!	; 0xdf0

00002158 <bindtextdomain@plt>:
    2158:	add	ip, pc, #0, 12
    215c:	add	ip, ip, #36, 20	; 0x24000
    2160:	ldr	pc, [ip, #3560]!	; 0xde8

00002164 <umask@plt>:
    2164:			; <UNDEFINED> instruction: 0xe7fd4778
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #36, 20	; 0x24000
    2170:	ldr	pc, [ip, #3548]!	; 0xddc

00002174 <chmod@plt>:
    2174:	add	ip, pc, #0, 12
    2178:	add	ip, ip, #36, 20	; 0x24000
    217c:	ldr	pc, [ip, #3540]!	; 0xdd4

00002180 <scandir64@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #36, 20	; 0x24000
    2188:	ldr	pc, [ip, #3532]!	; 0xdcc

0000218c <fseek@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #36, 20	; 0x24000
    2194:	ldr	pc, [ip, #3524]!	; 0xdc4

00002198 <__xstat64@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #36, 20	; 0x24000
    21a0:	ldr	pc, [ip, #3516]!	; 0xdbc

000021a4 <isatty@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #36, 20	; 0x24000
    21ac:	ldr	pc, [ip, #3508]!	; 0xdb4

000021b0 <fputs@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #36, 20	; 0x24000
    21b8:	ldr	pc, [ip, #3500]!	; 0xdac

000021bc <strncmp@plt>:
    21bc:	add	ip, pc, #0, 12
    21c0:	add	ip, ip, #36, 20	; 0x24000
    21c4:	ldr	pc, [ip, #3492]!	; 0xda4

000021c8 <abort@plt>:
    21c8:	add	ip, pc, #0, 12
    21cc:	add	ip, ip, #36, 20	; 0x24000
    21d0:	ldr	pc, [ip, #3484]!	; 0xd9c

000021d4 <close@plt>:
    21d4:			; <UNDEFINED> instruction: 0xe7fd4778
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #36, 20	; 0x24000
    21e0:	ldr	pc, [ip, #3472]!	; 0xd90

000021e4 <__lxstat64@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #36, 20	; 0x24000
    21ec:	ldr	pc, [ip, #3464]!	; 0xd88

000021f0 <dcngettext@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #36, 20	; 0x24000
    21f8:	ldr	pc, [ip, #3456]!	; 0xd80

000021fc <closedir@plt>:
    21fc:			; <UNDEFINED> instruction: 0xe7fd4778
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #36, 20	; 0x24000
    2208:	ldr	pc, [ip, #3444]!	; 0xd74

0000220c <__snprintf_chk@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #36, 20	; 0x24000
    2214:	ldr	pc, [ip, #3436]!	; 0xd6c

00002218 <fchmod@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #36, 20	; 0x24000
    2220:	ldr	pc, [ip, #3428]!	; 0xd64

Disassembly of section .text:

00002228 <.text>:
    2228:	addlt	fp, r2, r0, lsl r5
    222c:	ldcmi	0, cr2, [r9], {-0}
    2230:			; <UNDEFINED> instruction: 0xf0099101
    2234:	ldmdami	r8, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    2238:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    223c:	ldc2l	0, cr15, [sl], #-20	; 0xffffffec
    2240:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    2244:	stc2	0, cr15, [sl], #36	; 0x24
    2248:	ldmdbmi	r6, {r0, r2, r4, r9, fp, lr}
    224c:	ldrbtmi	sl, [sl], #-2049	; 0xfffff7ff
    2250:			; <UNDEFINED> instruction: 0xf0064479
    2254:	stmdbvs	r0!, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    2258:	ldc2l	0, cr15, [sl, #4]!
    225c:	blmi	4d4aac <fchmod@plt+0x4d2894>
    2260:			; <UNDEFINED> instruction: 0x6120447a
    2264:	stmdavs	r0!, {r2, r4, r6, r7, fp, ip, lr}
    2268:			; <UNDEFINED> instruction: 0xf005b168
    226c:	stmdavs	r3!, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    2270:	bvs	6e827c <fchmod@plt+0x6e6064>
    2274:			; <UNDEFINED> instruction: 0x46044798
    2278:	stc2	0, cr15, [r6], #36	; 0x24
    227c:	svclt	0x00181e20
    2280:	andlt	r2, r2, r1
    2284:	stmdbmi	sl, {r4, r8, sl, fp, ip, sp, pc}
    2288:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    228c:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    2290:			; <UNDEFINED> instruction: 0xf976f006
    2294:	andeq	r4, r2, r0, lsr #29
    2298:	andeq	r1, r1, r2, lsr #11
    229c:	andeq	lr, r0, lr, lsr r6
    22a0:	andeq	pc, r0, r2, ror #4
    22a4:	andeq	r4, r2, ip, lsl r5
    22a8:	andeq	r4, r2, r4, asr #22
    22ac:	andeq	r0, r0, r8, lsl #4
    22b0:	andeq	pc, r0, r6, asr r1	; <UNPREDICTABLE>
    22b4:	bleq	3e3f8 <fchmod@plt+0x3c1e0>
    22b8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    22bc:	strbtmi	fp, [sl], -r2, lsl #24
    22c0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    22c4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    22c8:	ldrmi	sl, [sl], #776	; 0x308
    22cc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    22d0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    22d4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    22d8:			; <UNDEFINED> instruction: 0xf85a4b06
    22dc:	stmdami	r6, {r0, r1, ip, sp}
    22e0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    22e4:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    22e8:	svc	0x006ef7ff
    22ec:			; <UNDEFINED> instruction: 0x00024abc
    22f0:	andeq	r0, r0, r0, ror #3
    22f4:	andeq	r0, r0, r0, lsr r2
    22f8:	andeq	r0, r0, ip, lsr r2
    22fc:	ldr	r3, [pc, #20]	; 2318 <fchmod@plt+0x100>
    2300:	ldr	r2, [pc, #20]	; 231c <fchmod@plt+0x104>
    2304:	add	r3, pc, r3
    2308:	ldr	r2, [r3, r2]
    230c:	cmp	r2, #0
    2310:	bxeq	lr
    2314:	b	1f64 <__gmon_start__@plt>
    2318:	muleq	r2, ip, sl
    231c:	andeq	r0, r0, r0, lsr #4
    2320:	blmi	1d4340 <fchmod@plt+0x1d2128>
    2324:	bmi	1d350c <fchmod@plt+0x1d12f4>
    2328:	addmi	r4, r3, #2063597568	; 0x7b000000
    232c:	andle	r4, r3, sl, ror r4
    2330:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2334:	ldrmi	fp, [r8, -r3, lsl #2]
    2338:	svclt	0x00004770
    233c:	andeq	r4, r2, ip, lsr #27
    2340:	andeq	r4, r2, r8, lsr #27
    2344:	andeq	r4, r2, r8, ror sl
    2348:	andeq	r0, r0, r8, ror #3
    234c:	stmdbmi	r9, {r3, fp, lr}
    2350:	bmi	253538 <fchmod@plt+0x251320>
    2354:	bne	253540 <fchmod@plt+0x251328>
    2358:	svceq	0x00cb447a
    235c:			; <UNDEFINED> instruction: 0x01a1eb03
    2360:	andle	r1, r3, r9, asr #32
    2364:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2368:	ldrmi	fp, [r8, -r3, lsl #2]
    236c:	svclt	0x00004770
    2370:	andeq	r4, r2, r0, lsl #27
    2374:	andeq	r4, r2, ip, ror sp
    2378:	andeq	r4, r2, ip, asr #20
    237c:	andeq	r0, r0, ip, asr #4
    2380:	blmi	2af7a8 <fchmod@plt+0x2ad590>
    2384:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2388:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    238c:	blmi	270940 <fchmod@plt+0x26e728>
    2390:	ldrdlt	r5, [r3, -r3]!
    2394:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2398:			; <UNDEFINED> instruction: 0xf7ff6818
    239c:			; <UNDEFINED> instruction: 0xf7ffec88
    23a0:	blmi	1c22a4 <fchmod@plt+0x1c008c>
    23a4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    23a8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    23ac:	andeq	r4, r2, lr, asr #26
    23b0:	andeq	r4, r2, ip, lsl sl
    23b4:	andeq	r0, r0, r4, ror #3
    23b8:	andeq	r4, r2, sl, ror #24
    23bc:	andeq	r4, r2, lr, lsr #26
    23c0:	svclt	0x0000e7c4
    23c4:	andcs	r4, r5, #344064	; 0x54000
    23c8:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    23cc:	ldcmi	0, cr2, [r4], {-0}
    23d0:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    23d4:	bmi	515028 <fchmod@plt+0x512e10>
    23d8:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    23dc:	ldrbtmi	r4, [sl], #-3347	; 0xfffff2ed
    23e0:	andcs	r4, r1, r1, lsl #12
    23e4:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    23e8:	andcs	r4, r5, #278528	; 0x44000
    23ec:	ldrbtmi	r2, [r9], #-0
    23f0:	stcl	7, cr15, [ip], #1020	; 0x3fc
    23f4:	andcs	r4, r1, r1, lsl #12
    23f8:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    23fc:	stmdbmi	sp, {r0, r1, r5, r9, sl, lr}
    2400:	stmdbpl	r3!, {r0, r2, r9, sp}^
    2404:	ldrbtmi	r2, [r9], #-0
    2408:			; <UNDEFINED> instruction: 0xf7ff681c
    240c:	strmi	lr, [r1], -r0, ror #25
    2410:			; <UNDEFINED> instruction: 0xf0054620
    2414:	andcs	pc, r0, r7, asr #27
    2418:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    241c:	andeq	lr, r0, r6, ror #8
    2420:	andeq	r4, r2, ip, asr #19
    2424:	muleq	r0, r6, r4
    2428:	andeq	lr, r0, r2, lsr #9
    242c:	andeq	r0, r0, r4, lsr r2
    2430:	muleq	r0, lr, r4
    2434:	andeq	lr, r0, r2, lsl #10
    2438:	andcs	r4, r5, #36, 18	; 0x90000
    243c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    2440:	stcmi	0, cr2, [r3], #-0
    2444:	stcl	7, cr15, [r2], {255}	; 0xff
    2448:	ldrbtmi	r4, [ip], #-2594	; 0xfffff5de
    244c:			; <UNDEFINED> instruction: 0x4601447a
    2450:			; <UNDEFINED> instruction: 0xf7ff2001
    2454:	stmdbmi	r0!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2458:	andcs	r2, r0, r5, lsl #4
    245c:			; <UNDEFINED> instruction: 0xf7ff4479
    2460:			; <UNDEFINED> instruction: 0x4601ecb6
    2464:			; <UNDEFINED> instruction: 0xf7ff2001
    2468:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    246c:	andcs	r2, r0, r5, lsl #4
    2470:			; <UNDEFINED> instruction: 0xf7ff4479
    2474:	strmi	lr, [r1], -ip, lsr #25
    2478:			; <UNDEFINED> instruction: 0xf7ff2001
    247c:	ldmdbmi	r8, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2480:	andcs	r2, r0, r5, lsl #4
    2484:			; <UNDEFINED> instruction: 0xf7ff4479
    2488:	bmi	5bd718 <fchmod@plt+0x5bb500>
    248c:			; <UNDEFINED> instruction: 0x4601447a
    2490:			; <UNDEFINED> instruction: 0xf7ff2001
    2494:	ldmdbmi	r4, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    2498:	andcs	r2, r0, r5, lsl #4
    249c:			; <UNDEFINED> instruction: 0xf7ff4479
    24a0:			; <UNDEFINED> instruction: 0x4601ec96
    24a4:			; <UNDEFINED> instruction: 0xf7ff2001
    24a8:	blmi	43dbd8 <fchmod@plt+0x43b9c0>
    24ac:	andcs	r4, r5, #16, 18	; 0x40000
    24b0:	stmiapl	r3!, {sp}^
    24b4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    24b8:	stc	7, cr15, [r8], {255}	; 0xff
    24bc:	strtmi	r4, [r0], -r1, lsl #12
    24c0:	ldc2l	0, cr15, [r0, #-20]!	; 0xffffffec
    24c4:			; <UNDEFINED> instruction: 0xf7ff2000
    24c8:	svclt	0x0000ed60
    24cc:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    24d0:	andeq	r4, r2, sl, asr r9
    24d4:	andeq	lr, r0, r4, lsr r4
    24d8:	andeq	lr, r0, r8, ror #9
    24dc:	muleq	r0, r0, r7
    24e0:	strdeq	lr, [r0], -r0
    24e4:	andeq	lr, r0, r8, asr #17
    24e8:	andeq	lr, r0, r8, asr #17
    24ec:	andeq	r0, r0, r4, lsr r2
    24f0:	andeq	lr, r0, r4, asr r4
    24f4:			; <UNDEFINED> instruction: 0xf0062000
    24f8:	svclt	0x0000bae7
    24fc:			; <UNDEFINED> instruction: 0x4606b570
    2500:	strtcs	r4, [pc], #-3338	; 2508 <fchmod@plt+0x2f0>
    2504:			; <UNDEFINED> instruction: 0x4621447d
    2508:			; <UNDEFINED> instruction: 0xf7ff4630
    250c:	stmdblt	r0!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    2510:	svcmi	0x0001f815
    2514:	mvnsle	r2, r0, lsl #24
    2518:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    251c:	andcs	r2, r0, r5, lsl #4
    2520:			; <UNDEFINED> instruction: 0xf7ff4479
    2524:			; <UNDEFINED> instruction: 0x4621ec54
    2528:			; <UNDEFINED> instruction: 0xf82af006
    252c:	andeq	lr, r0, r8, lsl #20
    2530:	strdeq	lr, [r0], -r0
    2534:	strdlt	fp, [r3], r0
    2538:	stcmi	8, cr6, [r9], #-28	; 0xffffffe4
    253c:	movtlt	r4, #29820	; 0x747c
    2540:	teqlt	r5, #4521984	; 0x450000
    2544:	cdpcs	8, 0, cr6, cr0, cr6, {4}
    2548:	strtmi	sp, [r8], -r6, asr #2
    254c:			; <UNDEFINED> instruction: 0xffd6f7ff
    2550:			; <UNDEFINED> instruction: 0xf0014630
    2554:	blmi	902080 <fchmod@plt+0x8ffe68>
    2558:	stmiapl	r3!, {r0, r3, r4, r5, r9, sl, lr}^
    255c:			; <UNDEFINED> instruction: 0xf0066818
    2560:	stmdbvs	r3, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    2564:	movtlt	r4, #13828	; 0x3604
    2568:	msreq	CPSR_fs, r0, lsl #2
    256c:	tstls	r1, sl, lsr #12
    2570:	blx	53e580 <fchmod@plt+0x53c368>
    2574:	stmdbls	r1, {r3, r6, r7, r8, ip, sp, pc}
    2578:	strtmi	r4, [r0], -sl, lsr #12
    257c:	blx	ff5be58e <fchmod@plt+0xff5bc376>
    2580:			; <UNDEFINED> instruction: 0xf0029001
    2584:	stmdals	r1, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    2588:			; <UNDEFINED> instruction: 0xf87af005
    258c:	andlt	r4, r3, r0, lsr r6
    2590:	ldmdbmi	r5, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2594:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2598:			; <UNDEFINED> instruction: 0xf7ff2000
    259c:	blmi	47d604 <fchmod@plt+0x47b3ec>
    25a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    25a4:			; <UNDEFINED> instruction: 0xf0056819
    25a8:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    25ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    25b0:	stc	7, cr15, [ip], {255}	; 0xff
    25b4:			; <UNDEFINED> instruction: 0xf0044629
    25b8:	stmdbmi	sp, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
    25bc:	andcs	r4, r5, #24, 12	; 0x1800000
    25c0:			; <UNDEFINED> instruction: 0xf7ff4479
    25c4:	tstcs	r1, r4, lsl #24
    25c8:	strtmi	r4, [r0], -r5, lsl #12
    25cc:			; <UNDEFINED> instruction: 0xffbef008
    25d0:	strtmi	r4, [r8], -r1, lsl #12
    25d4:	blx	1cbe5ee <fchmod@plt+0x1cbc3d6>
    25d8:	andcs	r4, r5, #98304	; 0x18000
    25dc:			; <UNDEFINED> instruction: 0xe7db4479
    25e0:	andeq	r4, r2, r8, ror #16
    25e4:	andeq	r0, r0, r8, lsl #4
    25e8:	muleq	r0, r6, r9
    25ec:	andeq	lr, r0, r2, asr #19
    25f0:	muleq	r0, r0, r9
    25f4:	andeq	lr, r0, r0, asr r9
    25f8:			; <UNDEFINED> instruction: 0xf1014610
    25fc:			; <UNDEFINED> instruction: 0xf008022c
    2600:	svclt	0x0000bbf9
    2604:	svcmi	0x00f0e92d
    2608:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    260c:	ldmdavs	pc, {r1, r8, r9, fp, pc}	; <UNPREDICTABLE>
    2610:	bne	43de38 <fchmod@plt+0x43bc20>
    2614:	cdp	0, 0, cr11, cr8, cr7, {4}
    2618:	movwls	r2, #19088	; 0x4a90
    261c:			; <UNDEFINED> instruction: 0xf0002f00
    2620:	strcs	r8, [r0, -r9, lsl #1]
    2624:	svccs	0x0004f853
    2628:	smladxcc	r1, sp, r6, r4
    262c:	mvnsle	r2, r0, lsl #20
    2630:	ldrtmi	r2, [r8], -r4, lsl #2
    2634:	blx	fed3e652 <fchmod@plt+0xfed3c43a>
    2638:	andls	r2, r1, r8, lsl r3
    263c:			; <UNDEFINED> instruction: 0xf007fb03
    2640:	blx	fe9be65e <fchmod@plt+0xfe9bc446>
    2644:	bl	e925c <fchmod@plt+0xe7044>
    2648:	svcne	0x001c0585
    264c:	andls	r4, r2, r6, lsl #12
    2650:	vmin.s8	d20, d0, d16
    2654:			; <UNDEFINED> instruction: 0xf0092101
    2658:			; <UNDEFINED> instruction: 0xf854f8b7
    265c:	ldrtmi	r1, [r0], -r4, lsl #30
    2660:			; <UNDEFINED> instruction: 0xf0093618
    2664:	adcmi	pc, r5, #1720320	; 0x1a4000
    2668:			; <UNDEFINED> instruction: 0xf8d9d1f2
    266c:	stccs	0, cr4, [r0], {-0}
    2670:	addhi	pc, r2, r0, asr #6
    2674:	adcseq	r9, fp, r1, lsl #20
    2678:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    267c:	ldmne	r5, {r0, r2, r8, r9, ip, pc}^
    2680:			; <UNDEFINED> instruction: 0xf8d99703
    2684:	b	13ce69c <fchmod@plt+0x13cc484>
    2688:	andls	r0, r0, #136, 4	; 0x80000008
    268c:			; <UNDEFINED> instruction: 0xf853189a
    2690:	blls	ea738 <fchmod@plt+0xe8520>
    2694:	suble	r2, sl, r0, lsl #22
    2698:	blmi	7ce14 <fchmod@plt+0x7abfc>
    269c:	streq	pc, [ip, -sl, lsl #2]!
    26a0:	ldrbmi	r2, [r8], -r0, lsl #12
    26a4:			; <UNDEFINED> instruction: 0x4651463a
    26a8:	bleq	63eadc <fchmod@plt+0x63c8c4>
    26ac:			; <UNDEFINED> instruction: 0xf962f009
    26b0:	stmdavs	r3!, {r3, r4, r8, ip, sp, pc}
    26b4:	movwcc	r4, #5638	; 0x1606
    26b8:	strcc	r6, [r4], #-35	; 0xffffffdd
    26bc:	mvnsle	r4, r5, lsr #5
    26c0:			; <UNDEFINED> instruction: 0xf8d9b38e
    26c4:			; <UNDEFINED> instruction: 0xf1084000
    26c8:	strbmi	r0, [r4, #-2049]	; 0xfffff7ff
    26cc:	svcls	0x0003dcd9
    26d0:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
    26d4:	vmov	r2, s17
    26d8:			; <UNDEFINED> instruction: 0xf0081a10
    26dc:	svccs	0x0000f89b
    26e0:	blls	1767e0 <fchmod@plt+0x1745c8>
    26e4:	cdpmi	7, 2, cr2, cr9, cr0, {0}
    26e8:	ldrmi	r9, [r8], r1, lsl #26
    26ec:			; <UNDEFINED> instruction: 0x9010f8dd
    26f0:	ldrbtmi	r9, [lr], #-3074	; 0xfffff3fe
    26f4:	and	r4, r8, r8, lsr #9
    26f8:			; <UNDEFINED> instruction: 0xf1094620
    26fc:			; <UNDEFINED> instruction: 0xf0090904
    2700:	strmi	pc, [r8, #2449]!	; 0x991
    2704:	ldreq	pc, [r8], #-260	; 0xfffffefc
    2708:			; <UNDEFINED> instruction: 0xf855d02a
    270c:	stmdacs	r0, {r2, r8, r9, fp}
    2710:			; <UNDEFINED> instruction: 0x4631d1f2
    2714:			; <UNDEFINED> instruction: 0xf7ff2205
    2718:			; <UNDEFINED> instruction: 0xf8d9eb5a
    271c:	strcc	r1, [r1, -r0]
    2720:	blx	fe43e74e <fchmod@plt+0xfe43c536>
    2724:	ldmib	r9, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2728:	blls	12f30 <fchmod@plt+0x10d18>
    272c:	movwcs	r4, #1050	; 0x41a
    2730:	bfi	r6, r3, #0, #9
    2734:	ldrtmi	r2, [r8], -r4, lsl #2
    2738:	blx	cbe756 <fchmod@plt+0xcbc53e>
    273c:	ldrtmi	r4, [r8], -r3, lsl #13
    2740:	andlt	pc, r4, sp, asr #17
    2744:	blx	93e762 <fchmod@plt+0x93c54a>
    2748:	ldrdmi	pc, [r0], -r9
    274c:	andls	r2, r2, r0, lsl #24
    2750:	mrc	12, 0, sp, cr8, cr0, {4}
    2754:			; <UNDEFINED> instruction: 0x46482a90
    2758:	bne	43dfc0 <fchmod@plt+0x43bda8>
    275c:			; <UNDEFINED> instruction: 0xf85af008
    2760:			; <UNDEFINED> instruction: 0xf7ff9802
    2764:	stmdals	r1, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    2768:	b	ff7c076c <fchmod@plt+0xff7be554>
    276c:	andlt	r4, r7, r8, lsr r6
    2770:	blhi	bda6c <fchmod@plt+0xbb854>
    2774:	svchi	0x00f0e8bd
    2778:	bcs	fe43dfe0 <fchmod@plt+0xfe43bdc8>
    277c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
    2780:	adcseq	r1, fp, r0, lsl sl
    2784:			; <UNDEFINED> instruction: 0xf0089305
    2788:	str	pc, [sl, r5, asr #16]!
    278c:	andeq	lr, r0, r2, lsr #17
    2790:	blmi	1114ca4 <fchmod@plt+0x1112a8c>
    2794:	ldrbtmi	r4, [r9], #-2628	; 0xfffff5bc
    2798:	mvnsmi	lr, sp, lsr #18
    279c:	ldrbtmi	fp, [fp], #-134	; 0xffffff7a
    27a0:	stmpl	sl, {r1, sl, fp, sp, pc}
    27a4:	strtmi	r4, [r1], -r0, lsl #13
    27a8:	ldmdavs	r2, {r3, r4, fp, sp, lr}
    27ac:			; <UNDEFINED> instruction: 0xf04f9205
    27b0:			; <UNDEFINED> instruction: 0xf0080200
    27b4:	vaddmi.f32	s30, s26, s14
    27b8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    27bc:	blmi	f36948 <fchmod@plt+0xf34730>
    27c0:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
    27c4:	stmdacs	r0, {r3, r4, fp, sp, lr}
    27c8:	strbtmi	sp, [pc], -r5, asr #2
    27cc:	stc2	0, cr15, [ip, #4]
    27d0:			; <UNDEFINED> instruction: 0xf0074638
    27d4:	blmi	e02790 <fchmod@plt+0xe00578>
    27d8:	ldmpl	r1!, {r3, r4, r5, r9, sl, lr}^
    27dc:			; <UNDEFINED> instruction: 0xf832f008
    27e0:	ldrdmi	pc, [r0], -r8
    27e4:	eorsle	r2, r9, r0, lsl #24
    27e8:			; <UNDEFINED> instruction: 0x46434933
    27ec:	ldrtmi	r4, [r8], -sl, lsr #12
    27f0:			; <UNDEFINED> instruction: 0xf7ff4479
    27f4:	strmi	pc, [r4], -r7, lsl #30
    27f8:	andcs	r4, r5, #48, 22	; 0xc000
    27fc:	andcs	r4, r0, r0, lsr r9
    2800:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2804:	ldrdhi	pc, [r0], -r3
    2808:	b	ff84080c <fchmod@plt+0xff83e5f4>
    280c:	strbmi	r4, [r0], -r1, lsl #12
    2810:	blx	ff23e82e <fchmod@plt+0xff23c616>
    2814:	stmdbmi	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
    2818:	andcs	r2, r0, r5, lsl #4
    281c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2820:			; <UNDEFINED> instruction: 0xf7ff681e
    2824:			; <UNDEFINED> instruction: 0x4601ead4
    2828:			; <UNDEFINED> instruction: 0xf0054630
    282c:			; <UNDEFINED> instruction: 0x4638fbbb
    2830:			; <UNDEFINED> instruction: 0xf80ef008
    2834:			; <UNDEFINED> instruction: 0xf0084628
    2838:			; <UNDEFINED> instruction: 0xf001f9b5
    283c:	bmi	902550 <fchmod@plt+0x900338>
    2840:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    2844:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2848:	subsmi	r9, sl, r5, lsl #22
    284c:	strtmi	sp, [r0], -r6, lsr #2
    2850:	pop	{r1, r2, ip, sp, pc}
    2854:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
    2858:	ldr	r7, [r6, r0, lsl #1]!
    285c:	bcs	29064 <fchmod@plt+0x26e4c>
    2860:	blls	79c9c <fchmod@plt+0x77a84>
    2864:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    2868:			; <UNDEFINED> instruction: 0xb12b690b
    286c:	eoreq	pc, ip, #1073741824	; 0x40000000
    2870:			; <UNDEFINED> instruction: 0xf0084628
    2874:	bls	41378 <fchmod@plt+0x3f160>
    2878:	adcmi	r3, r2, #16777216	; 0x1000000
    287c:	strcs	sp, [r0], #-3313	; 0xfffff30f
    2880:	ldmdbmi	r3, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    2884:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2888:	b	fe84088c <fchmod@plt+0xfe83e674>
    288c:			; <UNDEFINED> instruction: 0xf0099904
    2890:			; <UNDEFINED> instruction: 0x4620fad9
    2894:	stc2l	0, cr15, [sl], #16
    2898:	ldrb	r2, [r0, r1, lsl #8]
    289c:	b	fe8c08a0 <fchmod@plt+0xfe8be688>
    28a0:	andeq	r4, r2, lr, lsl #12
    28a4:	andeq	r4, r2, r6, ror #16
    28a8:	andeq	r0, r0, r4, lsl #4
    28ac:	andeq	r4, r2, ip, ror #11
    28b0:	andeq	r4, r2, r6, lsl r9
    28b4:	andeq	r0, r0, r0, lsl r2
    28b8:			; <UNDEFINED> instruction: 0xfffffe05
    28bc:	andeq	r0, r0, r4, lsr r2
    28c0:	andeq	lr, r0, r6, lsl #2
    28c4:	andeq	r0, r0, ip, lsl #4
    28c8:			; <UNDEFINED> instruction: 0x0000e7b2
    28cc:	andeq	r4, r2, r2, ror #10
    28d0:	andeq	lr, r0, lr, lsr #14
    28d4:	push	{r1, r6, r7, fp, sp, lr}
    28d8:			; <UNDEFINED> instruction: 0x468147f0
    28dc:			; <UNDEFINED> instruction: 0x8118f8df
    28e0:	ldrbtmi	fp, [r8], #130	; 0x82
    28e4:	ldmdavs	r3, {r1, r3, r6, r8, r9, ip, sp, pc}^
    28e8:	subsle	r2, sl, r0, lsl #22
    28ec:	ldmdavs	fp, {r0, r4, fp, sp, lr}^
    28f0:	subsle	r2, sl, r0, lsl #18
    28f4:	andcs	r6, r5, #148, 16	; 0x940000
    28f8:	movwls	r6, #6221	; 0x184d
    28fc:	subsle	r2, fp, r0, lsl #24
    2900:	andcs	r4, r0, lr, lsr r9
    2904:			; <UNDEFINED> instruction: 0xf7ff4479
    2908:			; <UNDEFINED> instruction: 0xf8d9ea62
    290c:	blls	4a944 <fchmod@plt+0x4872c>
    2910:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}^
    2914:	andcs	r4, r1, r1, lsl #12
    2918:	bl	fe44091c <fchmod@plt+0xfe43e704>
    291c:	andcs	r4, r5, #56, 18	; 0xe0000
    2920:	ldrbtmi	r2, [r9], #-0
    2924:	b	14c0928 <fchmod@plt+0x14be710>
    2928:	ldrdcs	pc, [ip], -r9
    292c:	ldmvs	r2, {r0, r1, r3, r5, r9, sl, lr}
    2930:			; <UNDEFINED> instruction: 0x46016852
    2934:			; <UNDEFINED> instruction: 0xf7ff2001
    2938:	strbmi	lr, [r8], -r2, lsl #23
    293c:	ldrdge	pc, [r4], #143	; 0x8f
    2940:			; <UNDEFINED> instruction: 0xff4af004
    2944:	ldrbtmi	r2, [sl], #1280	; 0x500
    2948:	andls	r4, r1, r7, lsl #12
    294c:			; <UNDEFINED> instruction: 0xf858e009
    2950:	tstcs	r1, r3
    2954:			; <UNDEFINED> instruction: 0xf0084620
    2958:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    295c:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    2960:	ldrtmi	r3, [r8], -r1, lsl #10
    2964:			; <UNDEFINED> instruction: 0xff40f004
    2968:	strmi	r4, [r4], -r7, lsr #22
    296c:	cmplt	r8, r1
    2970:	rscle	r2, ip, r0, lsl #26
    2974:	andcs	r4, r2, #36, 22	; 0x9000
    2978:	ldrbmi	r2, [r0], -r1, lsl #2
    297c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2980:			; <UNDEFINED> instruction: 0xf7ff6833
    2984:	strb	lr, [r4, r2, lsl #21]!
    2988:			; <UNDEFINED> instruction: 0xf0044638
    298c:	bllt	1582668 <fchmod@plt+0x1580450>
    2990:	ldrdeq	pc, [ip], -r9
    2994:	svclt	0x000c2800
    2998:	stclne	6, cr4, [r8], #-160	; 0xffffff60
    299c:	pop	{r1, ip, sp, pc}
    29a0:	ldmdavs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
    29a4:	stmdbcs	r0, {r0, r1, r6, fp, sp, lr}
    29a8:	ldmvs	r4, {r2, r5, r7, r8, ip, lr, pc}
    29ac:			; <UNDEFINED> instruction: 0xf8d92205
    29b0:	movwls	r5, #4100	; 0x1004
    29b4:			; <UNDEFINED> instruction: 0xd1a32c00
    29b8:			; <UNDEFINED> instruction: 0x46204914
    29bc:			; <UNDEFINED> instruction: 0xf7ff4479
    29c0:	blls	7d1e0 <fchmod@plt+0x7afc8>
    29c4:			; <UNDEFINED> instruction: 0x4601461a
    29c8:			; <UNDEFINED> instruction: 0xf7ff2001
    29cc:	ldmdbmi	r0, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    29d0:	andcs	r4, r5, #32, 12	; 0x2000000
    29d4:			; <UNDEFINED> instruction: 0xf7ff4479
    29d8:			; <UNDEFINED> instruction: 0x462ae9fa
    29dc:	andcs	r4, r1, r1, lsl #12
    29e0:	bl	b409e4 <fchmod@plt+0xb3e7cc>
    29e4:	stmdbmi	fp, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    29e8:			; <UNDEFINED> instruction: 0xf8d92001
    29ec:	ldrbtmi	r2, [r9], #-4
    29f0:	bl	9409f4 <fchmod@plt+0x93e7dc>
    29f4:	svclt	0x0000e7cc
    29f8:	andeq	r4, r2, r2, asr #9
    29fc:	andeq	lr, r0, r0, ror #13
    2a00:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    2a04:	andeq	lr, r0, r6, lsl #14
    2a08:	andeq	r0, r0, r4, lsr r2
    2a0c:	andeq	lr, r0, ip, asr r6
    2a10:	andeq	lr, r0, r0, ror #12
    2a14:	andeq	lr, r0, lr, lsr r6
    2a18:	svcmi	0x00f0e92d
    2a1c:	cfstr32	mvfx2, [sp, #-0]
    2a20:	bmi	1b25630 <fchmod@plt+0x1b23418>
    2a24:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
    2a28:	asrsls	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    2a2c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    2a30:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    2a34:			; <UNDEFINED> instruction: 0xf04f9305
    2a38:	stmdavs	r3, {r8, r9}
    2a3c:	strpl	lr, [r2, #-2509]	; 0xfffff633
    2a40:	blcs	27e58 <fchmod@plt+0x25c40>
    2a44:	adcshi	pc, lr, r0
    2a48:	strtmi	r4, [r8], -r7, lsl #12
    2a4c:	mcrr2	0, 0, pc, ip, cr1	; <UNPREDICTABLE>
    2a50:	stc2l	0, cr15, [r2, #-8]
    2a54:			; <UNDEFINED> instruction: 0xf9ecf002
    2a58:	blmi	140bbc <fchmod@plt+0x13e9a4>
    2a5c:			; <UNDEFINED> instruction: 0xf0002c00
    2a60:	blmi	17e2d14 <fchmod@plt+0x17e0afc>
    2a64:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a68:	ldrsbge	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    2a6c:	movwls	r4, #5243	; 0x147b
    2a70:	ldrbtmi	r3, [sl], #772	; 0x304
    2a74:	cfsh32	mvfx9, mvfx8, #0
    2a78:	stmdavc	r1!, {r4, r9, fp, ip, sp}
    2a7c:			; <UNDEFINED> instruction: 0xf7ff4650
    2a80:	stmdacs	r0, {r4, r7, r9, fp, sp, lr, pc}
    2a84:	ldmdbmi	r8, {r1, r3, r4, r5, r6, ip, lr, pc}^
    2a88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2a8c:	bl	17c0a90 <fchmod@plt+0x17be878>
    2a90:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2a94:			; <UNDEFINED> instruction: 0x4640d153
    2a98:			; <UNDEFINED> instruction: 0xf916f00b
    2a9c:			; <UNDEFINED> instruction: 0xf7ff4620
    2aa0:			; <UNDEFINED> instruction: 0x4621ea7a
    2aa4:	strbmi	r4, [r0], -r2, lsl #12
    2aa8:			; <UNDEFINED> instruction: 0xf9daf00b
    2aac:			; <UNDEFINED> instruction: 0xf00b4640
    2ab0:	stmdals	r4, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    2ab4:	ldc2	0, cr15, [r4], #28
    2ab8:	strbmi	r4, [r0], -r1, lsl #12
    2abc:			; <UNDEFINED> instruction: 0xf9f8f00b
    2ac0:	stmdals	r4, {r0, r3, r5, r9, sl, lr}
    2ac4:	cdp2	0, 13, cr15, cr2, cr4, {0}
    2ac8:			; <UNDEFINED> instruction: 0xff04f7ff
    2acc:	bllt	fe1542e8 <fchmod@plt+0xfe1520d0>
    2ad0:	andcs	r4, r5, #1146880	; 0x118000
    2ad4:	strtmi	r9, [r8], -r0, lsl #22
    2ad8:	movwcc	r4, #5241	; 0x1479
    2adc:			; <UNDEFINED> instruction: 0xf7ff9300
    2ae0:			; <UNDEFINED> instruction: 0x4621e976
    2ae4:			; <UNDEFINED> instruction: 0xf9aef009
    2ae8:	blmi	1094ff4 <fchmod@plt+0x1092ddc>
    2aec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2af0:			; <UNDEFINED> instruction: 0xf8592205
    2af4:	ldmdavs	ip, {r0, r1, ip, sp}
    2af8:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2afc:	strtmi	r4, [r0], -r1, lsl #12
    2b00:	blx	143eb1c <fchmod@plt+0x143c904>
    2b04:	blmi	140c68 <fchmod@plt+0x13ea50>
    2b08:			; <UNDEFINED> instruction: 0xd1b62c00
    2b0c:	ldc2l	0, cr15, [sl, #4]
    2b10:			; <UNDEFINED> instruction: 0xf00b4640
    2b14:	bmi	e41360 <fchmod@plt+0xe3f148>
    2b18:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    2b1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b20:	subsmi	r9, sl, r5, lsl #22
    2b24:	stmdals	r0, {r2, r3, r6, r8, ip, lr, pc}
    2b28:	ldc	0, cr11, [sp], #28
    2b2c:	pop	{r1, r8, r9, fp, pc}
    2b30:	ldmdbmi	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b34:	blmi	c8b350 <fchmod@plt+0xc89138>
    2b38:	ldrbtmi	r2, [r9], #-0
    2b3c:			; <UNDEFINED> instruction: 0xf004e7d9
    2b40:	strcs	pc, [r0, #-4043]	; 0xfffff035
    2b44:	ldrtmi	r4, [r0], -r6, lsl #12
    2b48:			; <UNDEFINED> instruction: 0xffcef004
    2b4c:	orrlt	r4, r8, r3, lsl #13
    2b50:	ldrdne	pc, [r4], -fp
    2b54:	strtmi	r2, [r0], -r0, lsl #4
    2b58:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b5c:	mvnsle	r2, r0, lsl #16
    2b60:			; <UNDEFINED> instruction: 0xf7ff4658
    2b64:	strmi	pc, [r5], #-3767	; 0xfffff149
    2b68:			; <UNDEFINED> instruction: 0xf0044630
    2b6c:	selmi	pc, r3, sp	; <UNPREDICTABLE>
    2b70:	mvnle	r2, r0, lsl #16
    2b74:			; <UNDEFINED> instruction: 0xf0044630
    2b78:	sbfx	pc, fp, #31, #9
    2b7c:	beq	43e3e4 <fchmod@plt+0x43c1cc>
    2b80:			; <UNDEFINED> instruction: 0xf8a2f00b
    2b84:	mufep	f2, f0, #2.0
    2b88:			; <UNDEFINED> instruction: 0xf00b0a10
    2b8c:	strtmi	pc, [r0], -r5, asr #17
    2b90:	b	40b94 <fchmod@plt+0x3e97c>
    2b94:	strmi	r4, [r2], -r1, lsr #12
    2b98:	beq	43e400 <fchmod@plt+0x43c1e8>
    2b9c:			; <UNDEFINED> instruction: 0xf960f00b
    2ba0:	beq	43e408 <fchmod@plt+0x43c1f0>
    2ba4:			; <UNDEFINED> instruction: 0xf00b212a
    2ba8:	mrc	8, 0, APSR_nzcv, cr8, cr7, {5}
    2bac:			; <UNDEFINED> instruction: 0xf00b0a10
    2bb0:	blls	8115c <fchmod@plt+0x7ef44>
    2bb4:			; <UNDEFINED> instruction: 0xe76668dc
    2bb8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2bbc:	str	r9, [r5, r0, lsl #8]!
    2bc0:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bc4:	ldrmi	r4, [r8], -pc, lsl #18
    2bc8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bcc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd0:	ldc2l	0, cr15, [r6], {5}
    2bd4:	andeq	r4, r2, lr, ror r3
    2bd8:	andeq	r0, r0, r4, lsl #4
    2bdc:	andeq	r4, r2, r4, ror r3
    2be0:	andeq	r4, r2, ip, ror #12
    2be4:	andeq	lr, r0, r6, lsl r6
    2be8:	andeq	lr, r0, r6, lsl #12
    2bec:	andeq	lr, r0, r0, asr #11
    2bf0:	andeq	lr, r0, r2, ror #9
    2bf4:	andeq	r0, r0, ip, lsl #4
    2bf8:	andeq	r4, r2, sl, lsl #5
    2bfc:	andeq	sp, r0, lr, asr #27
    2c00:	andeq	r0, r0, r4, lsr r2
    2c04:	andeq	lr, r0, r6, lsl #9
    2c08:	svcmi	0x00f0e92d
    2c0c:			; <UNDEFINED> instruction: 0xf8dfb097
    2c10:	ldrmi	ip, [ip], -r4, lsr #1
    2c14:	strmi	r4, [r7], -r8, lsr #22
    2c18:	ldmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    2c1c:			; <UNDEFINED> instruction: 0xf8dd6820
    2c20:	strmi	r9, [sp], -r8, lsl #1
    2c24:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    2c28:	ldmdavs	r9!, {r0, r1, r4, r7, r9, sl, lr}^
    2c2c:			; <UNDEFINED> instruction: 0xf8ddaa0d
    2c30:	ldrtmi	sl, [r0], -ip, lsl #1
    2c34:	tstls	r5, #1769472	; 0x1b0000
    2c38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c3c:	blx	ff8bec68 <fchmod@plt+0xff8bca50>
    2c40:	bge	3dcf2c <fchmod@plt+0x3dad14>
    2c44:			; <UNDEFINED> instruction: 0xf0094640
    2c48:	ldmvs	r9!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    2c4c:			; <UNDEFINED> instruction: 0x4648aa11
    2c50:	blx	ff63ec7c <fchmod@plt+0xff63ca64>
    2c54:	bge	4e90ec <fchmod@plt+0x4e6ed4>
    2c58:			; <UNDEFINED> instruction: 0xf0094650
    2c5c:	ldmdbls	r1, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    2c60:	svcls	0x0013462a
    2c64:	ldrbmi	r9, [fp], -pc, lsl #26
    2c68:	andcs	r9, r1, r8, lsl #2
    2c6c:	strls	r9, [r0], #-2322	; 0xfffff6ee
    2c70:	tstls	r7, sp, lsl #24
    2c74:			; <UNDEFINED> instruction: 0xf8cd9910
    2c78:			; <UNDEFINED> instruction: 0xf8cda02c
    2c7c:	tstls	r4, r4, lsr #32
    2c80:			; <UNDEFINED> instruction: 0xf8cd990e
    2c84:			; <UNDEFINED> instruction: 0x96038018
    2c88:	stmdbmi	ip, {r0, r8, ip, pc}
    2c8c:	ldrbtmi	r9, [r9], #-1802	; 0xfffff8f6
    2c90:	strls	r9, [r2], #-1285	; 0xfffffafb
    2c94:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c98:	blmi	1d54c4 <fchmod@plt+0x1d32ac>
    2c9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ca0:	blls	55cd10 <fchmod@plt+0x55aaf8>
    2ca4:	qaddle	r4, sl, r2
    2ca8:	pop	{r0, r1, r2, r4, ip, sp, pc}
    2cac:			; <UNDEFINED> instruction: 0xf7ff8ff0
    2cb0:	svclt	0x0000e89a
    2cb4:	andeq	r4, r2, ip, lsl #3
    2cb8:	andeq	r0, r0, r4, lsl #4
    2cbc:	andeq	lr, r0, lr, lsr #8
    2cc0:	andeq	r4, r2, r8, lsl #2
    2cc4:	svcmi	0x00f0e92d
    2cc8:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    2ccc:			; <UNDEFINED> instruction: 0xf44f8b02
    2cd0:	addlt	r7, r3, r0, lsl #1
    2cd4:	blx	23ece2 <fchmod@plt+0x23caca>
    2cd8:	stmdavs	ip!, {r0, r1, r2, r6, r8, r9, fp, lr}
    2cdc:	movwls	r4, #5243	; 0x147b
    2ce0:	stccs	6, cr4, [r0], {25}
    2ce4:	blmi	1176e90 <fchmod@plt+0x1174c78>
    2ce8:	bmi	1150100 <fchmod@plt+0x114dee8>
    2cec:			; <UNDEFINED> instruction: 0xf8df2700
    2cf0:			; <UNDEFINED> instruction: 0xf8519114
    2cf4:	blmi	1122d08 <fchmod@plt+0x1120af0>
    2cf8:	stmpl	lr, {r0, r3, r4, r5, r6, r7, sl, lr}
    2cfc:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    2d00:	bcc	43e528 <fchmod@plt+0x43c310>
    2d04:	mrc	0, 0, lr, cr8, cr8, {0}
    2d08:	smladcc	r1, r0, sl, r1
    2d0c:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d10:	andcs	r4, r1, #93323264	; 0x5900000
    2d14:	strtmi	r4, [r0], -r2, lsl #13
    2d18:	blx	ffdbed42 <fchmod@plt+0xffdbcb2a>
    2d1c:	ldrbmi	r4, [r0], -r1, lsl #12
    2d20:			; <UNDEFINED> instruction: 0xf890f009
    2d24:	ldmdavs	r1!, {r0, r1, r3, r5, fp, sp, lr}
    2d28:	tstlt	fp, #10
    2d2c:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d30:	blne	140e8c <fchmod@plt+0x13ec74>
    2d34:	subsle	r2, sp, r0, lsl #18
    2d38:	ldrdeq	pc, [r0], -r8
    2d3c:	cdp2	0, 9, cr15, cr0, cr5, {0}
    2d40:	bleq	1b3f148 <fchmod@plt+0x1b3cf30>
    2d44:	ldrbmi	r4, [r9], -r4, lsl #12
    2d48:	ldc2	0, cr15, [sl], #28
    2d4c:	strbmi	r2, [r9], -r5, lsl #4
    2d50:	sbcsle	r2, r8, r0, lsl #16
    2d54:			; <UNDEFINED> instruction: 0xf8d62000
    2d58:			; <UNDEFINED> instruction: 0xf7ffa000
    2d5c:			; <UNDEFINED> instruction: 0x465be838
    2d60:	strmi	r4, [r1], -r2, lsr #12
    2d64:			; <UNDEFINED> instruction: 0xf0034650
    2d68:	stmdavs	fp!, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    2d6c:	andcs	r6, sl, r1, lsr r8
    2d70:	bicsle	r2, fp, r0, lsl #22
    2d74:	stmdbmi	r5!, {r2, r3, r9, sl, lr}
    2d78:	andcs	r2, r0, r5, lsl #4
    2d7c:			; <UNDEFINED> instruction: 0xf7ff4479
    2d80:	strmi	lr, [r1], -r6, lsr #16
    2d84:			; <UNDEFINED> instruction: 0xf0054620
    2d88:	ldmdblt	pc!, {r0, r2, r3, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2d8c:	ldc2	0, cr15, [sl], {1}
    2d90:	andlt	r4, r3, r8, lsr r6
    2d94:	blhi	be090 <fchmod@plt+0xbbe78>
    2d98:	svchi	0x00f0e8bd
    2d9c:	andcs	r9, r5, #256	; 0x100
    2da0:	andcs	r4, r0, fp, lsl fp
    2da4:	stmiapl	r3!, {r0, r1, r3, r4, r8, fp, lr}^
    2da8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2dac:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2db0:	strtmi	r4, [r0], -r1, lsl #12
    2db4:			; <UNDEFINED> instruction: 0xf8f6f005
    2db8:	blmi	47cd60 <fchmod@plt+0x47ab48>
    2dbc:	stmdbls	r1, {r0, r2, r9, sp}
    2dc0:	ldcmi	6, cr4, [r5, #-128]	; 0xffffff80
    2dc4:	stmiapl	lr, {r0, r1, r2, r5, r9, sl, lr}^
    2dc8:			; <UNDEFINED> instruction: 0x4629447d
    2dcc:	ldrdhi	pc, [r0], -r6
    2dd0:	svc	0x00fcf7fe
    2dd4:	strmi	r2, [r1], -r1, lsl #4
    2dd8:			; <UNDEFINED> instruction: 0xf0034640
    2ddc:			; <UNDEFINED> instruction: 0x4629fbb9
    2de0:	strtmi	r2, [r0], -r5, lsl #4
    2de4:			; <UNDEFINED> instruction: 0xf7fe6836
    2de8:			; <UNDEFINED> instruction: 0x4601eff2
    2dec:			; <UNDEFINED> instruction: 0xf0054630
    2df0:			; <UNDEFINED> instruction: 0xe7cbf8d9
    2df4:			; <UNDEFINED> instruction: 0xe7be6834
    2df8:	andeq	r4, r2, r8, asr #1
    2dfc:	andeq	r0, r0, r8, lsl #4
    2e00:	andeq	r0, r0, r4, lsr r2
    2e04:	andeq	sp, r0, r0, lsl ip
    2e08:	andeq	lr, r0, r2, ror #7
    2e0c:	andeq	sp, r0, ip, lsl #23
    2e10:	andeq	r0, r0, ip, lsl #4
    2e14:	andeq	lr, r0, r8, lsr #4
    2e18:	andeq	sp, r0, r0, asr #22
    2e1c:	svcmi	0x00f0e92d
    2e20:			; <UNDEFINED> instruction: 0xf8dfb083
    2e24:	andls	r8, r0, r8, ror r1
    2e28:	stcls	0, cr2, [r0, #-0]
    2e2c:	blx	173ee38 <fchmod@plt+0x173cc20>
    2e30:	stmdavs	ip!, {r3, r4, r5, r6, r7, sl, lr}
    2e34:			; <UNDEFINED> instruction: 0xf0002c00
    2e38:	bmi	1663074 <fchmod@plt+0x1660e5c>
    2e3c:	blmi	1650254 <fchmod@plt+0x164e03c>
    2e40:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e44:			; <UNDEFINED> instruction: 0xf8df4958
    2e48:	ldrbtmi	sl, [r9], #-356	; 0xfffffe9c
    2e4c:	ldrbtmi	r9, [sl], #257	; 0x101
    2e50:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2e54:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2e58:	strtmi	lr, [r1], -r8
    2e5c:			; <UNDEFINED> instruction: 0xf7ff200a
    2e60:			; <UNDEFINED> instruction: 0xf855e95c
    2e64:			; <UNDEFINED> instruction: 0x2c004b04
    2e68:	addshi	pc, r5, r0
    2e6c:	ldmdavs	r8!, {r0, r5, r9, sl, lr}
    2e70:	ldc2l	0, cr15, [r6, #20]!
    2e74:	strmi	r6, [r4], -r3, lsl #18
    2e78:	stmdbvs	r2, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
    2e7c:	msreq	CPSR_fs, #0, 2
    2e80:	eorle	r2, r7, r6, lsl #20
    2e84:	andcs	r9, r5, #16384	; 0x4000
    2e88:			; <UNDEFINED> instruction: 0xf8d62000
    2e8c:	movwls	fp, #0
    2e90:	svc	0x009cf7fe
    2e94:	strtmi	r9, [r2], -r0, lsl #22
    2e98:	ldrbmi	r4, [r8], -r1, lsl #12
    2e9c:	blx	1beeb2 <fchmod@plt+0x1bcc9a>
    2ea0:	ldmdavs	r4!, {r0, r1, r3, r5, fp, sp, lr}
    2ea4:	bicsle	r2, r8, r0, lsl #22
    2ea8:	andcs	r4, r5, #1064960	; 0x104000
    2eac:	ldrbtmi	r2, [r9], #-0
    2eb0:	svc	0x008cf7fe
    2eb4:	strtmi	r4, [r0], -r1, lsl #12
    2eb8:			; <UNDEFINED> instruction: 0xf874f005
    2ebc:	svceq	0x0000f1b9
    2ec0:			; <UNDEFINED> instruction: 0xf001d12b
    2ec4:			; <UNDEFINED> instruction: 0x4648fbff
    2ec8:	pop	{r0, r1, ip, sp, pc}
    2ecc:			; <UNDEFINED> instruction: 0xf1008ff0
    2ed0:	ldrb	r0, [r7, ip, lsr #6]
    2ed4:	tstlt	r2, r2, asr #19
    2ed8:	bcs	20f28 <fchmod@plt+0x1ed10>
    2edc:			; <UNDEFINED> instruction: 0xf8d4d1d2
    2ee0:	bcs	b1a8 <fchmod@plt+0x8f90>
    2ee4:	stmiavs	r2!, {r1, r2, r3, r6, r7, r8, ip, lr, pc}
    2ee8:	bicle	r2, fp, r0, lsl #20
    2eec:			; <UNDEFINED> instruction: 0x46204619
    2ef0:			; <UNDEFINED> instruction: 0xf0079300
    2ef4:	blls	41e90 <fchmod@plt+0x3fc78>
    2ef8:	bicle	r2, r3, r0, lsl #16
    2efc:	ldrbmi	r2, [r1], -r5, lsl #4
    2f00:	svc	0x0064f7fe
    2f04:	strmi	r2, [r9], #257	; 0x101
    2f08:	strtmi	r4, [r0], -r3, lsl #13
    2f0c:	blx	7bef36 <fchmod@plt+0x7bcd1e>
    2f10:	ldrbmi	r4, [r8], -r1, lsl #12
    2f14:			; <UNDEFINED> instruction: 0xff96f008
    2f18:	stmdbmi	r6!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    2f1c:	andcs	r2, r0, r5, lsl #4
    2f20:			; <UNDEFINED> instruction: 0xf7fe4479
    2f24:	blmi	93ec7c <fchmod@plt+0x93ca64>
    2f28:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2f2c:			; <UNDEFINED> instruction: 0xf7ff6821
    2f30:	stmdbmi	r2!, {r6, r8, fp, sp, lr, pc}
    2f34:	andcs	r2, r0, r5, lsl #4
    2f38:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    2f3c:	svc	0x0046f7fe
    2f40:	strtmi	r4, [r0], -r1, lsl #12
    2f44:			; <UNDEFINED> instruction: 0xf82ef005
    2f48:	blx	fef3ef56 <fchmod@plt+0xfef3cd3e>
    2f4c:	andlt	r4, r3, r8, asr #12
    2f50:	svchi	0x00f0e8bd
    2f54:	andcs	r4, r5, #18432	; 0x4800
    2f58:			; <UNDEFINED> instruction: 0x46204d19
    2f5c:			; <UNDEFINED> instruction: 0xf85846a1
    2f60:	ldrbtmi	r6, [sp], #-3
    2f64:	ldmdavs	r7!, {r0, r3, r5, r9, sl, lr}
    2f68:	svc	0x0030f7fe
    2f6c:	strmi	r4, [r1], -r2, lsr #12
    2f70:			; <UNDEFINED> instruction: 0xf0034638
    2f74:	andcs	pc, r5, #970752	; 0xed000
    2f78:	strtmi	r4, [r0], -r9, lsr #12
    2f7c:			; <UNDEFINED> instruction: 0xf7fe6836
    2f80:	strmi	lr, [r1], -r6, lsr #30
    2f84:			; <UNDEFINED> instruction: 0xf0054630
    2f88:			; <UNDEFINED> instruction: 0xf001f80d
    2f8c:			; <UNDEFINED> instruction: 0x4648fb9b
    2f90:	pop	{r0, r1, ip, sp, pc}
    2f94:	ldmdavs	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2f98:	svclt	0x0000e786
    2f9c:	andeq	r3, r2, r4, ror pc
    2fa0:	andeq	r0, r0, r4, lsr r2
    2fa4:	andeq	r0, r0, r8, lsl #4
    2fa8:			; <UNDEFINED> instruction: 0x0000dabe
    2fac:			; <UNDEFINED> instruction: 0x0000e2b2
    2fb0:	andeq	sp, r0, sl, asr sl
    2fb4:	andeq	lr, r0, r0, lsr #4
    2fb8:	andeq	r0, r0, ip, lsl #4
    2fbc:	muleq	r0, r8, r0
    2fc0:	andeq	sp, r0, r6, lsr #19
    2fc4:	stmdavs	r6, {r4, r5, r6, r8, sl, ip, sp, pc}
    2fc8:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    2fcc:	stmdavs	r5, {r1, r2, r3, r4, r5, r7, r8, ip, sp, pc}^
    2fd0:	strtmi	fp, [r8], -sp, lsr #19
    2fd4:			; <UNDEFINED> instruction: 0xf988f001
    2fd8:			; <UNDEFINED> instruction: 0x46314b17
    2fdc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2fe0:	ldc2	0, cr15, [lr, #-20]!	; 0xffffffec
    2fe4:	strmi	r6, [r4], -r3, lsl #18
    2fe8:	bmi	52f69c <fchmod@plt+0x52d484>
    2fec:	msreq	CPSR_fs, r0, lsl #2
    2ff0:			; <UNDEFINED> instruction: 0xf001447a
    2ff4:			; <UNDEFINED> instruction: 0xf001fd0f
    2ff8:	strtmi	pc, [r8], -r5, ror #22
    2ffc:	ldmdbmi	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3000:	andcs	r2, r0, r5, lsl #4
    3004:			; <UNDEFINED> instruction: 0xf7fe4479
    3008:	blmi	2feb98 <fchmod@plt+0x2fc980>
    300c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3010:			; <UNDEFINED> instruction: 0xf0056819
    3014:	stmdbmi	fp, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    3018:	andcs	r4, r5, #24, 12	; 0x1800000
    301c:			; <UNDEFINED> instruction: 0xf7fe4479
    3020:	ldrdcs	lr, [r1, -r6]
    3024:	strtmi	r4, [r0], -r5, lsl #12
    3028:	blx	fe43f050 <fchmod@plt+0xfe43ce38>
    302c:	strtmi	r4, [r8], -r1, lsl #12
    3030:	cdp2	0, 4, cr15, cr4, cr3, {0}
    3034:	ldrdeq	r3, [r2], -sl
    3038:	andeq	r0, r0, r8, lsl #4
    303c:	andeq	r0, r0, sp, lsl #1
    3040:	andeq	lr, r0, ip, ror r1
    3044:	andeq	sp, r0, r4, lsr pc
    3048:	ldrlt	r4, [r0, #-2315]	; 0xfffff6f5
    304c:			; <UNDEFINED> instruction: 0x46044479
    3050:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3054:	stmdbmi	r9, {r3, r5, r6, r8, ip, sp, pc}
    3058:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    305c:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3060:			; <UNDEFINED> instruction: 0x4620b138
    3064:	svc	0x0096f7fe
    3068:	svclt	0x00942864
    306c:	andcs	r2, r1, r0
    3070:	andcs	fp, r1, r0, lsl sp
    3074:	svclt	0x0000bd10
    3078:	andeq	lr, r0, ip, ror #7
    307c:	andeq	lr, r0, lr, asr #2
    3080:			; <UNDEFINED> instruction: 0x4608b510
    3084:			; <UNDEFINED> instruction: 0xf7ff460c
    3088:	ldrdlt	pc, [r0, -pc]
    308c:			; <UNDEFINED> instruction: 0x4620bd10
    3090:			; <UNDEFINED> instruction: 0x4010e8bd
    3094:	svclt	0x003af7fe
    3098:	stmdbmi	r1, {r6, r9, fp, lr}^
    309c:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    30a0:	push	{r0, r3, r4, r5, r6, sl, lr}
    30a4:			; <UNDEFINED> instruction: 0x468041f0
    30a8:	addlt	r6, r8, r0, lsl r8
    30ac:	svcmi	0x003e58cb
    30b0:	movwls	r6, #30747	; 0x781b
    30b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    30b8:	tstlt	r8, pc, ror r4
    30bc:	addvc	pc, r0, pc, asr #8
    30c0:			; <UNDEFINED> instruction: 0xf001466e
    30c4:			; <UNDEFINED> instruction: 0x4630f911
    30c8:			; <UNDEFINED> instruction: 0xf007ad02
    30cc:	blmi	e01e98 <fchmod@plt+0xdffc80>
    30d0:	ldmpl	r9!, {r4, r5, r9, sl, lr}^
    30d4:	blx	fedbf0fa <fchmod@plt+0xfedbcee2>
    30d8:	andcs	r4, r0, r5, lsr r9
    30dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    30e0:	andls	r6, r2, r8, rrx
    30e4:	andeq	lr, r2, r5, asr #19
    30e8:			; <UNDEFINED> instruction: 0xf7fe6128
    30ec:			; <UNDEFINED> instruction: 0xf005ee70
    30f0:			; <UNDEFINED> instruction: 0xf8d8fd1f
    30f4:	strmi	r3, [r4], -r0
    30f8:	eorsle	r2, r6, r0, lsl #22
    30fc:	strtmi	r4, [sl], -sp, lsr #18
    3100:	ldrtmi	r4, [r0], -r3, asr #12
    3104:			; <UNDEFINED> instruction: 0xf7ff4479
    3108:			; <UNDEFINED> instruction: 0x4605fa7d
    310c:	andcs	r4, r5, #43008	; 0xa800
    3110:	andcs	r4, r0, sl, lsr #18
    3114:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3118:	ldrdhi	pc, [r0], -r3
    311c:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    3120:	strbmi	r4, [r0], -r1, lsl #12
    3124:			; <UNDEFINED> instruction: 0xff3ef004
    3128:	stmdbmi	r6!, {r0, r2, r5, r8, r9, fp, lr}
    312c:	andcs	r2, r0, r5, lsl #4
    3130:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3134:			; <UNDEFINED> instruction: 0xf7fe681f
    3138:	strmi	lr, [r1], -sl, asr #28
    313c:			; <UNDEFINED> instruction: 0xf0044638
    3140:	qasxmi	pc, r0, r1	; <UNPREDICTABLE>
    3144:	stc2	0, cr15, [r0, #20]!
    3148:			; <UNDEFINED> instruction: 0xf0074630
    314c:			; <UNDEFINED> instruction: 0xf001fb81
    3150:	bmi	781c3c <fchmod@plt+0x77fa24>
    3154:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    3158:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    315c:	subsmi	r9, sl, r7, lsl #22
    3160:			; <UNDEFINED> instruction: 0x4628d119
    3164:	pop	{r3, ip, sp, pc}
    3168:	stmdbls	r0, {r4, r5, r6, r7, r8, pc}
    316c:	vstrle.16	s4, [sl, #-0]	; <UNPREDICTABLE>
    3170:	bl	e9d7c <fchmod@plt+0xe7b64>
    3174:			; <UNDEFINED> instruction: 0xf8530181
    3178:	ldmdbvs	r2, {r2, r8, r9, fp, sp}
    317c:			; <UNDEFINED> instruction: 0xf843b90a
    3180:	addmi	r2, fp, #4, 24	; 0x400
    3184:	ldmdbmi	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3188:	ldrtmi	r4, [r0], -sl, lsr #12
    318c:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    3190:	blx	103f1b6 <fchmod@plt+0x103cf9e>
    3194:			; <UNDEFINED> instruction: 0xf7fee7ba
    3198:	svclt	0x0000ee26
    319c:	andeq	r4, r2, sl, lsr r0
    31a0:	andeq	r3, r2, r4, lsl #26
    31a4:	andeq	r0, r0, r4, lsl #4
    31a8:	andeq	r3, r2, ip, ror #25
    31ac:	andeq	r0, r0, r0, lsl r2
    31b0:	ldrdeq	lr, [r0], -r6
    31b4:	andeq	r0, r0, r9, asr #1
    31b8:	andeq	r0, r0, r4, lsr r2
    31bc:	strdeq	sp, [r0], -r2
    31c0:	andeq	r0, r0, ip, lsl #4
    31c4:	muleq	r0, lr, lr
    31c8:	andeq	r3, r2, lr, asr #24
    31cc:	andeq	r0, r0, pc, lsr r0
    31d0:	svcmi	0x00f0e92d
    31d4:	ldmdavs	r7, {r2, r4, r9, sl, lr}^
    31d8:	bmi	fe32f40c <fchmod@plt+0xfe32d1f4>
    31dc:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    31e0:	strmi	r4, [sp], -fp, lsl #23
    31e4:			; <UNDEFINED> instruction: 0xf8df447a
    31e8:	ldmpl	r3, {r2, r3, r5, r9, sp, pc}^
    31ec:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    31f0:			; <UNDEFINED> instruction: 0xf04f9309
    31f4:	svccs	0x00000300
    31f8:	movwcs	sp, #49482	; 0xc14a
    31fc:	rscvs	r2, r3, lr, lsl #4
    3200:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3204:	movwcs	lr, #6596	; 0x19c4
    3208:			; <UNDEFINED> instruction: 0x61232321
    320c:	stmdavs	r3, {r1, r2, r9, sl, lr}
    3210:	vldmdble	sp!, {d2-d1}
    3214:			; <UNDEFINED> instruction: 0xf8526872
    3218:	stmdacs	r0, {r0, r1, r2, r5}
    321c:	tstcs	r1, r5, lsr r0
    3220:			; <UNDEFINED> instruction: 0xf994f008
    3224:			; <UNDEFINED> instruction: 0xffacf008
    3228:	tstcs	r1, r2, ror r8
    322c:			; <UNDEFINED> instruction: 0xf8529006
    3230:	subscc	r0, r8, r7, lsr #32
    3234:	cdp2	0, 10, cr15, cr8, cr6, {0}
    3238:			; <UNDEFINED> instruction: 0xffa2f008
    323c:			; <UNDEFINED> instruction: 0xf8526872
    3240:	strmi	r2, [r3], r7, lsr #32
    3244:			; <UNDEFINED> instruction: 0xf0006b90
    3248:			; <UNDEFINED> instruction: 0xf008fb9d
    324c:	ldmdavs	r1!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3250:	strmi	r4, [r1], r2, asr #12
    3254:	eoreq	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    3258:	msreq	CPSR_fs, r0, lsl #2
    325c:			; <UNDEFINED> instruction: 0xf97cf008
    3260:	stmdavs	r2!, {r1, r2, r8, r9, fp, ip, pc}^
    3264:	svclt	0x00c84293
    3268:	stmiavs	r3!, {r0, r1, r5, r6, sp, lr}
    326c:	ldrmi	r6, [fp, #2338]	; 0x922
    3270:	svclt	0x00c868e3
    3274:	andlt	pc, r8, r4, asr #17
    3278:	blls	2148e4 <fchmod@plt+0x2126cc>
    327c:			; <UNDEFINED> instruction: 0xf8c4bfc8
    3280:	addsmi	r9, sl, #12
    3284:			; <UNDEFINED> instruction: 0x6123bfb8
    3288:	smladxcc	r1, r3, r8, r6
    328c:	blle	ff053d10 <fchmod@plt+0xff051af8>
    3290:	cdpcs	8, 0, cr7, cr0, cr6, {1}
    3294:			; <UNDEFINED> instruction: 0xf105d042
    3298:	strbmi	r0, [r2], -ip, lsr #2
    329c:			; <UNDEFINED> instruction: 0xf0084628
    32a0:	blls	241814 <fchmod@plt+0x23f5fc>
    32a4:	addsmi	r6, r3, #557056	; 0x88000
    32a8:	ldrmi	fp, [r3], -r8, lsr #31
    32ac:	strmi	r9, [r1], r8, lsl #6
    32b0:			; <UNDEFINED> instruction: 0xf0084628
    32b4:	strmi	pc, [r7], -sp, ror #18
    32b8:			; <UNDEFINED> instruction: 0xf0084628
    32bc:			; <UNDEFINED> instruction: 0x4602f971
    32c0:	andls	r4, r7, #40, 12	; 0x2800000
    32c4:			; <UNDEFINED> instruction: 0xf974f008
    32c8:	strmi	r2, [r3], -r1, lsl #2
    32cc:	movwls	r4, #26152	; 0x6628
    32d0:			; <UNDEFINED> instruction: 0xf93cf008
    32d4:	strmi	r2, [r6], -r1, lsl #2
    32d8:	subseq	pc, r8, r5, lsl #2
    32dc:	cdp2	0, 5, cr15, cr4, cr6, {0}
    32e0:	blvs	fea14ce8 <fchmod@plt+0xfea12ad0>
    32e4:	blx	13bf2ee <fchmod@plt+0x13bd0d6>
    32e8:	bls	1e9f08 <fchmod@plt+0x1e7cf0>
    32ec:			; <UNDEFINED> instruction: 0xf8cd4639
    32f0:			; <UNDEFINED> instruction: 0xf8cd900c
    32f4:	strls	r8, [r0], -r4
    32f8:	strtmi	r4, [r0], -r5, lsl #12
    32fc:	strls	r9, [r2, #-3080]	; 0xfffff3f8
    3300:			; <UNDEFINED> instruction: 0xf7ff9404
    3304:	bmi	1142510 <fchmod@plt+0x11402f8>
    3308:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    330c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3310:	subsmi	r9, sl, r9, lsl #22
    3314:	andlt	sp, fp, r8, ror r1
    3318:	svchi	0x00f0e8bd
    331c:	andcs	r4, r5, #1032192	; 0xfc000
    3320:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3324:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    3328:			; <UNDEFINED> instruction: 0xf85a4b3d
    332c:	ldmdavs	r9, {r0, r1, ip, sp}
    3330:	svc	0x003ef7fe
    3334:	andcs	r4, r5, #966656	; 0xec000
    3338:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    333c:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3340:	andcs	r4, r5, #933888	; 0xe4000
    3344:	sxtab16mi	r4, r3, r9, ror #8
    3348:			; <UNDEFINED> instruction: 0xf7fe4630
    334c:	ldmdbmi	r7!, {r6, r8, sl, fp, sp, lr, pc}
    3350:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3354:	ldrtmi	r4, [r0], -r1, lsl #13
    3358:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    335c:	andcs	r4, r5, #52, 18	; 0xd0000
    3360:	sxtab16mi	r4, r2, r9, ror #8
    3364:			; <UNDEFINED> instruction: 0xf7fe4630
    3368:	stmdbvs	r3!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    336c:			; <UNDEFINED> instruction: 0xf8cd227c
    3370:	ldrmi	fp, [r1], -r0
    3374:	andge	pc, r8, sp, asr #17
    3378:			; <UNDEFINED> instruction: 0x232f9304
    337c:	andls	pc, r4, sp, asr #17
    3380:	strtmi	r4, [r0], -r7, lsl #12
    3384:			; <UNDEFINED> instruction: 0xf7ff9703
    3388:	stmdbmi	sl!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    338c:	ldrbtmi	r2, [r9], #-1
    3390:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    3394:	blcs	1d528 <fchmod@plt+0x1b310>
    3398:	eorscs	sp, sp, r6, lsl #26
    339c:			; <UNDEFINED> instruction: 0xf7fe3601
    33a0:	stmdavs	r3!, {r1, r2, r6, r9, sl, fp, sp, lr, pc}^
    33a4:	blle	ffe13e24 <fchmod@plt+0xffe11c0c>
    33a8:			; <UNDEFINED> instruction: 0xf7fe202d
    33ac:	stmiavs	r3!, {r6, r9, sl, fp, sp, lr, pc}
    33b0:	vstrle	d2, [r7, #-0]
    33b4:	eorscs	r2, sp, r0, lsl #12
    33b8:			; <UNDEFINED> instruction: 0xf7fe3601
    33bc:	stmiavs	r3!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    33c0:	blle	ffe13e40 <fchmod@plt+0xffe11c28>
    33c4:			; <UNDEFINED> instruction: 0xf7fe202d
    33c8:	stmiavs	r3!, {r1, r4, r5, r9, sl, fp, sp, lr, pc}^
    33cc:	vstrle	d2, [r7, #-0]
    33d0:	eorscs	r2, sp, r0, lsl #12
    33d4:			; <UNDEFINED> instruction: 0xf7fe3601
    33d8:	stmiavs	r3!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
    33dc:	blle	ffe13e5c <fchmod@plt+0xffe11c44>
    33e0:			; <UNDEFINED> instruction: 0xf7fe202d
    33e4:	stmdbvs	r3!, {r2, r5, r9, sl, fp, sp, lr, pc}
    33e8:	vstrle	d2, [r7, #-0]
    33ec:	eorscs	r2, sp, r0, lsl #12
    33f0:			; <UNDEFINED> instruction: 0xf7fe3601
    33f4:	stmdbvs	r3!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    33f8:	blle	ffe13e78 <fchmod@plt+0xffe11c60>
    33fc:			; <UNDEFINED> instruction: 0xf7fe200a
    3400:	movwcs	lr, #7702	; 0x1e16
    3404:	strb	r7, [r6, -r3, lsr #32]
    3408:	stcl	7, cr15, [ip], #1016	; 0x3f8
    340c:	andeq	r3, r2, r0, asr #23
    3410:	andeq	r0, r0, r4, lsl #4
    3414:			; <UNDEFINED> instruction: 0x00023bb8
    3418:	muleq	r2, sl, sl
    341c:			; <UNDEFINED> instruction: 0x0000deb2
    3420:	andeq	r0, r0, r4, lsr r2
    3424:	andeq	sp, r0, r2, asr pc
    3428:	andeq	r0, r1, r8, asr ip
    342c:	andeq	sp, r0, r2, asr #30
    3430:	andeq	sp, r0, r4, asr #30
    3434:	andeq	sp, r0, r2, lsr #30
    3438:	svcmi	0x00f0e92d
    343c:	blhi	be8f8 <fchmod@plt+0xbc6e0>
    3440:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    3444:	movwls	fp, #131	; 0x83
    3448:	blcs	1d45c <fchmod@plt+0x1b244>
    344c:	sbchi	pc, sp, r0
    3450:	andcs	r4, r0, r6, lsl #12
    3454:			; <UNDEFINED> instruction: 0xff48f000
    3458:	bleq	1415b8 <fchmod@plt+0x13f3a0>
    345c:			; <UNDEFINED> instruction: 0xf0002800
    3460:	stmdbls	r0, {r0, r2, r4, r5, r7, pc}
    3464:	blmi	1a8d06c <fchmod@plt+0x1a8ae54>
    3468:			; <UNDEFINED> instruction: 0xf8df4a6a
    346c:			; <UNDEFINED> instruction: 0xf851b1ac
    3470:	blmi	1aa3484 <fchmod@plt+0x1aa126c>
    3474:			; <UNDEFINED> instruction: 0xf85144fb
    3478:	strmi	r9, [r1], -r2
    347c:	mcr	4, 0, r4, cr8, cr11, {3}
    3480:	blmi	19d1ec8 <fchmod@plt+0x19cfcb0>
    3484:	movwls	r4, #5243	; 0x147b
    3488:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
    348c:	bcc	43ecb4 <fchmod@plt+0x43ca9c>
    3490:	stmdbmi	r5!, {r2, r3, r4, sp, lr, pc}^
    3494:	andcs	r4, r5, #24, 12	; 0x1800000
    3498:	ldrbtmi	r3, [r9], #-1793	; 0xfffff8ff
    349c:	ldc	7, cr15, [r6], {254}	; 0xfe
    34a0:	strmi	r2, [r4], -r1, lsl #2
    34a4:			; <UNDEFINED> instruction: 0xf0084628
    34a8:			; <UNDEFINED> instruction: 0x4601f851
    34ac:			; <UNDEFINED> instruction: 0xf0084620
    34b0:	ldmdavs	r3!, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    34b4:	ldrdne	pc, [r0], -r8
    34b8:	eorsle	r2, fp, r0, lsl #22
    34bc:			; <UNDEFINED> instruction: 0xf7fe200a
    34c0:			; <UNDEFINED> instruction: 0xf856ee2c
    34c4:	stmdbcs	r0, {r2, r8, r9, fp, ip}
    34c8:	addshi	pc, ip, r0
    34cc:	ldrdeq	pc, [r0], -r9
    34d0:	blx	ff1bf4ec <fchmod@plt+0xff1bd2d4>
    34d4:	strmi	r6, [r5], -r3, lsl #18
    34d8:	sbcsle	r2, sl, r0, lsl #22
    34dc:	cdp2	0, 2, cr15, cr0, cr1, {0}
    34e0:			; <UNDEFINED> instruction: 0xf00146aa
    34e4:			; <UNDEFINED> instruction: 0xf8d5fca5
    34e8:	ldmdblt	ip, {r2, r6, r7, lr}
    34ec:	stmdavs	r4!, {r0, r2, r3, r6, sp, lr, pc}
    34f0:	sbcsle	r2, lr, r0, lsl #24
    34f4:	stmdavs	r8!, {r0, r2, r5, r6, fp, sp, lr}^
    34f8:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    34fc:	blcs	1d8b0 <fchmod@plt+0x1b698>
    3500:	ldmdavs	r8, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    3504:	mvnsle	r2, r0, lsl #16
    3508:	blcs	1d77c <fchmod@plt+0x1b564>
    350c:			; <UNDEFINED> instruction: 0xf8dad05a
    3510:	addsmi	r2, r3, #0
    3514:	andeq	pc, r5, #79	; 0x4f
    3518:	ldrbmi	sp, [r9], -r8, asr #32
    351c:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    3520:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    3524:	stmdavs	fp!, {r1, r3, r4, r7, fp, sp, lr}^
    3528:			; <UNDEFINED> instruction: 0x46016852
    352c:			; <UNDEFINED> instruction: 0xf7fe2001
    3530:	ldrb	lr, [ip, r6, lsl #27]
    3534:	ldmdbmi	sp!, {r2, r3, r9, sl, lr}
    3538:	andcs	r2, r0, r5, lsl #4
    353c:			; <UNDEFINED> instruction: 0xf7fe4479
    3540:	strmi	lr, [r1], -r6, asr #24
    3544:			; <UNDEFINED> instruction: 0xf0044620
    3548:			; <UNDEFINED> instruction: 0xb1b7fd2d
    354c:	andcs	r4, r5, #56, 18	; 0xe0000
    3550:	ldrbtmi	r2, [r9], #-0
    3554:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    3558:	bls	16238 <fchmod@plt+0x14020>
    355c:	stmdavs	r1!, {r2, r4, r6, r7, fp, ip, lr}
    3560:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3564:	andcs	r4, r5, #52, 18	; 0xd0000
    3568:	ldrbtmi	r2, [r9], #-0
    356c:			; <UNDEFINED> instruction: 0xf7fe6824
    3570:	strmi	lr, [r1], -lr, lsr #24
    3574:			; <UNDEFINED> instruction: 0xf0044620
    3578:			; <UNDEFINED> instruction: 0xf001fd15
    357c:	ldrtmi	pc, [r8], -r3, lsr #17	; <UNPREDICTABLE>
    3580:	ldc	0, cr11, [sp], #12
    3584:	pop	{r1, r8, r9, fp, pc}
    3588:	mrc	15, 0, r8, cr8, cr0, {7}
    358c:	andcs	r1, r5, #16, 20	; 0x10000
    3590:			; <UNDEFINED> instruction: 0xf7fe4620
    3594:	tstcs	r1, ip, lsl ip
    3598:	strtmi	r4, [r8], -r4, lsl #12
    359c:			; <UNDEFINED> instruction: 0xffd6f007
    35a0:	strmi	r4, [r2], -r1, lsr #12
    35a4:			; <UNDEFINED> instruction: 0xf7fe2001
    35a8:	str	lr, [r2, sl, asr #26]
    35ac:	bne	fe43ee14 <fchmod@plt+0xfe43cbfc>
    35b0:	stc	7, cr15, [ip], {254}	; 0xfe
    35b4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    35b8:			; <UNDEFINED> instruction: 0x4601685a
    35bc:			; <UNDEFINED> instruction: 0xf7fe2001
    35c0:			; <UNDEFINED> instruction: 0xe794ed3e
    35c4:	ldrmi	r9, [r8], -r1, lsl #18
    35c8:	ldrb	r2, [r1, r5, lsl #4]!
    35cc:	andcs	r9, r5, #0, 24
    35d0:	strmi	r4, [r7], -pc, lsl #22
    35d4:	stmiapl	r3!, {r0, r3, r4, r8, fp, lr}^
    35d8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    35dc:	bl	ffdc15dc <fchmod@plt+0xffdbf3c4>
    35e0:	strtmi	r4, [r0], -r1, lsl #12
    35e4:	ldc2l	0, cr15, [lr], {4}
    35e8:	ldmdbmi	r5, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    35ec:	andcs	r4, r5, #24, 12	; 0x1800000
    35f0:			; <UNDEFINED> instruction: 0xf7fe4479
    35f4:	blmi	1fe5ac <fchmod@plt+0x1fc394>
    35f8:	ldmpl	r3, {r9, fp, ip, pc}^
    35fc:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    3600:			; <UNDEFINED> instruction: 0xffbef004
    3604:	ldrdmi	pc, [r0], -r8
    3608:	svclt	0x0000e795
    360c:	andeq	r3, r2, r2, ror #18
    3610:	andeq	r0, r0, r4, lsr r2
    3614:	andeq	r0, r0, r8, lsl #4
    3618:	andeq	sp, r0, r0, ror #29
    361c:			; <UNDEFINED> instruction: 0x0000deb8
    3620:	muleq	r0, r4, lr
    3624:	andeq	sp, r0, lr, asr lr
    3628:			; <UNDEFINED> instruction: 0x0000dab6
    362c:	andeq	sp, r0, ip, asr #7
    3630:	andeq	sp, r0, sl, lsl lr
    3634:	andeq	r0, r0, ip, lsl #4
    3638:	andeq	sp, r0, r6, ror #20
    363c:	andeq	sp, r0, r0, lsr r3
    3640:	andeq	sp, r0, r8, asr #25
    3644:	blmi	1095f50 <fchmod@plt+0x1093d38>
    3648:	ldrblt	r4, [r0, #1146]!	; 0x47a
    364c:	stmdavs	r6, {r0, r2, r3, r4, r7, ip, sp, pc}
    3650:	mcrrmi	8, 13, r5, r0, cr3
    3654:	tstls	fp, #1769472	; 0x1b0000
    3658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    365c:	mcrcs	4, 0, r4, cr0, cr12, {3}
    3660:	stmdavs	r5, {r1, r5, r6, ip, lr, pc}^
    3664:	eorsle	r2, fp, r0, lsl #26
    3668:	svccs	0x00006887
    366c:	strtmi	sp, [r8], -r8, ror #2
    3670:			; <UNDEFINED> instruction: 0xff44f7fe
    3674:			; <UNDEFINED> instruction: 0xf0004638
    3678:	blmi	e02f5c <fchmod@plt+0xe00d44>
    367c:	stmiapl	r3!, {r0, r4, r5, r9, sl, lr}^
    3680:			; <UNDEFINED> instruction: 0xf0056818
    3684:	stmdbvs	r3, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    3688:	blcs	14ea0 <fchmod@plt+0x12c88>
    368c:			; <UNDEFINED> instruction: 0xf100d03d
    3690:	strtmi	r0, [sl], -ip, lsr #2
    3694:	blx	12bf6a2 <fchmod@plt+0x12bd48a>
    3698:	strmi	r4, [r1], -sl, ror #12
    369c:	andcs	r4, r3, r4, lsl #12
    36a0:	ldcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    36a4:	blle	14d6ac <fchmod@plt+0x14b494>
    36a8:			; <UNDEFINED> instruction: 0xf4039b04
    36ac:			; <UNDEFINED> instruction: 0xf5b34370
    36b0:	andle	r4, ip, r0, lsl #30
    36b4:			; <UNDEFINED> instruction: 0xf806f001
    36b8:	blmi	955f60 <fchmod@plt+0x953d48>
    36bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    36c0:	blls	6dd730 <fchmod@plt+0x6db518>
    36c4:	tstle	lr, sl, asr r0
    36c8:	andslt	r2, sp, r0
    36cc:			; <UNDEFINED> instruction: 0x4628bdf0
    36d0:	ldc2	7, cr15, [sl], #1020	; 0x3fc
    36d4:	mvnle	r2, r0, lsl #16
    36d8:			; <UNDEFINED> instruction: 0xf7fe4620
    36dc:			; <UNDEFINED> instruction: 0xe7e9ec1a
    36e0:			; <UNDEFINED> instruction: 0xf0004628
    36e4:	blmi	742ef0 <fchmod@plt+0x740cd8>
    36e8:	stmiapl	r3!, {r0, r4, r5, r9, sl, lr}^
    36ec:			; <UNDEFINED> instruction: 0xf0056818
    36f0:	stmdbvs	r3, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    36f4:	cmplt	r3, r4, lsl #12
    36f8:			; <UNDEFINED> instruction: 0xf1044a19
    36fc:	ldrbtmi	r0, [sl], #-300	; 0xfffffed4
    3700:			; <UNDEFINED> instruction: 0xf988f001
    3704:			; <UNDEFINED> instruction: 0xf7fee7d6
    3708:	ldmdbmi	r6, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    370c:	andcs	r2, r0, r5, lsl #4
    3710:			; <UNDEFINED> instruction: 0xf7fe4479
    3714:	tstcs	r1, ip, asr fp
    3718:	strtmi	r4, [r0], -r5, lsl #12
    371c:			; <UNDEFINED> instruction: 0xff16f007
    3720:	strtmi	r4, [r8], -r1, lsl #12
    3724:	blx	ff2bf738 <fchmod@plt+0xff2bd520>
    3728:	ldrtmi	r4, [r0], -pc, lsl #18
    372c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3730:	bl	1341730 <fchmod@plt+0x133f518>
    3734:	stmiapl	r3!, {r3, r8, r9, fp, lr}^
    3738:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    373c:			; <UNDEFINED> instruction: 0xff20f004
    3740:	andcs	r4, r5, #163840	; 0x28000
    3744:	ldrbtmi	r2, [r9], #-0
    3748:	svclt	0x0000e7f2
    374c:	andeq	r3, r2, ip, asr r7
    3750:	andeq	r0, r0, r4, lsl #4
    3754:	andeq	r3, r2, r8, asr #14
    3758:	andeq	r0, r0, r8, lsl #4
    375c:	andeq	r3, r2, r8, ror #13
    3760:	andeq	r0, r0, pc, rrx
    3764:	andeq	sp, r0, r0, asr #16
    3768:	andeq	sp, r0, sl, lsl #23
    376c:	andeq	sp, r0, r6, ror ip
    3770:			; <UNDEFINED> instruction: 0x4604b510
    3774:			; <UNDEFINED> instruction: 0xf7ff4608
    3778:	tstlt	r0, r7, ror #24	; <UNPREDICTABLE>
    377c:			; <UNDEFINED> instruction: 0x4620bd10
    3780:			; <UNDEFINED> instruction: 0x4010e8bd
    3784:	bllt	ff0c1784 <fchmod@plt+0xff0bf56c>
    3788:			; <UNDEFINED> instruction: 0x4604b530
    378c:	addlt	r7, r5, r0, lsl #16
    3790:	eorsle	r2, r0, r0, lsl #16
    3794:			; <UNDEFINED> instruction: 0xf0002138
    3798:	stmdacs	r0, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    379c:	stmdavc	r0!, {r0, r2, r4, r5, ip, lr, pc}^
    37a0:	cmplt	r8, r1, lsl #8
    37a4:	mcrne	1, 3, r2, cr5, cr8, {1}
    37a8:	blx	b3f7b2 <fchmod@plt+0xb3d59a>
    37ac:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    37b0:	tstle	r6, sp, lsr #22
    37b4:	svceq	0x0001f814
    37b8:	mvnsle	r2, r0, lsl #16
    37bc:	andlt	r2, r5, r0
    37c0:	blcs	32c88 <fchmod@plt+0x30a70>
    37c4:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    37c8:	ldmdami	r6, {r0, r2, r9, sp}
    37cc:	cfldrsmi	mvf4, [r6], {121}	; 0x79
    37d0:			; <UNDEFINED> instruction: 0xf7fe4478
    37d4:	stmdavc	sl!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    37d8:	cfldrsmi	mvf4, [r4, #-496]	; 0xfffffe10
    37dc:	andls	r2, r1, #1476395010	; 0x58000002
    37e0:			; <UNDEFINED> instruction: 0x4619447d
    37e4:	strls	r2, [r2, #-513]	; 0xfffffdff
    37e8:	strtmi	r9, [r0], -r0
    37ec:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    37f0:	andlt	r4, r5, r0, lsr #12
    37f4:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
    37f8:	stmdami	lr, {r0, r2, r9, sp}
    37fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3800:	pop	{r0, r2, ip, sp, pc}
    3804:			; <UNDEFINED> instruction: 0xf7fe4030
    3808:	stmdbmi	fp, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, pc}
    380c:	stmdami	fp, {r0, r2, r9, sp}
    3810:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3814:	pop	{r0, r2, ip, sp, pc}
    3818:			; <UNDEFINED> instruction: 0xf7fe4030
    381c:	svclt	0x0000bad5
    3820:	andeq	sp, r0, ip, asr #26
    3824:	andeq	r0, r1, ip
    3828:	andeq	r3, r2, r4, lsl r9
    382c:	andeq	sp, r0, r0, lsl #27
    3830:	andeq	sp, r0, r4, ror #25
    3834:	ldrdeq	pc, [r0], -lr
    3838:	andeq	sp, r0, r8, ror #25
    383c:	andeq	pc, r0, sl, asr #31
    3840:			; <UNDEFINED> instruction: 0x4606b5f8
    3844:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    3848:	strtmi	lr, [ip], -r0
    384c:	ldrtmi	r6, [r1], -r0, ror #16
    3850:	b	9c1850 <fchmod@plt+0x9bf638>
    3854:	stmdavs	r5!, {r6, r7, r8, ip, sp, pc}
    3858:	mvnsle	r2, r0, lsl #26
    385c:			; <UNDEFINED> instruction: 0xf7ff4630
    3860:			; <UNDEFINED> instruction: 0x4603ff93
    3864:			; <UNDEFINED> instruction: 0xf04f2b00
    3868:	svclt	0x0014000c
    386c:	strcs	r2, [r7, -r2, lsl #14]
    3870:	blx	ff93f88a <fchmod@plt+0xff93d672>
    3874:	ldrtmi	r4, [r0], -r3, lsl #12
    3878:			; <UNDEFINED> instruction: 0x461e601d
    387c:	ldc2	0, cr15, [r0], #-16
    3880:	streq	lr, [r1, -r6, asr #19]
    3884:	ldrtmi	r6, [r4], -r6, lsr #32
    3888:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    388c:	andeq	r3, r2, r2, asr #15
    3890:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
    3894:	ldrb	fp, [r3, r3, lsl #2]
    3898:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    389c:			; <UNDEFINED> instruction: 0x47703018
    38a0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    38a4:	ldrbmi	r3, [r0, -ip]!
    38a8:	andeq	r3, r2, lr, ror #14
    38ac:	andeq	r3, r2, r6, ror #14
    38b0:	stmdale	r4!, {r0, r1, r2, fp, sp}
    38b4:			; <UNDEFINED> instruction: 0xf000e8df
    38b8:	ldreq	r0, [r7], #-3859	; 0xfffff0ed
    38bc:	ldrne	r0, [r7, -r8, lsl #24]
    38c0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    38c4:	ldrbmi	r3, [r0, -r4, lsr #32]!
    38c8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    38cc:			; <UNDEFINED> instruction: 0x47703030
    38d0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    38d4:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    38d8:	andscc	r4, r8, r8, ror r4
    38dc:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    38e0:	andcc	r4, ip, r8, ror r4
    38e4:	strlt	r4, [r0, #-1904]	; 0xfffff890
    38e8:	blmi	2efafc <fchmod@plt+0x2ed8e4>
    38ec:	bmi	2cbfdc <fchmod@plt+0x2c9dc4>
    38f0:	ldrbtmi	r9, [fp], #-0
    38f4:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
    38f8:			; <UNDEFINED> instruction: 0xf0034478
    38fc:	andcs	pc, r0, r7, lsl r9	; <UNPREDICTABLE>
    3900:	svclt	0x00004770
    3904:	andeq	r3, r2, r6, asr #14
    3908:	andeq	r3, r2, lr, lsr r7
    390c:	andeq	r3, r2, r6, lsr r7
    3910:	andeq	r3, r2, r0, lsr r7
    3914:	andeq	r3, r2, r8, lsr #14
    3918:	andeq	sp, r0, r2, ror ip
    391c:	andeq	sp, r0, sl, lsl sp
    3920:	muleq	r0, r0, ip
    3924:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3928:	svclt	0x00004770
    392c:	andeq	r3, r2, r2, ror #13
    3930:	tstcs	r0, r4, lsl #20
    3934:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
    3938:	subsvs	r4, r1, #2063597568	; 0x7b000000
    393c:	addsne	pc, r6, r3, lsl #17
    3940:	svclt	0x00004770
    3944:	ldrdeq	r3, [r2], -r2
    3948:			; <UNDEFINED> instruction: 0x000237b4
    394c:	ldrlt	r6, [r0, #-2187]!	; 0xfffff775
    3950:	addlt	r2, r3, r1, lsl #22
    3954:	smlabteq	r0, sp, r9, lr
    3958:	andlt	sp, r3, r1, lsl #16
    395c:			; <UNDEFINED> instruction: 0x460cbd30
    3960:			; <UNDEFINED> instruction: 0x4605213a
    3964:			; <UNDEFINED> instruction: 0xf9d8f00a
    3968:	strmi	r6, [r8], -r1, ror #16
    396c:			; <UNDEFINED> instruction: 0xf7fe9100
    3970:	stmdbls	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
    3974:	strtmi	r4, [r8], -r2, lsl #12
    3978:	pop	{r0, r1, ip, sp, pc}
    397c:			; <UNDEFINED> instruction: 0xf00a4030
    3980:	svclt	0x0000ba6f
    3984:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    3988:	blcs	6fe1c <fchmod@plt+0x6dc04>
    398c:	stmdavs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    3990:	ldclt	0, cr13, [r0, #-52]	; 0xffffffcc
    3994:	andcs	r4, r5, #12, 24	; 0xc00
    3998:	ldrbtmi	r4, [ip], #-2060	; 0xfffff7f4
    399c:			; <UNDEFINED> instruction: 0x46214478
    39a0:	b	5419a0 <fchmod@plt+0x53f788>
    39a4:	mvnsle	r4, r0, lsr #5
    39a8:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    39ac:	stcmi	13, cr11, [r9], {16}
    39b0:	stmdami	r9, {r0, r2, r9, sp}
    39b4:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    39b8:			; <UNDEFINED> instruction: 0xf7fe4621
    39bc:	adcmi	lr, r0, #8, 20	; 0x8000
    39c0:	stmdami	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    39c4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    39c8:	andeq	sp, r0, r2, lsl ip
    39cc:	andeq	pc, r0, r0, asr #28
    39d0:	ldrdeq	r0, [r1], -r2
    39d4:	andeq	sp, r0, ip, lsl #24
    39d8:	andeq	pc, r0, r6, lsr #28
    39dc:	andeq	sp, r0, r0, ror #23
    39e0:	orrslt	fp, r8, r8, lsl #10
    39e4:	cmnlt	fp, r3, lsl #16
    39e8:			; <UNDEFINED> instruction: 0xff2af7ff
    39ec:	blcs	1ddc00 <fchmod@plt+0x1db9e8>
    39f0:	stclt	0, cr13, [r8, #-0]
    39f4:	andcs	r4, r1, #7168	; 0x1c00
    39f8:	addvs	r2, r1, r6, lsl #2
    39fc:			; <UNDEFINED> instruction: 0xf883447b
    3a00:	stclt	0, cr2, [r8, #-600]	; 0xfffffda8
    3a04:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    3a08:			; <UNDEFINED> instruction: 0xe7ef3018
    3a0c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3a10:	strb	r3, [fp, ip]!
    3a14:	strdeq	r3, [r2], -r0
    3a18:	andeq	r3, r2, r2, lsl #12
    3a1c:	strdeq	r3, [r2], -sl
    3a20:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    3a24:	teqlt	fp, fp, asr sl
    3a28:	bcs	19dc98 <fchmod@plt+0x19ba80>
    3a2c:	addsmi	fp, r8, #8, 30
    3a30:	ldmdavs	fp, {r0, r1, ip, lr, pc}
    3a34:	mvnsle	r2, r0, lsl #22
    3a38:	bmi	155800 <fchmod@plt+0x1535e8>
    3a3c:	andcs	r2, r7, r1, lsl #2
    3a40:	ldrbtmi	r6, [sl], #-152	; 0xffffff68
    3a44:	addsne	pc, r6, r2, lsl #17
    3a48:	svclt	0x00004770
    3a4c:	andeq	r3, r2, r6, ror #11
    3a50:	andeq	r3, r2, sl, lsr #13
    3a54:	blmi	8562dc <fchmod@plt+0x8540c4>
    3a58:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
    3a5c:			; <UNDEFINED> instruction: 0xf6adb570
    3a60:	ldmpl	r3, {r3, r8, sl, fp}^
    3a64:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3a68:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    3a6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a70:	blx	53fa78 <fchmod@plt+0x53d860>
    3a74:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    3a78:			; <UNDEFINED> instruction: 0xf7fe4606
    3a7c:	movwlt	lr, #2906	; 0xb5a
    3a80:	strmi	sl, [r5], -r1, lsl #24
    3a84:	strtmi	lr, [r0], -r2
    3a88:			; <UNDEFINED> instruction: 0xffaaf7ff
    3a8c:			; <UNDEFINED> instruction: 0x462a4633
    3a90:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    3a94:			; <UNDEFINED> instruction: 0xf00a4620
    3a98:	stmdacs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
    3a9c:			; <UNDEFINED> instruction: 0x4630daf3
    3aa0:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aa4:			; <UNDEFINED> instruction: 0xf7fe4628
    3aa8:	bmi	3fe688 <fchmod@plt+0x3fc470>
    3aac:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3ab0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ab4:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3ab8:	qaddle	r4, sl, fp
    3abc:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
    3ac0:	blmi	2b3088 <fchmod@plt+0x2b0e70>
    3ac4:	andcs	r4, r1, #48, 12	; 0x3000000
    3ac8:			; <UNDEFINED> instruction: 0xf883447b
    3acc:			; <UNDEFINED> instruction: 0xf7fe2096
    3ad0:	strb	lr, [sl, ip, lsr #18]!
    3ad4:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ad8:	andeq	r3, r2, ip, asr #6
    3adc:	andeq	r0, r0, r4, lsl #4
    3ae0:	andeq	sp, r0, r4, ror fp
    3ae4:	andeq	r0, r1, lr, asr #3
    3ae8:	strdeq	r3, [r2], -r6
    3aec:	andeq	r3, r2, r4, lsr #12
    3af0:	blmi	8f12d8 <fchmod@plt+0x8ef0c0>
    3af4:			; <UNDEFINED> instruction: 0xf893447b
    3af8:	stmdblt	r3, {r1, r2, r4, r7, ip, sp}
    3afc:	stmdami	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3b00:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
    3b04:			; <UNDEFINED> instruction: 0xf0004e21
    3b08:	smlabtcs	r0, r9, r9, pc	; <UNPREDICTABLE>
    3b0c:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    3b10:			; <UNDEFINED> instruction: 0xf0004607
    3b14:	strmi	pc, [r5], -r3, asr #16
    3b18:			; <UNDEFINED> instruction: 0xf85ef000
    3b1c:	stmdavs	r4!, {r0, sp, lr, pc}
    3b20:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}
    3b24:	blcs	52740 <fchmod@plt+0x50528>
    3b28:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
    3b2c:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}^
    3b30:			; <UNDEFINED> instruction: 0xf7fe2101
    3b34:	stmdacs	r0, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    3b38:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    3b3c:	ldmdami	r5, {r0, r2, r9, sp}
    3b40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3b44:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b48:			; <UNDEFINED> instruction: 0xf8d6f003
    3b4c:			; <UNDEFINED> instruction: 0xf0004628
    3b50:			; <UNDEFINED> instruction: 0x4628f873
    3b54:			; <UNDEFINED> instruction: 0xf8acf000
    3b58:			; <UNDEFINED> instruction: 0xf0004628
    3b5c:	strtmi	pc, [r8], -sp, ror #17
    3b60:			; <UNDEFINED> instruction: 0xf942f000
    3b64:			; <UNDEFINED> instruction: 0xf994f000
    3b68:	stc2	0, cr15, [lr, #4]
    3b6c:	ldrtmi	r4, [r8], -sl, lsl #22
    3b70:			; <UNDEFINED> instruction: 0xf883447b
    3b74:	pop	{r1, r2, r4, r7, lr}
    3b78:			; <UNDEFINED> instruction: 0xf7fe40f8
    3b7c:	svclt	0x0000b8d3
    3b80:	strdeq	r3, [r2], -r8
    3b84:	ldrdeq	sp, [r0], -r6
    3b88:	strdeq	r3, [r2], -ip
    3b8c:	andeq	sp, r0, sl, lsr r5
    3b90:	andeq	sp, r0, r0, lsr #21
    3b94:	muleq	r0, sl, ip
    3b98:	andeq	r3, r2, ip, ror r5
    3b9c:			; <UNDEFINED> instruction: 0x4605b570
    3ba0:			; <UNDEFINED> instruction: 0x460e2010
    3ba4:			; <UNDEFINED> instruction: 0xf8f4f004
    3ba8:	strmi	r2, [r4], -r0, lsl #6
    3bac:	rscvs	r4, r3, r8, lsr #12
    3bb0:			; <UNDEFINED> instruction: 0xf0046026
    3bb4:	bmi	1c1fd0 <fchmod@plt+0x1bfdb8>
    3bb8:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    3bbc:	stmdami	r5, {r5, r6, sp, lr}
    3bc0:			; <UNDEFINED> instruction: 0xf0084478
    3bc4:	strmi	pc, [r3], -sp, lsr #20
    3bc8:	adcvs	r4, r3, r0, lsr #12
    3bcc:	svclt	0x0000bd70
    3bd0:	andeq	sp, r0, r6, ror #20
    3bd4:	andeq	sp, r0, r8, ror #20
    3bd8:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
    3bdc:			; <UNDEFINED> instruction: 0x46044479
    3be0:			; <UNDEFINED> instruction: 0xf7fe6880
    3be4:	vldrmi	s28, [r0, #-664]	; 0xfffffd68
    3be8:	rscvs	r4, r0, sp, ror r4
    3bec:			; <UNDEFINED> instruction: 0xf7feb178
    3bf0:	vst1.8	{d30-d31}, [pc :256], r8
    3bf4:			; <UNDEFINED> instruction: 0xf7fe71d2
    3bf8:	stmdami	ip, {r4, r8, r9, fp, sp, lr, pc}
    3bfc:	andcs	r6, r1, #14876672	; 0xe30000
    3c00:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    3c04:	pop	{r3, r5, fp, ip, lr}
    3c08:			; <UNDEFINED> instruction: 0xf0034070
    3c0c:	stmdbmi	r8, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, pc}
    3c10:	stmdami	r8, {r0, r2, r9, sp}
    3c14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c18:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c1c:			; <UNDEFINED> instruction: 0xf00368a1
    3c20:	svclt	0x0000f86b
    3c24:	andeq	sp, r0, r4, asr sl
    3c28:			; <UNDEFINED> instruction: 0x000231bc
    3c2c:	andeq	r0, r0, ip, lsr #4
    3c30:	andeq	sp, r0, r0, lsr #20
    3c34:	andeq	pc, r0, r6, asr #23
    3c38:			; <UNDEFINED> instruction: 0x4604b510
    3c3c:			; <UNDEFINED> instruction: 0xf7fe68c0
    3c40:	ldmdblt	r0, {r7, fp, sp, lr, pc}^
    3c44:			; <UNDEFINED> instruction: 0xf7fe68e0
    3c48:	ldmiblt	r0, {r4, r6, fp, sp, lr, pc}^
    3c4c:			; <UNDEFINED> instruction: 0xf7fe68e0
    3c50:			; <UNDEFINED> instruction: 0xf7feea08
    3c54:	ldmdblt	r0, {r3, r4, fp, sp, lr, pc}^
    3c58:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    3c5c:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3c60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c64:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c68:			; <UNDEFINED> instruction: 0xf00368a1
    3c6c:	stmdbmi	ip, {r0, r2, r6, fp, ip, sp, lr, pc}
    3c70:	stmdami	ip, {r0, r2, r9, sp}
    3c74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c78:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c7c:			; <UNDEFINED> instruction: 0xf00368a1
    3c80:	stmdbmi	r9, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
    3c84:	stmdami	r9, {r0, r2, r9, sp}
    3c88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c8c:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c90:			; <UNDEFINED> instruction: 0xf00368a1
    3c94:	svclt	0x0000f831
    3c98:	strdeq	sp, [r0], -r8
    3c9c:	andeq	pc, r0, sl, ror fp	; <UNPREDICTABLE>
    3ca0:	andeq	sp, r0, ip, lsr #20
    3ca4:	andeq	pc, r0, r6, ror #22
    3ca8:	strdeq	sp, [r0], -r4
    3cac:	andeq	pc, r0, r2, asr fp	; <UNPREDICTABLE>
    3cb0:			; <UNDEFINED> instruction: 0x4604b510
    3cb4:			; <UNDEFINED> instruction: 0xf0022001
    3cb8:	stmiavs	r0!, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    3cbc:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cc0:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    3cc4:	andcs	r4, r5, #4, 18	; 0x10000
    3cc8:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    3ccc:			; <UNDEFINED> instruction: 0xf7fe4478
    3cd0:	stmiavs	r1!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    3cd4:			; <UNDEFINED> instruction: 0xf810f003
    3cd8:	strdeq	sp, [r0], -sl
    3cdc:	andeq	pc, r0, r0, lsl fp	; <UNPREDICTABLE>
    3ce0:			; <UNDEFINED> instruction: 0x4604b510
    3ce4:			; <UNDEFINED> instruction: 0xf7fe6880
    3ce8:	ldmiblt	r8, {r1, r4, r7, fp, sp, lr, pc}
    3cec:			; <UNDEFINED> instruction: 0xf7fe6860
    3cf0:	smlawblt	r0, lr, r8, lr
    3cf4:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cf8:	blcs	9dd0c <fchmod@plt+0x9baf4>
    3cfc:	ldfltd	f5, [r0, #-0]
    3d00:	andcs	r4, r5, #147456	; 0x24000
    3d04:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    3d08:			; <UNDEFINED> instruction: 0xf7fe4478
    3d0c:	stmdavs	r1!, {r5, r6, fp, sp, lr, pc}^
    3d10:			; <UNDEFINED> instruction: 0xfff2f002
    3d14:	andcs	r4, r5, #98304	; 0x18000
    3d18:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    3d1c:			; <UNDEFINED> instruction: 0xf7fe4478
    3d20:	stmiavs	r1!, {r1, r2, r4, r6, fp, sp, lr, pc}
    3d24:			; <UNDEFINED> instruction: 0xffe8f002
    3d28:	andeq	sp, r0, r2, ror #19
    3d2c:	ldrdeq	pc, [r0], -r4
    3d30:	andeq	sp, r0, lr, asr #19
    3d34:	andeq	pc, r0, r0, asr #21
    3d38:			; <UNDEFINED> instruction: 0x4604b538
    3d3c:	ldrdcc	lr, [r0, -r0]
    3d40:	strle	r0, [r4], #-2011	; 0xfffff825
    3d44:			; <UNDEFINED> instruction: 0xf7fe68a0
    3d48:	ldmiblt	r0!, {r2, r4, r8, fp, sp, lr, pc}^
    3d4c:	bmi	7b3234 <fchmod@plt+0x7b101c>
    3d50:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
    3d54:			; <UNDEFINED> instruction: 0xf0084478
    3d58:	strmi	pc, [r5], -r3, ror #18
    3d5c:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d60:			; <UNDEFINED> instruction: 0xf7feb120
    3d64:	stmdavs	r3, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    3d68:	tstle	r8, r2, lsl #22
    3d6c:	strtmi	r6, [r9], -r0, ror #16
    3d70:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d74:			; <UNDEFINED> instruction: 0xf7feb120
    3d78:	stmdavs	r3, {r2, r3, r5, r8, fp, sp, lr, pc}
    3d7c:	tstle	r8, r2, lsl #22
    3d80:			; <UNDEFINED> instruction: 0xf7fd4628
    3d84:	stmdavs	r1!, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3d88:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3d8c:	ldmdami	r1, {r0, r2, r9, sp}
    3d90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3d94:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d98:			; <UNDEFINED> instruction: 0xf0026861
    3d9c:	stmdbmi	lr, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3da0:	stmdami	lr, {r0, r2, r9, sp}
    3da4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3da8:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dac:			; <UNDEFINED> instruction: 0xf0024629
    3db0:	stmdbmi	fp, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3db4:	stmdami	fp, {r0, r2, r9, sp}
    3db8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3dbc:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dc0:			; <UNDEFINED> instruction: 0xf0024629
    3dc4:	svclt	0x0000ff99
    3dc8:	andeq	sp, r0, lr, lsr #19
    3dcc:	ldrdeq	sp, [r0], -r4
    3dd0:	andeq	sp, r0, r0, asr #19
    3dd4:	andeq	pc, r0, sl, asr #20
    3dd8:	andeq	sp, r0, r4, ror #18
    3ddc:	andeq	pc, r0, r6, lsr sl	; <UNPREDICTABLE>
    3de0:	andeq	sp, r0, r4, ror r9
    3de4:	andeq	pc, r0, r2, lsr #20
    3de8:			; <UNDEFINED> instruction: 0x4604b510
    3dec:			; <UNDEFINED> instruction: 0xf7fd6880
    3df0:	stmdavs	r0!, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    3df4:	svc	0x0098f7fd
    3df8:	pop	{r5, r9, sl, lr}
    3dfc:			; <UNDEFINED> instruction: 0xf7fd4010
    3e00:	svclt	0x0000bf91
    3e04:	sbclt	r4, r0, #4, 22	; 0x1000
    3e08:			; <UNDEFINED> instruction: 0xf833447b
    3e0c:	andmi	r3, fp, #16
    3e10:	andcs	fp, r1, r4, lsl pc
    3e14:	ldrbmi	r2, [r0, -r0]!
    3e18:	andeq	sp, r0, r8, ror #18
    3e1c:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
    3e20:			; <UNDEFINED> instruction: 0xf7fe6820
    3e24:	stmdavs	r0!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    3e28:			; <UNDEFINED> instruction: 0x4010e8bd
    3e2c:	ldmiblt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e30:			; <UNDEFINED> instruction: 0xf7fe6808
    3e34:	svclt	0x0000b92d
    3e38:			; <UNDEFINED> instruction: 0xf7fe6808
    3e3c:	svclt	0x0000b9df
    3e40:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
    3e44:	stmiblt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e48:			; <UNDEFINED> instruction: 0xf7fd6808
    3e4c:	svclt	0x0000bfdd
    3e50:	tstlt	r8, r8, lsl #10
    3e54:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    3e58:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
    3e5c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    3e60:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e64:	blmi	1f02cc <fchmod@plt+0x1ee0b4>
    3e68:	andsvs	r4, r8, fp, ror r4
    3e6c:	blmi	1b3294 <fchmod@plt+0x1b107c>
    3e70:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    3e74:	andsvs	r4, r8, r8, ror r4
    3e78:	svclt	0x0000bd08
    3e7c:	andeq	r3, r2, lr, ror #3
    3e80:	andeq	sp, r0, r2, lsl fp
    3e84:	ldrdeq	r3, [r2], -ip
    3e88:	ldrdeq	r3, [r2], -r2
    3e8c:	andeq	ip, r0, r0, ror #29
    3e90:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3e94:			; <UNDEFINED> instruction: 0x47706818
    3e98:			; <UNDEFINED> instruction: 0x000231b2
    3e9c:	strmi	r4, [r2], -r3, lsl #22
    3ea0:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    3ea4:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    3ea8:	ldmlt	sl!, {r3, ip, sp, lr, pc}
    3eac:	andeq	r3, r2, r2, lsr #3
    3eb0:	ldrdeq	sp, [r0], -ip
    3eb4:			; <UNDEFINED> instruction: 0xf100b5f8
    3eb8:			; <UNDEFINED> instruction: 0x46050713
    3ebc:	teqlt	r8, #192, 24	; 0xc000
    3ec0:	tsteq	r1, #111	; 0x6f	; <UNPREDICTABLE>
    3ec4:	blne	17557bc <fchmod@plt+0x17535a4>
    3ec8:	stmdbne	lr!, {r0, r1, sp, lr, pc}
    3ecc:	svceq	0x0001f814
    3ed0:			; <UNDEFINED> instruction: 0x2120b128
    3ed4:			; <UNDEFINED> instruction: 0xff96f7ff
    3ed8:	mvnsle	r2, r0, lsl #16
    3edc:	mcrcs	13, 0, fp, cr10, cr8, {7}
    3ee0:	blmi	4baf48 <fchmod@plt+0x4b8d30>
    3ee4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    3ee8:	svclt	0x00041c62
    3eec:	andcs	r6, r1, lr, lsl r0
    3ef0:	adcsmi	sp, r4, #244	; 0xf4
    3ef4:	andcs	fp, r1, r8, lsl #30
    3ef8:	stmdbmi	sp, {r4, r5, r6, r7, ip, lr, pc}
    3efc:	stmdami	sp, {r0, r2, r9, sp}
    3f00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3f04:	svc	0x0062f7fd
    3f08:	ldrtmi	r4, [r1], -r2, lsr #12
    3f0c:	cdp2	0, 13, cr15, cr6, cr2, {0}
    3f10:	strb	r4, [r6, r6, lsl #12]!
    3f14:	andcs	r4, r5, #8, 18	; 0x20000
    3f18:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    3f1c:			; <UNDEFINED> instruction: 0xf7fd4478
    3f20:	shsaxmi	lr, r2, r6
    3f24:	movwcs	r4, #42553	; 0xa639
    3f28:	cdp2	0, 12, cr15, cr8, cr2, {0}
    3f2c:	andeq	r3, r2, r0, lsr #5
    3f30:	ldrdeq	sp, [r0], -ip
    3f34:	ldrdeq	pc, [r0], -sl
    3f38:	andeq	sp, r0, lr, ror #20
    3f3c:	andeq	pc, r0, r0, asr #17
    3f40:	ldrblt	r4, [r8, #2606]!	; 0xa2e
    3f44:	blmi	b95134 <fchmod@plt+0xb92f1c>
    3f48:	stmdbmi	pc!, {r1, r2, r3, r5, r8, sl, fp, lr}	; <UNPREDICTABLE>
    3f4c:	ldrbtmi	r5, [sp], #-2263	; 0xfffff729
    3f50:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
    3f54:	movwcc	r6, #6203	; 0x183b
    3f58:			; <UNDEFINED> instruction: 0xf7fe603b
    3f5c:	adcvs	lr, r8, sl, ror #17
    3f60:			; <UNDEFINED> instruction: 0xf7feb318
    3f64:	stmdavs	r9!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    3f68:			; <UNDEFINED> instruction: 0xf83af004
    3f6c:			; <UNDEFINED> instruction: 0xf44f4e27
    3f70:	ldrbtmi	r7, [lr], #-1024	; 0xfffffc00
    3f74:	andcs	r6, r9, #11206656	; 0xab0000
    3f78:	ldrtmi	r2, [r0], -r1, lsl #2
    3f7c:	svc	0x0084f7fd
    3f80:	mvnsle	r3, r1, lsl #24
    3f84:	ldrtmi	r6, [r0], -lr, lsr #17
    3f88:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    3f8c:			; <UNDEFINED> instruction: 0x4630bb58
    3f90:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3f94:	stmiavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    3f98:	strtmi	r4, [r1], -r2, lsr #12
    3f9c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fa0:	ldmdavs	fp!, {r3, r5, r6, r8, fp, ip, sp, pc}
    3fa4:	eorsvs	r3, fp, r1, lsl #22
    3fa8:	ldmdbmi	r9, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    3fac:	ldmdami	r9, {r0, r2, r9, sp}
    3fb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3fb4:	svc	0x000af7fd
    3fb8:			; <UNDEFINED> instruction: 0xf0026869
    3fbc:	ldmdbmi	r6, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    3fc0:	ldmdami	r6, {r0, r2, r9, sp}
    3fc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3fc8:	svc	0x0000f7fd
    3fcc:			; <UNDEFINED> instruction: 0xf0026869
    3fd0:	ldmdbmi	r3, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    3fd4:	ldmdami	r3, {r0, r2, r9, sp}
    3fd8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3fdc:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    3fe0:			; <UNDEFINED> instruction: 0xf0026869
    3fe4:	ldmdbmi	r0, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    3fe8:	ldmdami	r0, {r0, r2, r9, sp}
    3fec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3ff0:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3ff4:			; <UNDEFINED> instruction: 0xf0026869
    3ff8:	svclt	0x0000fe7f
    3ffc:	andeq	r2, r2, r0, ror #28
    4000:	andeq	r0, r0, r4, asr r2
    4004:	andeq	r3, r2, r6, lsr r2
    4008:	andeq	sp, r0, r0, ror #13
    400c:	ldrdeq	sp, [r0], -r6
    4010:	andeq	sp, r0, ip, ror sl
    4014:	andeq	pc, r0, sl, lsr #16
    4018:	ldrdeq	sp, [r0], -ip
    401c:	andeq	pc, r0, r6, lsl r8	; <UNPREDICTABLE>
    4020:	andeq	sp, r0, r0, lsr #21
    4024:	andeq	pc, r0, r2, lsl #16
    4028:	andeq	sp, r0, r8, ror #20
    402c:	andeq	pc, r0, lr, ror #15
    4030:	cfldr32mi	mvfx11, [r2], {56}	; 0x38
    4034:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
    4038:	strcc	r4, [r8], #-1147	; 0xfffffb85
    403c:	and	r3, r1, ip, lsl #6
    4040:	stccc	8, cr15, [r4], {84}	; 0x54
    4044:			; <UNDEFINED> instruction: 0xf7fd6818
    4048:	ldmdb	r4, {r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    404c:			; <UNDEFINED> instruction: 0xf7ff0502
    4050:	eorvs	pc, r8, r5, lsr #30
    4054:	blcc	2421ac <fchmod@plt+0x23ff94>
    4058:	mvnsle	r2, r0, lsl #22
    405c:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    4060:			; <UNDEFINED> instruction: 0xf7fd6920
    4064:	mulcc	pc, r8, pc	; <UNPREDICTABLE>
    4068:	cdp2	0, 9, cr15, cr2, cr3, {0}
    406c:	cmnvs	r0, r1, lsr #18
    4070:	mcr	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4074:	strvc	r2, [r3, -r1, lsl #6]!
    4078:	ldflts	f6, [r8, #-640]!	; 0xfffffd80
    407c:	andeq	r2, r2, r6, lsr #8
    4080:	andeq	r3, r2, ip, asr #2
    4084:	andeq	r3, r2, r6, lsr #2
    4088:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
    408c:	cfstrsmi	mvf4, [ip], {123}	; 0x7b
    4090:	strcs	r3, [r0], -ip, lsl #6
    4094:	and	r4, r0, ip, ror r4
    4098:	ldmdavs	r8, {r0, r1, r5, r6, fp, sp, lr}
    409c:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    40a0:	andsvs	r6, lr, r3, ror #16
    40a4:	svcpl	0x0008f854
    40a8:	mvnsle	r2, r0, lsl #26
    40ac:	ldrbtmi	r4, [ip], #-3077	; 0xfffff3fb
    40b0:			; <UNDEFINED> instruction: 0xf7fd6960
    40b4:			; <UNDEFINED> instruction: 0x7725ee3a
    40b8:	svclt	0x0000bd70
    40bc:	strdeq	r3, [r2], -r8
    40c0:	andeq	r2, r2, r8, asr #7
    40c4:	ldrdeq	r3, [r2], -r6
    40c8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    40cc:	stmdblt	r3, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    40d0:	ldrbmi	lr, [r0, -lr, lsr #15]!
    40d4:	strheq	r3, [r2], -sl
    40d8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    40dc:	tstlt	r3, fp, lsl pc
    40e0:			; <UNDEFINED> instruction: 0x4770e7d2
    40e4:	andeq	r3, r2, sl, lsr #1
    40e8:	blmi	5f15d0 <fchmod@plt+0x5ef3b8>
    40ec:	ldrbtmi	r4, [fp], #-3351	; 0xfffff2e9
    40f0:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    40f4:	stclne	8, cr6, [r2], #-932	; 0xfffffc5c
    40f8:	strtmi	sp, [r0], -sl
    40fc:	blx	340110 <fchmod@plt+0x33def8>
    4100:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    4104:	movwcc	r6, #6171	; 0x181b
    4108:	andle	r4, sl, r5, lsl #12
    410c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    4110:	tstcs	r0, r8, lsl #12
    4114:	mcr	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4118:	strmi	r1, [r4], -r3, asr #24
    411c:	stmiavs	r9!, {r1, r2, ip, lr, pc}^
    4120:	strtmi	lr, [r0], -fp, ror #15
    4124:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4128:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    412c:	andcs	r4, r5, #147456	; 0x24000
    4130:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    4134:			; <UNDEFINED> instruction: 0xf7fd4478
    4138:	strmi	lr, [r4], -sl, asr #28
    413c:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4140:	strtmi	r4, [r0], -r1, lsl #12
    4144:	ldc2l	0, cr15, [r8, #8]
    4148:	andeq	r2, r2, sl, asr pc
    414c:	muleq	r2, r4, r0
    4150:	andeq	r2, r2, r6, asr #30
    4154:	muleq	r0, lr, r9
    4158:	andeq	pc, r0, r8, lsr #13
    415c:	cfstr32mi	mvfx11, [r6], #-64	; 0xffffffc0
    4160:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    4164:	blle	4ed6c <fchmod@plt+0x4cb54>
    4168:	ldclt	0, cr2, [r0, #-4]
    416c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    4170:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4174:			; <UNDEFINED> instruction: 0xf04fb1c8
    4178:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    417c:			; <UNDEFINED> instruction: 0xf44f4b20
    4180:	vqsub.s8	<illegal reg q11.5>, q8, q4
    4184:	ldrbtmi	r2, [fp], #-322	; 0xfffffebe
    4188:			; <UNDEFINED> instruction: 0xf7fd68d8
    418c:	blmi	77fc4c <fchmod@plt+0x77da34>
    4190:	andsvs	r4, r8, fp, ror r4
    4194:	mvnle	r3, r1
    4198:	svc	0x001af7fd
    419c:	blcs	5e1b0 <fchmod@plt+0x5bf98>
    41a0:	blcs	373e08 <fchmod@plt+0x371bf0>
    41a4:	andcs	sp, r0, r2, lsr #2
    41a8:	blmi	5f35f0 <fchmod@plt+0x5f13d8>
    41ac:	sbcsvc	pc, r8, #1325400064	; 0x4f000000
    41b0:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    41b4:	bvs	6153a8 <fchmod@plt+0x613190>
    41b8:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    41bc:	andcc	r6, r1, r0, rrx
    41c0:			; <UNDEFINED> instruction: 0xf7fdd1dc
    41c4:	stmdavs	r3, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    41c8:	svclt	0x00182b01
    41cc:	rscle	r2, sl, sp, lsl #22
    41d0:	andcs	r4, r5, #229376	; 0x38000
    41d4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    41d8:			; <UNDEFINED> instruction: 0xf7fd4478
    41dc:			; <UNDEFINED> instruction: 0x4604edf8
    41e0:	mrc2	7, 2, pc, cr6, cr15, {7}
    41e4:	strtmi	r4, [r0], -r1, lsl #12
    41e8:	stc2	0, cr15, [r6, #8]
    41ec:	andcs	r4, r5, #147456	; 0x24000
    41f0:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    41f4:			; <UNDEFINED> instruction: 0xe7f04478
    41f8:	andeq	r2, r2, r8, ror #29
    41fc:	muleq	r0, lr, r9
    4200:	strdeq	r2, [r2], -lr
    4204:			; <UNDEFINED> instruction: 0x00022eb8
    4208:	ldrdeq	r2, [r2], -r0
    420c:	andeq	sp, r0, lr, asr #18
    4210:	andeq	pc, r0, r4, lsl #12
    4214:	andeq	sp, r0, lr, ror #18
    4218:	andeq	pc, r0, r8, ror #11
    421c:			; <UNDEFINED> instruction: 0xf7ffb570
    4220:	teqlt	r8, #628	; 0x274	; <UNPREDICTABLE>
    4224:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    4228:	movwcc	r6, #6243	; 0x1863
    422c:	blmi	678270 <fchmod@plt+0x676058>
    4230:	ldmdbmi	r9, {r0, r2, r9, sp}
    4234:	ldrbtmi	r4, [fp], #-2073	; 0xfffff7e7
    4238:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    423c:			; <UNDEFINED> instruction: 0xf7fd6a1d
    4240:	smlabtcs	r0, r6, sp, lr
    4244:	strmi	r4, [r3], -sl, lsr #12
    4248:			; <UNDEFINED> instruction: 0xf0031d20
    424c:	blmi	542908 <fchmod@plt+0x5406f0>
    4250:	ldmdbmi	r4, {r0, r2, r9, sp}
    4254:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    4258:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    425c:			; <UNDEFINED> instruction: 0xf7fd68dc
    4260:			; <UNDEFINED> instruction: 0x2100edb6
    4264:	pop	{r1, r5, r9, sl, lr}
    4268:			; <UNDEFINED> instruction: 0x46034070
    426c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    4270:	ldmiblt	sl, {r0, r1, ip, sp, lr, pc}
    4274:	andcs	r4, r5, #229376	; 0x38000
    4278:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    427c:			; <UNDEFINED> instruction: 0xf7fd4478
    4280:	strmi	lr, [r4], -r6, lsr #27
    4284:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4288:	strtmi	r4, [r0], -r1, lsl #12
    428c:	ldc2	0, cr15, [r6, #-8]
    4290:	andeq	r2, r2, r2, lsr #28
    4294:	andeq	r2, r2, lr, asr #30
    4298:	andeq	sp, r0, ip, lsr #19
    429c:	andeq	pc, r0, r2, lsr #11
    42a0:	andeq	r2, r2, lr, lsr #30
    42a4:	andeq	sp, r0, r0, lsr #19
    42a8:	andeq	pc, r0, r2, lsl #11
    42ac:	ldrdeq	r2, [r2], -sl
    42b0:	andeq	sp, r0, r6, lsr #18
    42b4:	andeq	pc, r0, r0, ror #10
    42b8:	andcs	fp, r1, r8, lsl #10
    42bc:	blx	ff8c02ce <fchmod@plt+0xff8be0b6>
    42c0:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    42c4:	movwcc	r6, #6235	; 0x185b
    42c8:	andcs	sp, r1, r2
    42cc:	blx	ff6c02de <fchmod@plt+0xff6be0c6>
    42d0:			; <UNDEFINED> instruction: 0xf04f4b04
    42d4:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    42d8:	andcs	lr, r0, #3194880	; 0x30c000
    42dc:	svclt	0x0000bd08
    42e0:	andeq	r2, r2, r6, lsl #27
    42e4:	andeq	r2, r2, r2, ror sp
    42e8:	ldmibmi	sl, {r0, r3, r4, r7, r8, r9, fp, lr}
    42ec:	ldrbtmi	r4, [fp], #-2714	; 0xfffff566
    42f0:	svcvc	0x001b4479
    42f4:	mvnsmi	lr, sp, lsr #18
    42f8:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    42fc:	cdpmi	6, 9, cr4, cr7, cr4, {0}
    4300:	andls	r6, r5, #1179648	; 0x120000
    4304:	andeq	pc, r0, #79	; 0x4f
    4308:	stmdblt	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    430c:	mrc2	7, 4, pc, cr0, cr15, {7}
    4310:			; <UNDEFINED> instruction: 0xf4244b93
    4314:	vst3.16	{d4,d6,d8}, [r4 :256]
    4318:	ldrbtmi	r4, [fp], #-1151	; 0xfffffb81
    431c:	sfmcs	f6, 4, [r4, #-368]	; 0xfffffe90
    4320:	mrshi	pc, R10_fiq	; <UNPREDICTABLE>
    4324:			; <UNDEFINED> instruction: 0xf005e8df
    4328:	stceq	3, cr0, [sp, #-616]	; 0xfffffd98
    432c:			; <UNDEFINED> instruction: 0xf7fd0003
    4330:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    4334:	adcshi	pc, sp, r0, asr #32
    4338:	stc	7, cr15, [lr, #1012]	; 0x3f4
    433c:			; <UNDEFINED> instruction: 0xf0402800
    4340:			; <UNDEFINED> instruction: 0xf7ff80b8
    4344:	smlatbcs	r2, r5, sp, pc	; <UNPREDICTABLE>
    4348:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    434c:	rsbsle	r2, ip, r0, lsl #16
    4350:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    4354:	blcs	35e368 <fchmod@plt+0x35c150>
    4358:	sbchi	pc, r8, r0, asr #32
    435c:			; <UNDEFINED> instruction: 0xf0002d03
    4360:	blmi	fe0246b4 <fchmod@plt+0xfe02249c>
    4364:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4368:	svcmi	0x007f609a
    436c:	blx	1cc2372 <fchmod@plt+0x1cc015a>
    4370:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    4374:	subsle	r2, r5, r1, lsl #16
    4378:	andcs	r4, r0, #124, 26	; 0x1f00
    437c:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
    4380:	ldrbtmi	r4, [sp], #-1556	; 0xfffff9ec
    4384:			; <UNDEFINED> instruction: 0xf0056aa8
    4388:	stmibvs	sl!, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
    438c:			; <UNDEFINED> instruction: 0xf04f4b78
    4390:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    4394:	bmi	1de03ec <fchmod@plt+0x1dde1d4>
    4398:	stmdbge	r4, {r0, r3, r5, sp, lr}
    439c:	ldrbtmi	r5, [sl], #-2291	; 0xfffff70d
    43a0:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    43a4:	strmi	r1, [r6], -r3, asr #24
    43a8:	adcshi	pc, ip, r0
    43ac:	eorle	r2, r0, r0, lsl #16
    43b0:	addhi	pc, r8, r0, asr #6
    43b4:	strtmi	r9, [r7], -r4, lsl #22
    43b8:			; <UNDEFINED> instruction: 0xf85369a8
    43bc:	strcc	r1, [r1], #-36	; 0xffffffdc
    43c0:			; <UNDEFINED> instruction: 0xf7fd3113
    43c4:	stmdbvs	r8!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    43c8:	vhsub.s8	d18, d0, d0
    43cc:			; <UNDEFINED> instruction: 0xf0052149
    43d0:	adcmi	pc, r6, #246784	; 0x3c400
    43d4:	blmi	1a38b94 <fchmod@plt+0x1a3697c>
    43d8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    43dc:	stmdale	r2, {r1, r8, r9, fp, sp}^
    43e0:	blls	10d3e8 <fchmod@plt+0x10b1d0>
    43e4:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    43e8:			; <UNDEFINED> instruction: 0xf7fd3401
    43ec:	adcmi	lr, r6, #40448	; 0x9e00
    43f0:	stmdals	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    43f4:	ldc	7, cr15, [r8], {253}	; 0xfd
    43f8:	andcs	r4, r0, #96, 22	; 0x18000
    43fc:	bvs	16555f0 <fchmod@plt+0x16533d8>
    4400:	ldmibcs	pc!, {r1, r3, r4, r6, r7, r9, sp, lr}^	; <UNPREDICTABLE>
    4404:	mrrcmi	8, 4, sp, lr, cr15
    4408:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    440c:	stmdble	r9, {r1, fp, sp}
    4410:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    4414:	vst2.16	{d20-d21}, [pc :64], fp
    4418:	ldrbtmi	r5, [r8], #-288	; 0xfffffee0
    441c:			; <UNDEFINED> instruction: 0xf0093034
    4420:	stmiavs	r0!, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
    4424:			; <UNDEFINED> instruction: 0xf0084c58
    4428:	ldrbtmi	pc, [ip], #-3517	; 0xfffff243	; <UNPREDICTABLE>
    442c:			; <UNDEFINED> instruction: 0xf00868a0
    4430:	bmi	15c4434 <fchmod@plt+0x15c221c>
    4434:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    4438:	ldmpl	r3, {r5, r7, fp, sp, lr}^
    443c:	blls	15e4ac <fchmod@plt+0x15c294>
    4440:	cmple	r1, sl, asr r0
    4444:	pop	{r1, r2, ip, sp, pc}
    4448:			; <UNDEFINED> instruction: 0xf7ff81f0
    444c:	blmi	1443ff0 <fchmod@plt+0x1441dd8>
    4450:	ldrbtmi	r2, [fp], #-3329	; 0xfffff2ff
    4454:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
    4458:			; <UNDEFINED> instruction: 0xe786609d
    445c:	andcs	r4, r0, #78848	; 0x13400
    4460:	addsvs	r4, sl, fp, ror r4
    4464:	bvs	fea3e270 <fchmod@plt+0xfea3c058>
    4468:			; <UNDEFINED> instruction: 0xf0022102
    446c:	strcs	pc, [r0], #-2327	; 0xfffff6e9
    4470:	stmdapl	r5, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    4474:	ldrmi	lr, [ip], -r0
    4478:	strbmi	r9, [r0], -r4, lsl #22
    447c:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4480:			; <UNDEFINED> instruction: 0xf7fd3113
    4484:			; <UNDEFINED> instruction: 0x4628ed1a
    4488:	stcl	7, cr15, [r0], {253}	; 0xfd
    448c:	adcmi	fp, r7, #16, 22	; 0x4000
    4490:	movweq	pc, #4356	; 0x1104	; <UNPREDICTABLE>
    4494:	blmi	1038c58 <fchmod@plt+0x1036a40>
    4498:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    449c:			; <UNDEFINED> instruction: 0xf8f4f001
    44a0:	ldcle	14, cr2, [sp], {0}
    44a4:	blvs	63e340 <fchmod@plt+0x63c128>
    44a8:	cmpcs	r6, r0, asr #4	; <UNPREDICTABLE>
    44ac:	blx	fe0c04ca <fchmod@plt+0xfe0be2b2>
    44b0:	ldmdbmi	sl!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    44b4:	ldmdami	sl!, {r0, r2, r9, sp}
    44b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    44bc:	stc	7, cr15, [r6], {253}	; 0xfd
    44c0:	blx	fff404d2 <fchmod@plt+0xfff3e2ba>
    44c4:	blcs	9e7b8 <fchmod@plt+0x9c5a0>
    44c8:	bvs	fea3ab1c <fchmod@plt+0xfea38904>
    44cc:			; <UNDEFINED> instruction: 0xf0022102
    44d0:	strb	pc, [r0, r5, ror #17]!	; <UNPREDICTABLE>
    44d4:	andcs	r4, r5, #835584	; 0xcc000
    44d8:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
    44dc:			; <UNDEFINED> instruction: 0xf7fd4478
    44e0:			; <UNDEFINED> instruction: 0x4629ec76
    44e4:	stc2	0, cr15, [r8], {2}
    44e8:	ldcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    44ec:	andcs	r4, r5, #770048	; 0xbc000
    44f0:	ldrbtmi	r4, [r9], #-2095	; 0xfffff7d1
    44f4:			; <UNDEFINED> instruction: 0xf7fd4478
    44f8:	strmi	lr, [r4], -sl, ror #24
    44fc:	stc2l	7, cr15, [r8], {255}	; 0xff
    4500:	strtmi	r4, [r0], -r1, lsl #12
    4504:	blx	ffe40516 <fchmod@plt+0xffe3e2fe>
    4508:	andcs	r4, r5, #688128	; 0xa8000
    450c:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    4510:			; <UNDEFINED> instruction: 0xf7fd4478
    4514:	andls	lr, r3, ip, asr ip
    4518:	ldc2	7, cr15, [sl], #1020	; 0x3fc
    451c:	stmdals	r3, {r0, r9, sl, lr}
    4520:	blx	ff340532 <fchmod@plt+0xff33e31a>
    4524:	andcs	r4, r5, #606208	; 0x94000
    4528:	ldrbtmi	r4, [r9], #-2085	; 0xfffff7db
    452c:			; <UNDEFINED> instruction: 0xf7fd4478
    4530:	stmdbvs	r9!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}^
    4534:	blx	ff840546 <fchmod@plt+0xff83e32e>
    4538:			; <UNDEFINED> instruction: 0xf44f4b22
    453c:	bmi	8a0ba8 <fchmod@plt+0x89e990>
    4540:	ldrbtmi	r4, [fp], #-2082	; 0xfffff7de
    4544:	strls	r4, [r0, #-1146]	; 0xfffffb86
    4548:			; <UNDEFINED> instruction: 0xf0024478
    454c:	svclt	0x0000faef
    4550:	muleq	r2, r6, lr
    4554:			; <UNDEFINED> instruction: 0x00022ab4
    4558:	andeq	r0, r0, r4, lsl #4
    455c:	muleq	r2, ip, sl
    4560:	andeq	r2, r2, sl, ror #28
    4564:	andeq	r2, r2, r2, ror #25
    4568:	ldrdeq	r2, [r2], -r8
    456c:	andeq	r2, r2, r2, lsl #28
    4570:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4574:			; <UNDEFINED> instruction: 0xfffffb13
    4578:	andeq	r2, r2, r0, ror ip
    457c:	andeq	r2, r2, r8, lsl #27
    4580:	andeq	r2, r2, r0, asr #24
    4584:	andeq	r2, r2, sl, ror #26
    4588:	andeq	r2, r2, lr, lsl ip
    458c:	andeq	r2, r2, lr, ror #18
    4590:	strdeq	r2, [r2], -r6
    4594:	andeq	r2, r2, r8, ror #23
    4598:	andeq	r2, r2, ip, ror #25
    459c:	andeq	sp, r0, r4, asr r7
    45a0:	andeq	pc, r0, r2, lsr #6
    45a4:	andeq	sp, r0, sl, lsr r8
    45a8:	andeq	pc, r0, r0, lsl #6
    45ac:	andeq	sp, r0, lr, asr #14
    45b0:	andeq	pc, r0, r8, ror #5
    45b4:	andeq	sp, r0, r2, ror #14
    45b8:	andeq	pc, r0, ip, asr #5
    45bc:	andeq	sp, r0, r2, asr #15
    45c0:			; <UNDEFINED> instruction: 0x0000f2b0
    45c4:	andeq	sp, r0, lr, ror #14
    45c8:	strdeq	sp, [r0], -r8
    45cc:	andeq	sp, r0, r4, lsl #15
    45d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    45d4:			; <UNDEFINED> instruction: 0x47706898
    45d8:	andeq	r2, r2, r6, ror sl
    45dc:	push	{r0, r2, r3, r5, r8, r9, fp, lr}
    45e0:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    45e4:	ldmvs	fp, {r1, r7, ip, sp, pc}
    45e8:	stmdble	r6, {r1, r8, r9, fp, sp}^
    45ec:	tstcs	r2, sl, lsr #26
    45f0:	bvs	fea157ec <fchmod@plt+0xfea135d4>
    45f4:			; <UNDEFINED> instruction: 0xf852f002
    45f8:	blcs	1f1ac <fchmod@plt+0x1cf94>
    45fc:			; <UNDEFINED> instruction: 0xf8dfdd1b
    4600:	strcs	r8, [r0], #-156	; 0xffffff64
    4604:	ldrbtmi	r6, [r8], #2478	; 0x9ae
    4608:			; <UNDEFINED> instruction: 0x46434630
    460c:	rscscc	pc, pc, #79	; 0x4f
    4610:	strls	r2, [r0], #-257	; 0xfffffeff
    4614:	stcl	7, cr15, [r8], #1012	; 0x3f4
    4618:	ldrtmi	r6, [r0], -lr, lsr #19
    461c:	ldc	7, cr15, [sl], #1012	; 0x3f4
    4620:	ldmdale	r2, {r1, r3, fp, sp}
    4624:	ldrtmi	r6, [r8], -pc, ror #18
    4628:	bl	ffc42624 <fchmod@plt+0xffc4040c>
    462c:	bvs	ffaf2d94 <fchmod@plt+0xffaf0b7c>
    4630:	addsmi	r3, ip, #16777216	; 0x1000000
    4634:			; <UNDEFINED> instruction: 0x4c1adbe8
    4638:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    463c:			; <UNDEFINED> instruction: 0xf824f001
    4640:	rscvs	r2, r3, #0, 6
    4644:	pop	{r1, ip, sp, pc}
    4648:	bmi	5a4e10 <fchmod@plt+0x5a2bf8>
    464c:	ldmdami	r6, {r1, r3, r8, r9, sp}
    4650:	cmpne	fp, r0, asr #4	; <UNPREDICTABLE>
    4654:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    4658:	andscc	r4, r0, #20, 22	; 0x5000
    465c:			; <UNDEFINED> instruction: 0x96004478
    4660:			; <UNDEFINED> instruction: 0xf002447b
    4664:	ldmdbmi	r2, {r0, r1, r5, r6, r9, fp, ip, sp, lr, pc}
    4668:	ldmdami	r2, {r0, r2, r9, sp}
    466c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4670:	bl	feb4266c <fchmod@plt+0xfeb40454>
    4674:			; <UNDEFINED> instruction: 0xf0024639
    4678:	bmi	40337c <fchmod@plt+0x401164>
    467c:			; <UNDEFINED> instruction: 0x71a9f44f
    4680:	movwls	r4, #2062	; 0x80e
    4684:	blmi	395874 <fchmod@plt+0x39365c>
    4688:	ldrbtmi	r3, [r8], #-528	; 0xfffffdf0
    468c:			; <UNDEFINED> instruction: 0xf002447b
    4690:	svclt	0x0000fa4d
    4694:	andeq	r2, r2, r6, ror #20
    4698:	muleq	r2, r4, fp
    469c:	andeq	sp, r0, sl, ror #14
    46a0:	andeq	r2, r2, ip, asr #22
    46a4:	andeq	sp, r0, r6, ror #17
    46a8:	andeq	sp, r0, r0, ror r6
    46ac:	andeq	sp, r0, r8, lsl r7
    46b0:	andeq	sp, r0, ip, lsr r7
    46b4:	andeq	pc, r0, lr, ror #2
    46b8:			; <UNDEFINED> instruction: 0x0000d8b8
    46bc:	andeq	sp, r0, r2, asr #12
    46c0:			; <UNDEFINED> instruction: 0x0000d6bc
    46c4:	ldrlt	r4, [r0, #-2838]	; 0xfffff4ea
    46c8:	bvs	16958bc <fchmod@plt+0x16936a4>
    46cc:	svcvc	0x0000f5b2
    46d0:	blmi	538f58 <fchmod@plt+0x536d40>
    46d4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    46d8:	andle	r2, pc, r1, lsl #22
    46dc:	tstle	pc, r3, lsl #22
    46e0:			; <UNDEFINED> instruction: 0xf7ff4c11
    46e4:	ldrbtmi	pc, [ip], #-3963	; 0xfffff085	; <UNPREDICTABLE>
    46e8:			; <UNDEFINED> instruction: 0xf7fd68a0
    46ec:	stmdavs	r0!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    46f0:	bl	fe3426ec <fchmod@plt+0xfe3404d4>
    46f4:	eorseq	pc, r4, r4, lsl #2
    46f8:	ldc2	0, cr15, [lr], {9}
    46fc:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    4700:	ldc2	0, cr15, [ip, #24]!
    4704:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    4708:	tstlt	r3, fp, lsl pc
    470c:			; <UNDEFINED> instruction: 0x4010e8bd
    4710:	cfldrslt	mvf14, [r0, #-744]	; 0xfffffd18
    4714:	tstcs	r1, r8, lsl fp
    4718:			; <UNDEFINED> instruction: 0xffc0f001
    471c:	svclt	0x0000e7d9
    4720:			; <UNDEFINED> instruction: 0x00022abc
    4724:	andeq	r2, r2, r4, ror r9
    4728:	muleq	r2, lr, sl
    472c:	andeq	r2, r2, lr, ror sl
    4730:	bmi	fe017534 <fchmod@plt+0xfe01531c>
    4734:	stmdbvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    4738:	mvnsmi	lr, sp, lsr #18
    473c:	ldmpl	lr, {r2, r7, ip, sp, pc}
    4740:	bcs	4c470 <fchmod@plt+0x4a258>
    4744:	ldmdavs	r3!, {r2, r9, sl, lr}
    4748:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    474c:	stmdble	pc, {r0, r1, r4, r5, sp, lr}	; <UNPREDICTABLE>
    4750:			; <UNDEFINED> instruction: 0xf04f2901
    4754:			; <UNDEFINED> instruction: 0xf8c00200
    4758:	stmdale	r9, {r6, r7, sp}
    475c:	ldrsbtcc	pc, [r4], r0	; <UNPREDICTABLE>
    4760:	andsvs	fp, sl, fp, lsl r1
    4764:	blcs	1ead8 <fchmod@plt+0x1c8c0>
    4768:	movwcs	sp, #507	; 0x1fb
    476c:			; <UNDEFINED> instruction: 0x332de9c4
    4770:	smullscc	pc, r1, r4, r8	; <UNPREDICTABLE>
    4774:	cmnle	r3, r0, lsl #22
    4778:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
    477c:	blcs	9e9f0 <fchmod@plt+0x9c7d8>
    4780:			; <UNDEFINED> instruction: 0xf8d4d809
    4784:	blcs	10a8c <fchmod@plt+0xe874>
    4788:	ldmdavs	r3!, {r1, r5, r6, ip, lr, pc}
    478c:	eorsvs	r3, r3, r1, lsl #22
    4790:	pop	{r2, ip, sp, pc}
    4794:	stfmip	f0, [r9, #-960]!	; 0xfffffc40
    4798:			; <UNDEFINED> instruction: 0xf105447d
    479c:	andls	r0, r3, r4, lsr r0
    47a0:	blx	fe4c07cc <fchmod@plt+0xfe4be5b4>
    47a4:			; <UNDEFINED> instruction: 0xf1049803
    47a8:	strtmi	r0, [r1], -ip, lsr #4
    47ac:	cdp2	0, 5, cr15, cr6, cr1, {0}
    47b0:	blvs	1a9ea64 <fchmod@plt+0x1a9c84c>
    47b4:	blvs	ffa0cbc0 <fchmod@plt+0xffa0a9a8>
    47b8:	bl	19c27b4 <fchmod@plt+0x19c059c>
    47bc:	addsmi	r6, r8, #109568	; 0x1ac00
    47c0:	addhi	pc, r8, r0, asr #32
    47c4:			; <UNDEFINED> instruction: 0xf7fd68a8
    47c8:	mulls	r3, r0, sl
    47cc:			; <UNDEFINED> instruction: 0xf0402800
    47d0:	stmiavs	pc!, {r0, r4, r7, pc}	; <UNPREDICTABLE>
    47d4:			; <UNDEFINED> instruction: 0xf7fd4638
    47d8:	blvs	1abf8f0 <fchmod@plt+0x1abd6d8>
    47dc:			; <UNDEFINED> instruction: 0xf7fd9b03
    47e0:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    47e4:	addhi	pc, ip, r0, asr #32
    47e8:			; <UNDEFINED> instruction: 0xf7fd4638
    47ec:			; <UNDEFINED> instruction: 0xf7fdec3a
    47f0:	stmdacs	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
    47f4:	addhi	pc, sl, r0, asr #32
    47f8:			; <UNDEFINED> instruction: 0xf7fd68a8
    47fc:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    4800:	addhi	pc, sl, r0, asr #32
    4804:			; <UNDEFINED> instruction: 0xf04f6aef
    4808:	blmi	135140c <fchmod@plt+0x134f1f4>
    480c:	stmibvs	r8!, {r0, r8, sp}
    4810:	smlsdxls	r0, fp, r4, r4
    4814:	bl	ffa42810 <fchmod@plt+0xffa405f8>
    4818:	stmdavs	r8!, {r0, r3, r5, r6, r8, fp, sp, lr}^
    481c:	bl	fea42818 <fchmod@plt+0xfea40600>
    4820:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4824:	stmdbvs	r8!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    4828:			; <UNDEFINED> instruction: 0xff2ef000
    482c:			; <UNDEFINED> instruction: 0x8018f8d5
    4830:			; <UNDEFINED> instruction: 0xf7fd4640
    4834:	stmdacs	sl, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    4838:	bvs	ffafa934 <fchmod@plt+0xffaf871c>
    483c:	rscvs	r3, fp, #67108864	; 0x4000000
    4840:			; <UNDEFINED> instruction: 0xdc342bfa
    4844:	blx	1f4284a <fchmod@plt+0x1f40632>
    4848:	ldrdcc	pc, [r0], #132	; 0x84
    484c:	orrsle	r2, ip, r0, lsl #22
    4850:	ldrsbtcc	pc, [ip], r4	; <UNPREDICTABLE>
    4854:	addsle	r2, r8, r0, lsl #22
    4858:			; <UNDEFINED> instruction: 0xf0074620
    485c:	ldr	pc, [r4, r1, lsr #30]
    4860:			; <UNDEFINED> instruction: 0xf0064620
    4864:	smlabtcs	r3, r9, lr, pc	; <UNPREDICTABLE>
    4868:	strtmi	r4, [r0], -r5, lsl #12
    486c:	cdp2	0, 6, cr15, cr14, cr6, {0}
    4870:	andls	r2, r3, r1, lsl #2
    4874:	subseq	pc, r8, r4, lsl #2
    4878:	blx	fe1c0896 <fchmod@plt+0xfe1be67e>
    487c:	strtmi	r9, [r9], -r3, lsl #20
    4880:	ldmdami	r0!, {r0, r1, r9, sl, lr}
    4884:			; <UNDEFINED> instruction: 0xf0034478
    4888:	tstcs	r1, r3, ror r9	; <UNPREDICTABLE>
    488c:			; <UNDEFINED> instruction: 0xf0064620
    4890:	andls	pc, r3, sp, asr lr	; <UNPREDICTABLE>
    4894:			; <UNDEFINED> instruction: 0xf0064620
    4898:	stmdbls	r3, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    489c:	stmdami	sl!, {r1, r9, sl, lr}
    48a0:			; <UNDEFINED> instruction: 0xf0034478
    48a4:	movwcs	pc, #2565	; 0xa05	; <UNPREDICTABLE>
    48a8:	sbcscc	pc, r1, r4, lsl #17
    48ac:			; <UNDEFINED> instruction: 0xf7ffe764
    48b0:	rscvs	pc, pc, #2384	; 0x950
    48b4:	bmi	97e7d4 <fchmod@plt+0x97c5bc>
    48b8:	stmdami	r5!, {r1, r3, r8, r9, sp}
    48bc:	orrsne	pc, pc, r0, asr #4
    48c0:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
    48c4:	eorcc	r4, r8, #35840	; 0x8c00
    48c8:			; <UNDEFINED> instruction: 0xf8cd4478
    48cc:	ldrbtmi	r8, [fp], #-0
    48d0:			; <UNDEFINED> instruction: 0xf92cf002
    48d4:	andcs	r4, r5, #32, 18	; 0x80000
    48d8:	ldrbtmi	r4, [r9], #-2080	; 0xfffff7e0
    48dc:			; <UNDEFINED> instruction: 0xf7fd4478
    48e0:	tstcs	r1, r6, ror sl
    48e4:	strtmi	r4, [r0], -r5, lsl #12
    48e8:	cdp2	0, 3, cr15, cr0, cr6, {0}
    48ec:	strtmi	r4, [r8], -r1, lsl #12
    48f0:	blx	c0900 <fchmod@plt+0xbe6e8>
    48f4:	andcs	r4, r5, #425984	; 0x68000
    48f8:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    48fc:			; <UNDEFINED> instruction: 0xe7ee4478
    4900:	andcs	r4, r5, #409600	; 0x64000
    4904:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    4908:			; <UNDEFINED> instruction: 0xe7e84478
    490c:	andcs	r4, r5, #24, 18	; 0x60000
    4910:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    4914:			; <UNDEFINED> instruction: 0xe7e24478
    4918:	andcs	r4, r5, #376832	; 0x5c000
    491c:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    4920:			; <UNDEFINED> instruction: 0xe7dc4478
    4924:	andcs	r4, r5, #360448	; 0x58000
    4928:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    492c:			; <UNDEFINED> instruction: 0xe7d64478
    4930:	andeq	r2, r2, r0, ror r6
    4934:	andeq	r0, r0, r4, asr r2
    4938:	andeq	r2, r2, lr, asr #17
    493c:	andeq	r2, r2, ip, ror #19
    4940:	andeq	sp, r0, r0, ror #10
    4944:	andeq	sp, r0, r0, asr r5
    4948:	andeq	sp, r0, r4, asr #10
    494c:	andeq	sp, r0, sl, ror r6
    4950:	andeq	sp, r0, r4, lsl #8
    4954:	andeq	sp, r0, sl, lsr #9
    4958:	andeq	sp, r0, sl, lsl r5
    495c:	andeq	lr, r0, r0, lsl #30
    4960:	andeq	sp, r0, r6, lsr #10
    4964:	andeq	lr, r0, r0, ror #29
    4968:	andeq	sp, r0, r6, asr #10
    496c:	ldrdeq	lr, [r0], -r4
    4970:	andeq	sp, r0, lr, ror #10
    4974:	andeq	lr, r0, r8, asr #29
    4978:	andeq	sp, r0, lr, lsl #11
    497c:			; <UNDEFINED> instruction: 0x0000eebc
    4980:	andeq	sp, r0, lr, lsr #11
    4984:			; <UNDEFINED> instruction: 0x0000eeb0
    4988:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    498c:	blcs	9ec00 <fchmod@plt+0x9c9e8>
    4990:	ldrbmi	sp, [r0, -r0, lsl #16]!
    4994:	mcrlt	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4998:			; <UNDEFINED> instruction: 0x000226be
    499c:	addslt	fp, ip, r0, lsl r5
    49a0:	blmi	617a04 <fchmod@plt+0x6157ec>
    49a4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    49a8:	tstls	fp, #1769472	; 0x1b0000
    49ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49b0:			; <UNDEFINED> instruction: 0xf9bcf000
    49b4:	strmi	r4, [r4], -sl, ror #12
    49b8:	strtmi	r2, [r1], -r3
    49bc:	ldc	7, cr15, [r2], {253}	; 0xfd
    49c0:			; <UNDEFINED> instruction: 0xf7fdb180
    49c4:	stmdavs	r3, {r1, r2, r8, r9, fp, sp, lr, pc}
    49c8:	svclt	0x00082b02
    49cc:	mrsle	r2, (UNDEF: 13)
    49d0:	blmi	31720c <fchmod@plt+0x314ff4>
    49d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    49d8:	blls	6dea48 <fchmod@plt+0x6dc830>
    49dc:	qaddle	r4, sl, r3
    49e0:	ldclt	0, cr11, [r0, #-112]	; 0xffffff90
    49e4:	ldrb	r2, [r3, r1]!
    49e8:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49ec:	andcs	r4, r5, #114688	; 0x1c000
    49f0:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    49f4:			; <UNDEFINED> instruction: 0xf7fd4478
    49f8:	strtmi	lr, [r1], -sl, ror #19
    49fc:			; <UNDEFINED> instruction: 0xf97cf002
    4a00:	andeq	r2, r2, r0, lsl #8
    4a04:	andeq	r0, r0, r4, lsl #4
    4a08:	ldrdeq	r2, [r2], -r0
    4a0c:	andeq	sp, r0, r6, lsl #11
    4a10:	andeq	lr, r0, r8, ror #27
    4a14:	svcmi	0x00f0e92d
    4a18:	blmi	15f0c44 <fchmod@plt+0x15eea2c>
    4a1c:	andls	r4, r0, #12, 12	; 0xc00000
    4a20:	bmi	1596240 <fchmod@plt+0x1594028>
    4a24:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    4a28:	beq	340e64 <fchmod@plt+0x33ec4c>
    4a2c:	ldrbtmi	r4, [sl], #-3412	; 0xfffff2ac
    4a30:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4a34:	movwls	r6, #30747	; 0x781b
    4a38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a3c:	stmib	sp, {r8, r9, sp}^
    4a40:	movwls	r3, #25348	; 0x6304
    4a44:			; <UNDEFINED> instruction: 0xf940f000
    4a48:	strtmi	r6, [r1], -r3, lsr #17
    4a4c:	svclt	0x00082b01
    4a50:	ldrtmi	r2, [r0], -r1, lsl #16
    4a54:	andcs	fp, r1, #10, 30	; 0x28
    4a58:	andcs	r2, r3, #0, 4
    4a5c:	ldc2l	0, cr15, [r4, #-24]	; 0xffffffe8
    4a60:			; <UNDEFINED> instruction: 0xf0004607
    4a64:	andls	pc, r1, r3, asr r9	; <UNPREDICTABLE>
    4a68:			; <UNDEFINED> instruction: 0xf950f000
    4a6c:	b	fe4c2a68 <fchmod@plt+0xfe4c0850>
    4a70:	strmi	r9, [r2], -r1, lsl #18
    4a74:			; <UNDEFINED> instruction: 0xf0094640
    4a78:	strdcs	pc, [pc, -r3]!
    4a7c:			; <UNDEFINED> instruction: 0xf0094640
    4a80:	strbmi	pc, [r0], -fp, asr #18	; <UNPREDICTABLE>
    4a84:			; <UNDEFINED> instruction: 0xf9fef009
    4a88:	ldrbmi	r4, [r1], -r0, asr #12
    4a8c:	blx	b40ab8 <fchmod@plt+0xb3e8a0>
    4a90:			; <UNDEFINED> instruction: 0xf7fd9806
    4a94:			; <UNDEFINED> instruction: 0x4606ea1e
    4a98:	rsble	r2, r1, r0, lsl #16
    4a9c:			; <UNDEFINED> instruction: 0x46334839
    4aa0:			; <UNDEFINED> instruction: 0xf04f2201
    4aa4:			; <UNDEFINED> instruction: 0xf8df31ff
    4aa8:	stmdapl	r8!, {r5, r6, r7, ip, pc}
    4aac:	blx	fe1c0abc <fchmod@plt+0xfe1be8a4>
    4ab0:	ldrsblt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    4ab4:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    4ab8:			; <UNDEFINED> instruction: 0xf7fd4630
    4abc:	strmi	lr, [r5], -r8, lsr #22
    4ac0:	eorsle	r2, ip, r0, lsl #16
    4ac4:	ldreq	pc, [r3], #-261	; 0xfffffefb
    4ac8:	vst1.16	{d20-d22}, [pc], r9
    4acc:	strtmi	r7, [r2], -r0
    4ad0:	ldc2l	0, cr15, [r8, #-0]
    4ad4:	blcs	ba3e88 <fchmod@plt+0xba1c70>
    4ad8:			; <UNDEFINED> instruction: 0x212ed0ee
    4adc:			; <UNDEFINED> instruction: 0xf7fd4620
    4ae0:	strmi	lr, [r5], -sl, lsl #22
    4ae4:	rscle	r2, r7, r0, lsl #16
    4ae8:			; <UNDEFINED> instruction: 0xf7fd4638
    4aec:	blne	aff444 <fchmod@plt+0xafd22c>
    4af0:			; <UNDEFINED> instruction: 0x46024298
    4af4:	ldrtmi	sp, [r9], -r0, ror #3
    4af8:			; <UNDEFINED> instruction: 0xf7fd4620
    4afc:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    4b00:			; <UNDEFINED> instruction: 0x4659d1da
    4b04:	addvs	pc, r0, pc, asr #8
    4b08:	ldc2l	0, cr15, [ip, #-0]
    4b0c:			; <UNDEFINED> instruction: 0x46404651
    4b10:			; <UNDEFINED> instruction: 0xf9eef009
    4b14:			; <UNDEFINED> instruction: 0xf7fd4620
    4b18:			; <UNDEFINED> instruction: 0x4621ea3e
    4b1c:	strbmi	r4, [r0], -r2, lsl #12
    4b20:			; <UNDEFINED> instruction: 0xf99ef009
    4b24:			; <UNDEFINED> instruction: 0xf0094640
    4b28:			; <UNDEFINED> instruction: 0x1c69f9ad
    4b2c:	blls	2ab4c <fchmod@plt+0x28934>
    4b30:			; <UNDEFINED> instruction: 0x46304798
    4b34:	b	ffac2b30 <fchmod@plt+0xffac0918>
    4b38:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4b3c:	andcs	sp, r1, r2, asr #3
    4b40:			; <UNDEFINED> instruction: 0xffa0f001
    4b44:			; <UNDEFINED> instruction: 0xf0094640
    4b48:	bmi	48332c <fchmod@plt+0x481114>
    4b4c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4b50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b54:	subsmi	r9, sl, r7, lsl #22
    4b58:	andlt	sp, r9, fp, lsl #2
    4b5c:	svchi	0x00f0e8bd
    4b60:	andcs	r4, r5, #12, 18	; 0x30000
    4b64:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    4b68:			; <UNDEFINED> instruction: 0xf7fd4478
    4b6c:			; <UNDEFINED> instruction: 0xf002e930
    4b70:			; <UNDEFINED> instruction: 0xf7fdf8c3
    4b74:	svclt	0x0000e938
    4b78:	andeq	r0, r0, r4, lsl #4
    4b7c:	andeq	r2, r2, r6, ror r3
    4b80:	andeq	r2, r2, r4, ror r3
    4b84:	andeq	r0, r0, r4, asr #4
    4b88:	andeq	sp, r0, r8, lsl #10
    4b8c:	andeq	sp, r0, r6, lsr #10
    4b90:	andeq	r2, r2, r6, asr r2
    4b94:	andeq	sp, r0, sl, lsr r4
    4b98:	andeq	lr, r0, r4, ror ip
    4b9c:	blmi	f17490 <fchmod@plt+0xf15278>
    4ba0:	ldmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}
    4ba4:			; <UNDEFINED> instruction: 0xb09fb5f0
    4ba8:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    4bac:	tstls	sp, #1769472	; 0x1b0000
    4bb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4bb4:			; <UNDEFINED> instruction: 0xf972f7ff
    4bb8:	strmi	r2, [r6], -r0, lsl #2
    4bbc:			; <UNDEFINED> instruction: 0xffeef7fe
    4bc0:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
    4bc4:	strmi	r6, [r5], -r7, asr #16
    4bc8:			; <UNDEFINED> instruction: 0xf7fd4638
    4bcc:			; <UNDEFINED> instruction: 0x4604eab2
    4bd0:	eorsle	r2, r3, r0, lsl #16
    4bd4:	bge	970a0 <fchmod@plt+0x94e88>
    4bd8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    4bdc:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4be0:	stmdacs	r1, {r0, r9, fp, ip, pc}
    4be4:	strtmi	sp, [r0], -r7, asr #2
    4be8:			; <UNDEFINED> instruction: 0xf7fd9201
    4bec:	ldmib	sp, {r2, r4, r6, r9, fp, sp, lr, pc}^
    4bf0:	svcmi	0x002b2401
    4bf4:	stmiavs	r9!, {r0, r1, sp}
    4bf8:	eorsvs	r4, ip, pc, ror r4
    4bfc:	b	ff342bf8 <fchmod@plt+0xff3409e0>
    4c00:	strtmi	fp, [r8], -r8, lsr #3
    4c04:			; <UNDEFINED> instruction: 0xf8f0f7ff
    4c08:			; <UNDEFINED> instruction: 0xf7fd4630
    4c0c:	blmi	97ee4c <fchmod@plt+0x97cc34>
    4c10:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4c14:	stmdale	r4!, {r0, sl, fp, sp}
    4c18:	blmi	7574ac <fchmod@plt+0x755294>
    4c1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c20:	blls	75ec90 <fchmod@plt+0x75ca78>
    4c24:	tstle	sl, sl, asr r0
    4c28:	andslt	r4, pc, r0, lsr #12
    4c2c:	blmi	7f43f4 <fchmod@plt+0x7f21dc>
    4c30:	andcs	r3, r1, #16777216	; 0x1000000
    4c34:	ldrbtmi	r6, [fp], #-60	; 0xffffffc4
    4c38:			; <UNDEFINED> instruction: 0xe7e2701a
    4c3c:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c40:	blcs	9ec54 <fchmod@plt+0x9ca3c>
    4c44:	bge	b486c <fchmod@plt+0xb2654>
    4c48:	ldmdbmi	r9, {r0, r1, r4, r6, r7, ip, lr, pc}
    4c4c:	ldmdami	r9, {r0, r2, r9, sp}
    4c50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4c54:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c58:			; <UNDEFINED> instruction: 0xf0024639
    4c5c:			; <UNDEFINED> instruction: 0xf7fdf84d
    4c60:	ldmdbmi	r5, {r1, r6, r7, fp, sp, lr, pc}
    4c64:	ldmdami	r5, {r0, r2, r9, sp}
    4c68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4c6c:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c70:			; <UNDEFINED> instruction: 0xf0024621
    4c74:	ldmdbmi	r2, {r0, r1, r5, fp, ip, sp, lr, pc}
    4c78:	ldmdami	r2, {r0, r2, r9, sp}
    4c7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4c80:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c84:			; <UNDEFINED> instruction: 0xf0024639
    4c88:	svclt	0x0000f819
    4c8c:	andeq	r2, r2, r4, lsl #4
    4c90:	andeq	r0, r0, r4, lsl #4
    4c94:	andeq	sp, r0, r2, asr r4
    4c98:	andeq	pc, r0, r2, lsl #1
    4c9c:	andeq	sp, r0, sl, asr #8
    4ca0:	andeq	r2, r2, ip, asr r4
    4ca4:	andeq	r2, r2, r4, asr #8
    4ca8:	andeq	r2, r2, r8, lsl #3
    4cac:	andeq	r2, r2, lr, lsl #11
    4cb0:			; <UNDEFINED> instruction: 0x0000d3b8
    4cb4:	andeq	lr, r0, sl, lsl #23
    4cb8:	andeq	sp, r0, r8, ror #7
    4cbc:	andeq	lr, r0, r2, ror fp
    4cc0:	andeq	sp, r0, ip, lsr #7
    4cc4:	andeq	lr, r0, lr, asr fp
    4cc8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4ccc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    4cd0:	ldrbmi	sp, [r0, -r0, lsl #22]!
    4cd4:	svclt	0x0000e762
    4cd8:	andeq	r2, r2, sl, lsl #7
    4cdc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4ce0:			; <UNDEFINED> instruction: 0x47706018
    4ce4:	andeq	r2, r2, r6, ror r3
    4ce8:	blmi	1b2110 <fchmod@plt+0x1afef8>
    4cec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4cf0:	blle	cf8f8 <fchmod@plt+0xcd6e0>
    4cf4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    4cf8:	stclt	8, cr7, [r8, #-96]	; 0xffffffa0
    4cfc:			; <UNDEFINED> instruction: 0xff4ef7ff
    4d00:	svclt	0x0000e7f8
    4d04:	andeq	r2, r2, r8, ror #6
    4d08:	andeq	r2, r2, lr, asr #9
    4d0c:	cfstr32mi	mvfx11, [r5], {16}
    4d10:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    4d14:	ldfltd	f3, [r0, #-0]
    4d18:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    4d1c:			; <UNDEFINED> instruction: 0xf8bef7ff
    4d20:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    4d24:			; <UNDEFINED> instruction: 0x000224b4
    4d28:	andeq	sp, r0, lr, ror r3
    4d2c:	push	{r1, r4, r5, r8, r9, fp, lr}
    4d30:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    4d34:	strmi	fp, [r0], r2, lsl #1
    4d38:	ldrdls	pc, [r0], -r3
    4d3c:	ldrmi	r4, [r5], -pc, lsl #12
    4d40:	svceq	0x0000f1b9
    4d44:			; <UNDEFINED> instruction: 0x4c2ddb40
    4d48:			; <UNDEFINED> instruction: 0xf104447c
    4d4c:			; <UNDEFINED> instruction: 0xf0080008
    4d50:	stmdavs	r6!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4d54:	eorsle	r2, fp, r0, lsl #28
    4d58:			; <UNDEFINED> instruction: 0xf7fd4630
    4d5c:			; <UNDEFINED> instruction: 0x4c28e91c
    4d60:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    4d64:	strmi	r3, [r2], -r8, lsl #8
    4d68:			; <UNDEFINED> instruction: 0xf0094620
    4d6c:			; <UNDEFINED> instruction: 0x4620f879
    4d70:			; <UNDEFINED> instruction: 0xf008212f
    4d74:			; <UNDEFINED> instruction: 0xf8d8ffd1
    4d78:	ldmdavs	r9, {ip, sp}^
    4d7c:	tstls	r1, r8, lsl #12
    4d80:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d84:	strmi	r9, [r2], -r1, lsl #18
    4d88:			; <UNDEFINED> instruction: 0xf0094620
    4d8c:	ldmvs	fp!, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
    4d90:	svclt	0x00082b01
    4d94:	svceq	0x0001f1b9
    4d98:	ldcmi	0, cr13, [sl], {41}	; 0x29
    4d9c:	ldrbtmi	r2, [ip], #-302	; 0xfffffed2
    4da0:	streq	pc, [r8], -r4, lsl #2
    4da4:			; <UNDEFINED> instruction: 0xf0084630
    4da8:			; <UNDEFINED> instruction: 0x4628ffb7
    4dac:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4db0:	strmi	r4, [r2], -r9, lsr #12
    4db4:			; <UNDEFINED> instruction: 0xf0094630
    4db8:			; <UNDEFINED> instruction: 0x4630f853
    4dbc:			; <UNDEFINED> instruction: 0xf862f009
    4dc0:	andlt	r6, r2, r0, lsr #18
    4dc4:			; <UNDEFINED> instruction: 0x87f0e8bd
    4dc8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4dcc:	ldr	r4, [sl, r1, lsl #13]!
    4dd0:	ldrsbtge	pc, [r4], -pc	; <UNPREDICTABLE>
    4dd4:			; <UNDEFINED> instruction: 0x465044fa
    4dd8:			; <UNDEFINED> instruction: 0xf860f7ff
    4ddc:	rsbvs	r4, r0, r6, lsl #12
    4de0:			; <UNDEFINED> instruction: 0xd1b92800
    4de4:			; <UNDEFINED> instruction: 0xf7ff4650
    4de8:	rsbvs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    4dec:	ldmvs	r9!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4df0:			; <UNDEFINED> instruction: 0xf7fe4620
    4df4:	ldrb	pc, [r0, fp, lsr #27]	; <UNPREDICTABLE>
    4df8:	andeq	r2, r2, r2, lsr #6
    4dfc:	andeq	r2, r2, ip, ror r4
    4e00:	andeq	r2, r2, r2, ror #8
    4e04:	andeq	r2, r2, r6, lsr #8
    4e08:	andeq	sp, r0, r4, asr #5
    4e0c:	cfstr32mi	mvfx11, [r6], {16}
    4e10:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    4e14:	svc	0x0088f7fc
    4e18:	movwcs	r4, #2052	; 0x804
    4e1c:	ldrbtmi	r6, [r8], #-99	; 0xffffff9d
    4e20:			; <UNDEFINED> instruction: 0xf83cf7ff
    4e24:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    4e28:			; <UNDEFINED> instruction: 0x000223b4
    4e2c:	andeq	sp, r0, sl, ror r2
    4e30:	svcmi	0x00f0e92d
    4e34:	lfmmi	f7, 3, [r4, #-692]!	; 0xfffffd4c
    4e38:	bmi	fe458480 <fchmod@plt+0xfe456268>
    4e3c:	ldrbtmi	r4, [sp], #-2961	; 0xfffff46f
    4e40:	cfldrsmi	mvf4, [r1], {122}	; 0x7a
    4e44:	ldmpl	r3, {r3, r5, fp, sp, lr}^
    4e48:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    4e4c:	strbtcc	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    4e50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e54:			; <UNDEFINED> instruction: 0xf0002800
    4e58:	blmi	fe325208 <fchmod@plt+0xfe322ff0>
    4e5c:			; <UNDEFINED> instruction: 0xf854498c
    4e60:	ldrbtmi	r8, [r9], #-3
    4e64:	ldrdcc	pc, [r0], -r8
    4e68:			; <UNDEFINED> instruction: 0xf8c83301
    4e6c:			; <UNDEFINED> instruction: 0xf7fd3000
    4e70:	strmi	lr, [r6], -r0, ror #18
    4e74:			; <UNDEFINED> instruction: 0xf0002800
    4e78:			; <UNDEFINED> instruction: 0xf8df80ab
    4e7c:			; <UNDEFINED> instruction: 0xf7fda218
    4e80:			; <UNDEFINED> instruction: 0x46e9e8f0
    4e84:			; <UNDEFINED> instruction: 0xf8da44fa
    4e88:			; <UNDEFINED> instruction: 0xf0031000
    4e8c:	ldrtmi	pc, [r0], -r9, lsr #17	; <UNPREDICTABLE>
    4e90:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e94:	strmi	r4, [r1], -sl, asr #12
    4e98:			; <UNDEFINED> instruction: 0xf7fc2003
    4e9c:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4ea0:	rschi	pc, r3, r0, asr #32
    4ea4:	ldrdmi	pc, [r4], -sl
    4ea8:	ldmib	sl, {r2, r6, r8, ip, sp, pc}^
    4eac:	ldmib	r9, {r1, r8, r9, sp}^
    4eb0:	addmi	r0, fp, #0, 2
    4eb4:	addmi	fp, r2, #8, 30
    4eb8:	addshi	pc, r3, r0
    4ebc:			; <UNDEFINED> instruction: 0x46494876
    4ec0:	ldrbtmi	r2, [r8], #-616	; 0xfffffd98
    4ec4:			; <UNDEFINED> instruction: 0xf7fc3008
    4ec8:	tstlt	r4, r0, asr pc
    4ecc:			; <UNDEFINED> instruction: 0xf7fd4620
    4ed0:	bmi	1cbf260 <fchmod@plt+0x1cbd048>
    4ed4:	svcvs	0x0013447a
    4ed8:	qdaddlt	r6, r6, r3
    4edc:	ldmdavs	sl, {r8, sp}
    4ee0:	ldmvs	r0, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
    4ee4:	sbcvs	r6, r1, r0, asr #16
    4ee8:	blcs	1d234 <fchmod@plt+0x1b01c>
    4eec:			; <UNDEFINED> instruction: 0xf8dfd1f7
    4ef0:	movwcs	sl, #432	; 0x1b0
    4ef4:			; <UNDEFINED> instruction: 0xf8ca44fa
    4ef8:	mcrcs	0, 0, r3, cr0, cr0, {3}
    4efc:	addhi	pc, sl, r0
    4f00:	andcs	r4, r1, r8, ror #20
    4f04:			; <UNDEFINED> instruction: 0xf10d4968
    4f08:			; <UNDEFINED> instruction: 0xf8df096c
    4f0c:	ldrbtmi	fp, [sl], #-416	; 0xfffffe60
    4f10:			; <UNDEFINED> instruction: 0xf0004479
    4f14:	ldrbtmi	pc, [fp], #2903	; 0xb57	; <UNPREDICTABLE>
    4f18:	andscs	lr, r0, lr, lsr r0
    4f1c:			; <UNDEFINED> instruction: 0xf0032500
    4f20:	strmi	pc, [r4], -sp, lsl #17
    4f24:			; <UNDEFINED> instruction: 0xf0032010
    4f28:	strtmi	pc, [r9], -r9, lsl #17
    4f2c:	strbmi	r4, [r8], -r7, lsl #12
    4f30:	ldc2	0, cr15, [ip], {2}
    4f34:	ldrdcc	pc, [r0], -sl
    4f38:	vst1.8	{d20-d22}, [pc :256], r2
    4f3c:	eorsvs	r6, sp, r0, lsl #3
    4f40:			; <UNDEFINED> instruction: 0x46486078
    4f44:	cdp2	0, 7, cr15, cr6, cr8, {0}
    4f48:	strbmi	r4, [r8], -r9, lsr #12
    4f4c:	stc2	0, cr15, [lr], {2}
    4f50:	ldrdcc	pc, [r0], -sl
    4f54:	vst1.8	{d20-d22}, [pc :256], r2
    4f58:	rsbvs	r6, r5, r0, lsl #3
    4f5c:	strbmi	r6, [r8], -r0, lsr #32
    4f60:	cdp2	0, 6, cr15, cr8, cr8, {0}
    4f64:			; <UNDEFINED> instruction: 0x3000f8b9
    4f68:	svclt	0x00082b3a
    4f6c:	andle	r4, r2, r8, lsr #12
    4f70:			; <UNDEFINED> instruction: 0xf0064648
    4f74:	ldmdavs	sl!, {r0, r3, r4, fp, ip, sp, lr, pc}^
    4f78:	adcsvs	r6, r8, r0, lsr #1
    4f7c:	blcs	1f2d0 <fchmod@plt+0x1d0b8>
    4f80:	stmdavs	r3!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
    4f84:	stmdbcs	r0, {r0, r3, r4, r6, r7, fp, sp, lr}
    4f88:			; <UNDEFINED> instruction: 0xf8dbd157
    4f8c:	sbcsvs	r1, r4, r0, ror r0
    4f90:	rsbsmi	pc, r0, fp, asr #17
    4f94:	ldrdvs	r6, [r1], #15	; <UNPREDICTABLE>
    4f98:	ldrdcc	pc, [r0], -sl
    4f9c:	vst1.8	{d20-d22}, [pc :256], r2
    4fa0:	strbmi	r6, [r8], -r0, lsl #3
    4fa4:	cdp2	0, 0, cr15, cr2, cr8, {0}
    4fa8:	ble	fed8efb0 <fchmod@plt+0xfed8cd98>
    4fac:	ldrdcc	pc, [r0], -r8
    4fb0:			; <UNDEFINED> instruction: 0xf8c83b01
    4fb4:	bmi	f90fbc <fchmod@plt+0xf8eda4>
    4fb8:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    4fbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fc0:	strbtcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    4fc4:	qdaddle	r4, sl, lr
    4fc8:	lfmmi	f7, 3, [r4, #-52]!	; 0xffffffcc
    4fcc:	svchi	0x00f0e8bd
    4fd0:	svc	0x00fef7fc
    4fd4:	blcs	9efe8 <fchmod@plt+0x9cdd0>
    4fd8:	blmi	db94d0 <fchmod@plt+0xdb72b8>
    4fdc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4fe0:	ldmib	sl, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4fe4:	ldmib	r9, {r1, r3, r4, r8, r9, sp}^
    4fe8:	addmi	r0, fp, #24, 2
    4fec:	addmi	fp, r2, #8, 30
    4ff0:	svcge	0x0064f47f
    4ff4:			; <UNDEFINED> instruction: 0xf7fd4630
    4ff8:	bmi	bff138 <fchmod@plt+0xbfcf20>
    4ffc:	andcs	r4, r1, pc, lsr #18
    5000:	ldrdcc	pc, [r0], -r8
    5004:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5008:			; <UNDEFINED> instruction: 0xf8c83b01
    500c:			; <UNDEFINED> instruction: 0xf0003000
    5010:			; <UNDEFINED> instruction: 0xe7d0fad9
    5014:	andcs	r4, r1, sl, lsr #20
    5018:			; <UNDEFINED> instruction: 0xf8d8492a
    501c:	ldrbtmi	r3, [sl], #-0
    5020:	blcc	5620c <fchmod@plt+0x53ff4>
    5024:	andcc	pc, r0, r8, asr #17
    5028:	blx	ff341030 <fchmod@plt+0xff33ee18>
    502c:	stmdami	r6!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    5030:			; <UNDEFINED> instruction: 0xf7fe4478
    5034:	eorvs	pc, r8, r3, lsr pc	; <UNPREDICTABLE>
    5038:	stmdbmi	r4!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    503c:	stmdami	r4!, {r0, r2, r9, sp}
    5040:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5044:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5048:	ldmdavs	fp!, {r1, r5, fp, sp, lr}^
    504c:	ldmdavs	r9, {r1, r4, r6, fp, sp, lr}^
    5050:	cdp2	0, 3, cr15, cr4, cr1, {0}
    5054:	andcs	r4, r5, #507904	; 0x7c000
    5058:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
    505c:			; <UNDEFINED> instruction: 0xf7fc4478
    5060:			; <UNDEFINED> instruction: 0xf001eeb6
    5064:			; <UNDEFINED> instruction: 0xf7fcfe49
    5068:	ldmdbmi	ip, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    506c:	ldmdami	ip, {r0, r2, r9, sp}
    5070:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5074:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5078:	cdp2	0, 3, cr15, cr14, cr1, {0}
    507c:	muleq	r2, lr, r3
    5080:	andeq	r1, r2, r4, ror #30
    5084:	andeq	r0, r0, r4, lsl #4
    5088:	andeq	r1, r2, ip, asr pc
    508c:	andeq	r0, r0, r4, asr r2
    5090:	andeq	lr, r0, r2, ror #27
    5094:	andeq	r2, r2, r8, asr r3
    5098:	andeq	r2, r2, sl, lsl r3
    509c:	andeq	r2, r2, r8, lsl #6
    50a0:	andeq	r2, r2, r8, ror #5
    50a4:	andeq	sp, r0, r6, asr r2
    50a8:	andeq	sp, r0, r4, lsl #4
    50ac:	andeq	r2, r2, r6, asr #5
    50b0:	andeq	r1, r2, sl, ror #27
    50b4:	andeq	r2, r2, r0, lsl #4
    50b8:	andeq	sp, r0, r0, ror #2
    50bc:	andeq	sp, r0, r6, ror #1
    50c0:	andeq	sp, r0, r6, asr #2
    50c4:	andeq	sp, r0, r0, ror #1
    50c8:	andeq	sp, r0, r0, ror r0
    50cc:	andeq	sp, r0, ip, ror #1
    50d0:	muleq	r0, sl, r7
    50d4:	andeq	sp, r0, r2, asr r0
    50d8:	andeq	lr, r0, r0, lsl #15
    50dc:	andeq	sp, r0, ip, asr r0
    50e0:	andeq	lr, r0, sl, ror #14
    50e4:	stmdavs	r9, {r0, r1, fp, sp, lr}
    50e8:	teqcs	r2, #3457024	; 0x34c000
    50ec:	teqeq	r2, r1	; <illegal shifter operand>
    50f0:	bl	1cd5b00 <fchmod@plt+0x1cd38e8>
    50f4:	blle	188100 <fchmod@plt+0x185ee8>
    50f8:	bl	1c55b40 <fchmod@plt+0x1c53928>
    50fc:	svclt	0x00b40303
    5100:	andcs	r2, r0, r1
    5104:			; <UNDEFINED> instruction: 0xf04f4770
    5108:			; <UNDEFINED> instruction: 0x477030ff
    510c:	andcs	r4, r0, #3072	; 0xc00
    5110:	sbcscs	pc, r0, r0, lsl #17
    5114:	andsvc	r4, sl, fp, ror r4
    5118:	svclt	0x00004770
    511c:	andeq	r2, r2, ip, lsr r1
    5120:	blmi	1a97acc <fchmod@plt+0x1a958b4>
    5124:	push	{r1, r3, r4, r5, r6, sl, lr}
    5128:	strdlt	r4, [r9], r0
    512c:	smullsvc	pc, r0, r0, r8	; <UNPREDICTABLE>
    5130:	stclmi	8, cr5, [r7], #-844	; 0xfffffcb4
    5134:	movwls	r6, #30747	; 0x781b
    5138:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    513c:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    5140:	movwcc	lr, #6605	; 0x19cd
    5144:	movwcc	lr, #14797	; 0x39cd
    5148:	movwcc	lr, #22989	; 0x59cd
    514c:	bmi	18716d0 <fchmod@plt+0x186f4b8>
    5150:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
    5154:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5158:	subsmi	r9, sl, r7, lsl #22
    515c:	adcshi	pc, r2, r0, asr #32
    5160:	pop	{r0, r3, ip, sp, pc}
    5164:			; <UNDEFINED> instruction: 0x46058ff0
    5168:	blx	1f41186 <fchmod@plt+0x1f3ef6e>
    516c:	ldmdblt	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
    5170:			; <UNDEFINED> instruction: 0xf8852301
    5174:	ubfx	r3, r0, #1, #11
    5178:			; <UNDEFINED> instruction: 0xf1054a57
    517c:	strtmi	r0, [r8], -ip, lsr #2
    5180:	ldrbtmi	sl, [sl], #-3588	; 0xfffff1fc
    5184:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    5188:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    518c:			; <UNDEFINED> instruction: 0x46324b53
    5190:			; <UNDEFINED> instruction: 0xf8544649
    5194:			; <UNDEFINED> instruction: 0xf8d88003
    5198:	movwcc	r3, #4096	; 0x1000
    519c:	andcc	pc, r0, r8, asr #17
    51a0:			; <UNDEFINED> instruction: 0xf8d4f002
    51a4:	blle	ecf1ac <fchmod@plt+0xeccf94>
    51a8:	cdpcs	14, 0, cr9, cr0, cr1, {0}
    51ac:			; <UNDEFINED> instruction: 0xf8ddd04f
    51b0:			; <UNDEFINED> instruction: 0xf105a00c
    51b4:	ldrbmi	r0, [r6], #-1220	; 0xfffffb3c
    51b8:	tstle	r2, #746586112	; 0x2c800000
    51bc:			; <UNDEFINED> instruction: 0xf810e047
    51c0:	bcs	bd01cc <fchmod@plt+0xbcdfb4>
    51c4:	tstcs	r0, pc, lsr r0
    51c8:			; <UNDEFINED> instruction: 0x4650701f
    51cc:	blx	13c11de <fchmod@plt+0x13befc6>
    51d0:	strmi	r4, [r1], -r2, lsr #12
    51d4:			; <UNDEFINED> instruction: 0xf0054628
    51d8:	ldrbmi	pc, [lr, #-2911]	; 0xfffff4a1	; <UNPREDICTABLE>
    51dc:	ldmdble	r6!, {r2, r9, sl, lr}
    51e0:	bl	fe996d50 <fchmod@plt+0xfe994b38>
    51e4:	tstcs	sl, sl, lsl #4
    51e8:			; <UNDEFINED> instruction: 0xf7fc4650
    51ec:	strmi	lr, [r3], -r6, asr #30
    51f0:	rsble	r2, r1, r0, lsl #16
    51f4:			; <UNDEFINED> instruction: 0xf1004550
    51f8:	stmiale	r0!, {r0, r8, r9, fp}^
    51fc:	mvnle	r4, r3, asr r5
    5200:	andcs	r4, r5, #901120	; 0xdc000
    5204:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
    5208:			; <UNDEFINED> instruction: 0xf7fc4478
    520c:	smlattcs	r1, r0, sp, lr
    5210:	strtmi	r4, [r8], -r4, lsl #12
    5214:			; <UNDEFINED> instruction: 0xf99af006
    5218:	strtmi	r4, [r0], -r1, lsl #12
    521c:	stc2l	0, cr15, [lr, #-4]
    5220:	blcs	abe3c <fchmod@plt+0xa9c24>
    5224:	stmdbvs	sl!, {r1, r2, r4, r5, r8, ip, lr, pc}
    5228:	ldrdcc	pc, [r0], -r8
    522c:			; <UNDEFINED> instruction: 0xf1032a01
    5230:			; <UNDEFINED> instruction: 0xf8c833ff
    5234:	tstle	r6, r0
    5238:	movwcs	r2, #4608	; 0x1200
    523c:	sbccs	pc, r4, r5, asr #17
    5240:	sbcscc	pc, r0, r5, lsl #17
    5244:	cdpne	7, 4, cr14, cr3, cr3, {4}
    5248:			; <UNDEFINED> instruction: 0xd1bc4553
    524c:			; <UNDEFINED> instruction: 0x4648e7d8
    5250:	cdp2	0, 7, cr15, cr2, cr8, {0}
    5254:	ldrdcc	pc, [r0], -r8
    5258:			; <UNDEFINED> instruction: 0xf8852201
    525c:	blcc	4d5a4 <fchmod@plt+0x4b38c>
    5260:	andcc	pc, r0, r8, asr #17
    5264:			; <UNDEFINED> instruction: 0xf105e773
    5268:			; <UNDEFINED> instruction: 0xf0080020
    526c:	stmdacs	r0, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5270:	ldmdbmi	sp, {r1, r5, r6, r7, ip, lr, pc}
    5274:	ldmdami	sp, {r0, r2, r9, sp}
    5278:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    527c:	stc	7, cr15, [r6, #1008]!	; 0x3f0
    5280:	strmi	r2, [r4], -r1, lsl #2
    5284:			; <UNDEFINED> instruction: 0xf0064628
    5288:	strmi	pc, [r1], -r1, ror #18
    528c:			; <UNDEFINED> instruction: 0xf0064620
    5290:			; <UNDEFINED> instruction: 0xe7d1fdb3
    5294:	andcs	r4, r5, #360448	; 0x58000
    5298:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    529c:			; <UNDEFINED> instruction: 0xf7fc4478
    52a0:			; <UNDEFINED> instruction: 0x2101ed96
    52a4:	strtmi	r4, [r8], -r4, lsl #12
    52a8:			; <UNDEFINED> instruction: 0xf950f006
    52ac:	strmi	r4, [r2], -r1, lsr #12
    52b0:			; <UNDEFINED> instruction: 0xf0014630
    52b4:			; <UNDEFINED> instruction: 0xe7b6ff91
    52b8:	andcs	r4, r5, #245760	; 0x3c000
    52bc:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    52c0:			; <UNDEFINED> instruction: 0xe7a24478
    52c4:	stc	7, cr15, [lr, #1008]	; 0x3f0
    52c8:	andeq	r1, r2, r0, lsl #25
    52cc:	andeq	r0, r0, r4, lsl #4
    52d0:	andeq	r1, r2, r6, ror #24
    52d4:	andeq	r1, r2, r2, asr ip
    52d8:			; <UNDEFINED> instruction: 0x0000c2b6
    52dc:	andeq	r0, r0, r4, asr r2
    52e0:	andeq	sp, r0, lr, lsr r0
    52e4:	ldrdeq	lr, [r0], -r4
    52e8:	andeq	ip, r0, ip, lsr #30
    52ec:	andeq	lr, r0, r2, ror #10
    52f0:	ldrdeq	ip, [r0], -lr
    52f4:	andeq	lr, r0, r0, asr #10
    52f8:	andeq	ip, r0, r6, asr #30
    52fc:	andeq	lr, r0, ip, lsl r5
    5300:	blmi	1957c98 <fchmod@plt+0x1955a80>
    5304:	svcmi	0x00f0e92d
    5308:	cfstrdmi	mvd4, [r4], #-488	; 0xfffffe18
    530c:	ldmpl	r3, {r0, r1, r3, r4, r5, r7, ip, sp, pc}^
    5310:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    5314:			; <UNDEFINED> instruction: 0xf04f9339
    5318:	stmdavs	r3!, {r8, r9}^
    531c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    5320:			; <UNDEFINED> instruction: 0xf10d8089
    5324:			; <UNDEFINED> instruction: 0x46480914
    5328:	blx	10c1344 <fchmod@plt+0x10bf12c>
    532c:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    5330:			; <UNDEFINED> instruction: 0xf7fca90c
    5334:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5338:	bls	17c070 <fchmod@plt+0x179e58>
    533c:	vstrle	s5, [r4, #-0]
    5340:	ldrsblt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    5344:	bvs	301c64 <fchmod@plt+0x2ffa4c>
    5348:	beq	841e80 <fchmod@plt+0x83fc68>
    534c:	ldrbtmi	r2, [fp], #1024	; 0x400
    5350:			; <UNDEFINED> instruction: 0xf8539b06
    5354:	stmdbvs	fp!, {r2, r5, ip, lr}
    5358:	ldmib	r5, {r0, r1, r5, r7, r8, r9, ip, sp, pc}^
    535c:	b	159f02c <fchmod@plt+0x159ce14>
    5360:			; <UNDEFINED> instruction: 0xd12f0307
    5364:	mvnscc	pc, #79	; 0x4f
    5368:	msreq	CPSR_fs, r5, lsl #2
    536c:	rscscc	pc, pc, #79	; 0x4f
    5370:	stmib	r5, {r3, r5, r9, sl, lr}^
    5374:			; <UNDEFINED> instruction: 0x465a2332
    5378:	ldc2l	7, cr15, [r8], {255}	; 0xff
    537c:			; <UNDEFINED> instruction: 0xf7fc2100
    5380:			; <UNDEFINED> instruction: 0xf1b0edb4
    5384:	blle	70738c <fchmod@plt+0x705174>
    5388:	tstcs	r0, r4, asr #4
    538c:			; <UNDEFINED> instruction: 0xf7fca827
    5390:	blls	380cb8 <fchmod@plt+0x37eaa0>
    5394:	ldrbmi	sl, [r1], -r2, lsr #20
    5398:	stmib	sp, {r6, r9, sl, lr}^
    539c:	ldrmi	r6, [lr], -r2, lsr #14
    53a0:	movwcs	r1, #6111	; 0x17df
    53a4:	strvs	lr, [r4, -sp, asr #19]!
    53a8:	strcs	r9, [r0], -r8, lsr #6
    53ac:			; <UNDEFINED> instruction: 0xf7fc9626
    53b0:	ldmdblt	r8, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    53b4:			; <UNDEFINED> instruction: 0x232ce9dd
    53b8:	teqcs	r2, #3227648	; 0x314000
    53bc:			; <UNDEFINED> instruction: 0xf7fc4640
    53c0:	bls	180ff8 <fchmod@plt+0x17ede0>
    53c4:	addsmi	r3, r4, #16777216	; 0x1000000
    53c8:	ldmdbmi	r6!, {r1, r6, r7, r8, r9, fp, ip, lr, pc}
    53cc:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    53d0:	blx	e413ec <fchmod@plt+0xe3f1d4>
    53d4:	blcs	2bff0 <fchmod@plt+0x29dd8>
    53d8:	ldcmi	13, cr13, [r3, #-92]!	; 0xffffffa4
    53dc:	strcs	sl, [r0], #-3591	; 0xfffff1f9
    53e0:	and	r4, r3, sp, ror r4
    53e4:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    53e8:	ble	395e60 <fchmod@plt+0x393c48>
    53ec:			; <UNDEFINED> instruction: 0xf8539b06
    53f0:			; <UNDEFINED> instruction: 0xf7ff0024
    53f4:	stmdavs	fp!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    53f8:	mvnsle	r2, r1, lsl #22
    53fc:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    5400:	stc2	0, cr15, [sl], {6}
    5404:	addsmi	r9, ip, #5120	; 0x1400
    5408:			; <UNDEFINED> instruction: 0x4c28dbf0
    540c:			; <UNDEFINED> instruction: 0xf0054648
    5410:	movwcs	pc, #6687	; 0x1a1f	; <UNPREDICTABLE>
    5414:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    5418:	addsmi	r7, sp, #35	; 0x23
    541c:	bmi	939494 <fchmod@plt+0x93727c>
    5420:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    5424:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5428:	subsmi	r9, sl, r9, lsr fp
    542c:	eorslt	sp, fp, pc, lsr #2
    5430:	svchi	0x00f0e8bd
    5434:	cdp2	0, 12, cr15, cr4, cr5, {0}
    5438:	andcs	r4, r5, #491520	; 0x78000
    543c:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    5440:	strmi	r6, [r5], -r3, rrx
    5444:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    5448:	stcl	7, cr15, [r0], {252}	; 0xfc
    544c:	strmi	r4, [r1], -sl, lsr #12
    5450:			; <UNDEFINED> instruction: 0xf006a807
    5454:			; <UNDEFINED> instruction: 0xe764fbbd
    5458:			; <UNDEFINED> instruction: 0xf006a807
    545c:			; <UNDEFINED> instruction: 0xf002fc09
    5460:	strdcs	pc, [r5, -pc]
    5464:	tstls	r0, r5, lsl sl
    5468:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    546c:			; <UNDEFINED> instruction: 0x46034479
    5470:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    5474:	mrc	7, 5, APSR_nzcv, cr12, cr12, {7}
    5478:			; <UNDEFINED> instruction: 0xf0029003
    547c:	stmdbls	r3, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5480:	strtmi	r4, [r8], -r2, lsl #12
    5484:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    5488:	rsbvs	r2, r3, r2, lsl #6
    548c:			; <UNDEFINED> instruction: 0xf7fce7c7
    5490:	svclt	0x0000ecaa
    5494:	muleq	r2, ip, sl
    5498:	andeq	r0, r0, r4, lsl #4
    549c:	andeq	r1, r2, r0, asr #30
    54a0:	andeq	ip, r0, sl, ror #1
    54a4:			; <UNDEFINED> instruction: 0xfffffd13
    54a8:	andeq	r1, r2, r0, ror lr
    54ac:	andeq	r1, r2, ip, lsr lr
    54b0:	andeq	r1, r2, r2, lsl #19
    54b4:	andeq	ip, r0, r6, asr #28
    54b8:	muleq	r0, r6, r3
    54bc:	andeq	ip, r0, r2, lsr lr
    54c0:	andeq	ip, r0, r0, ror #28
    54c4:	andeq	lr, r0, sl, ror #6
    54c8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    54cc:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    54d0:			; <UNDEFINED> instruction: 0x4770e716
    54d4:	andeq	r1, r2, r6, lsl #27
    54d8:	tstcs	r2, r3, lsl #22
    54dc:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    54e0:	stmdblt	r2, {r0, r3, r4, r6, sp, lr}
    54e4:	ldrbmi	lr, [r0, -ip, lsl #14]!
    54e8:	andeq	r1, r2, r4, ror sp
    54ec:			; <UNDEFINED> instruction: 0x4614b5f8
    54f0:			; <UNDEFINED> instruction: 0x461e4a19
    54f4:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    54f8:	ldc2	7, cr15, [r8], {255}	; 0xff
    54fc:			; <UNDEFINED> instruction: 0xf7fe2100
    5500:	strmi	pc, [r5], -sp, asr #22
    5504:	blx	1a43506 <fchmod@plt+0x1a412ee>
    5508:	stmdavs	r2!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}^
    550c:	ldmibvs	r3, {r1, r2, r4, r8, ip, sp, pc}
    5510:	tstle	r7, lr, lsl r2
    5514:	ldmdavs	r0, {r0, r3, r5, r6, r7, fp, sp, lr}^
    5518:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    551c:	andcs	r6, sl, r9, ror #17
    5520:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    5524:	stccs	8, cr6, [r0], {36}	; 0x24
    5528:	strtmi	sp, [r8], -pc, ror #3
    552c:	blx	fe14352e <fchmod@plt+0xfe141316>
    5530:			; <UNDEFINED> instruction: 0xf7fe4628
    5534:			; <UNDEFINED> instruction: 0x4628fbbd
    5538:	blx	fffc353a <fchmod@plt+0xfffc1322>
    553c:			; <UNDEFINED> instruction: 0xf7fe4628
    5540:			; <UNDEFINED> instruction: 0xf7fffc53
    5544:			; <UNDEFINED> instruction: 0xf000fbe3
    5548:	blmi	1437cc <fchmod@plt+0x1415b4>
    554c:			; <UNDEFINED> instruction: 0xf8872200
    5550:	ldrbtmi	r2, [fp], #-208	; 0xffffff30
    5554:	ldcllt	0, cr7, [r8, #104]!	; 0x68
    5558:	andeq	fp, r0, r2, asr #30
    555c:	strdeq	r1, [r2], -lr
    5560:	addlt	fp, r2, r0, lsl r5
    5564:	tstls	r1, r4, lsl #12
    5568:	ldcl	7, cr15, [sl, #-1008]!	; 0xfffffc10
    556c:			; <UNDEFINED> instruction: 0xf0029901
    5570:			; <UNDEFINED> instruction: 0x4620fd37
    5574:	blx	ff6c1596 <fchmod@plt+0xff6bf37e>
    5578:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    557c:	andlt	r6, r2, ip, lsl r0
    5580:	svclt	0x0000bd10
    5584:	ldrdeq	r1, [r2], -lr
    5588:	bmi	1d81a8 <fchmod@plt+0x1d5f90>
    558c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5590:	subsvs	r6, r8, r9, lsl r8
    5594:	ldrbmi	fp, [r0, -r1, lsl #2]!
    5598:	ldmdapl	r2, {r2, r8, fp, lr}^
    559c:	andsvs	r6, sl, r2, lsl r8
    55a0:	svclt	0x00004770
    55a4:	andeq	r1, r2, ip, asr #25
    55a8:	andeq	r1, r2, r6, lsl r8
    55ac:	andeq	r0, r0, ip, lsl #4
    55b0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    55b4:	andsmi	r6, r8, #5963776	; 0x5b0000
    55b8:	andcs	fp, r1, r4, lsl pc
    55bc:	ldrbmi	r2, [r0, -r0]!
    55c0:	andeq	r1, r2, r6, lsr #25
    55c4:	bmi	632604 <fchmod@plt+0x6303ec>
    55c8:	ldrlt	r4, [r0, #-2840]!	; 0xfffff4e8
    55cc:	cfldrsmi	mvf4, [r8], {122}	; 0x7a
    55d0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    55d4:	cfstrsls	mvf4, [r5, #-496]	; 0xfffffe10
    55d8:	movwls	r6, #6171	; 0x181b
    55dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55e0:	andsmi	r6, r8, #6488064	; 0x630000
    55e4:	bmi	4f9630 <fchmod@plt+0x4f7418>
    55e8:	tstcs	r1, r3, lsl #12
    55ec:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    55f0:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    55f4:	tstcs	r1, r6, lsl #22
    55f8:	strtmi	r6, [sl], -r0, lsr #16
    55fc:			; <UNDEFINED> instruction: 0xf7fc9300
    5600:	stmdavs	r1!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    5604:			; <UNDEFINED> instruction: 0xf7fc200a
    5608:	bmi	300c30 <fchmod@plt+0x2fea18>
    560c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5610:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5614:	subsmi	r9, sl, r1, lsl #22
    5618:	andlt	sp, r2, r4, lsl #2
    561c:	ldrhtmi	lr, [r0], -sp
    5620:	ldrbmi	fp, [r0, -r3]!
    5624:	bl	ff7c361c <fchmod@plt+0xff7c1404>
    5628:	ldrdeq	r1, [r2], -r8
    562c:	andeq	r0, r0, r4, lsl #4
    5630:	andeq	r1, r2, r4, lsl #25
    5634:	andeq	ip, r0, sl, lsl #26
    5638:	muleq	r2, r6, r7
    563c:			; <UNDEFINED> instruction: 0x460cb510
    5640:	ldcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5644:	blle	cf64c <fchmod@plt+0xcd434>
    5648:	bl	743640 <fchmod@plt+0x741428>
    564c:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    5650:	andcs	r4, r5, #147456	; 0x24000
    5654:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    5658:			; <UNDEFINED> instruction: 0xf7fc4478
    565c:			; <UNDEFINED> instruction: 0x4621ebb8
    5660:	blx	12c166e <fchmod@plt+0x12bf456>
    5664:	andcs	r4, r5, #98304	; 0x18000
    5668:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    566c:			; <UNDEFINED> instruction: 0xf7fc4478
    5670:	strtmi	lr, [r1], -lr, lsr #23
    5674:	blx	1041682 <fchmod@plt+0x103f46a>
    5678:	andeq	ip, r0, lr, lsr #25
    567c:	andeq	lr, r0, r4, lsl #3
    5680:	andeq	ip, r0, lr, asr #25
    5684:	andeq	lr, r0, r0, ror r1
    5688:			; <UNDEFINED> instruction: 0x4605b538
    568c:	stc	7, cr15, [r0], #-1008	; 0xfffffc10
    5690:	strmi	fp, [r4], -r0, asr #2
    5694:			; <UNDEFINED> instruction: 0xf7ff4629
    5698:			; <UNDEFINED> instruction: 0x4620ffd1
    569c:	ldrhtmi	lr, [r8], -sp
    56a0:	stclt	7, cr15, [ip, #1008]!	; 0x3f0
    56a4:	andcs	r4, r5, #4, 18	; 0x10000
    56a8:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    56ac:			; <UNDEFINED> instruction: 0xf7fc4478
    56b0:	strtmi	lr, [r9], -lr, lsl #23
    56b4:	blx	8416c2 <fchmod@plt+0x83f4aa>
    56b8:	andeq	ip, r0, lr, lsr #25
    56bc:	andeq	lr, r0, r0, lsr r1
    56c0:			; <UNDEFINED> instruction: 0xf002b510
    56c4:	msrcs	SP_hyp, sp
    56c8:			; <UNDEFINED> instruction: 0xf7fc4604
    56cc:			; <UNDEFINED> instruction: 0xb128ed14
    56d0:	andcs	r4, r0, #3145728	; 0x300000
    56d4:	andsvc	r4, sl, r0, lsr #12
    56d8:			; <UNDEFINED> instruction: 0xffd6f7ff
    56dc:	pop	{r5, r9, sl, lr}
    56e0:			; <UNDEFINED> instruction: 0xf7fc4010
    56e4:	svclt	0x0000bb1f
    56e8:	mvnsmi	lr, sp, lsr #18
    56ec:			; <UNDEFINED> instruction: 0xf7fc4606
    56f0:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    56f4:	svcmi	0x0033d05c
    56f8:	ldrbtmi	r4, [pc], #-1541	; 5700 <fchmod@plt+0x34e8>
    56fc:			; <UNDEFINED> instruction: 0xf7fc4628
    5700:	movwlt	lr, #36102	; 0x8d06
    5704:			; <UNDEFINED> instruction: 0xf1007cc3
    5708:	blcs	b85f5c <fchmod@plt+0xb83d44>
    570c:	stclvc	0, cr13, [r3], {37}	; 0x25
    5710:	eorle	r2, r8, lr, lsr #22
    5714:			; <UNDEFINED> instruction: 0x46384631
    5718:	stc2	0, cr15, [r2], {6}
    571c:	strmi	r2, [r0], r1, lsl #2
    5720:	bl	ff8c3718 <fchmod@plt+0xff8c1500>
    5724:	blle	94cf3c <fchmod@plt+0x94ad24>
    5728:	b	feb43720 <fchmod@plt+0xfeb41508>
    572c:	teqle	r5, r0, lsl #16
    5730:			; <UNDEFINED> instruction: 0xf7fc4620
    5734:	bllt	e40c84 <fchmod@plt+0xe3ea6c>
    5738:			; <UNDEFINED> instruction: 0xf7fc4640
    573c:			; <UNDEFINED> instruction: 0x4628eaf6
    5740:	stcl	7, cr15, [r4], #1008	; 0x3f0
    5744:	bicsle	r2, sp, r0, lsl #16
    5748:	ldrtmi	r4, [r1], -r8, lsr #12
    574c:			; <UNDEFINED> instruction: 0xff76f7ff
    5750:	pop	{r3, r5, r9, sl, lr}
    5754:			; <UNDEFINED> instruction: 0xf7fc41f0
    5758:	ldmdavc	r3, {r0, r4, r6, r8, sl, fp, ip, sp, pc}^
    575c:	sbcle	r2, sp, r0, lsl #22
    5760:	blcs	ba4a74 <fchmod@plt+0xba285c>
    5764:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    5768:	bicsle	r2, r3, lr, lsr #22
    576c:	blcs	239c0 <fchmod@plt+0x217a8>
    5770:	strb	sp, [pc, r4, asr #1]
    5774:	andcs	r4, r5, #20, 18	; 0x50000
    5778:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    577c:			; <UNDEFINED> instruction: 0xf7fc4478
    5780:	strbmi	lr, [r1], -r6, lsr #22
    5784:	blx	fee41790 <fchmod@plt+0xfee3f578>
    5788:	andcs	r4, r5, #278528	; 0x44000
    578c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    5790:			; <UNDEFINED> instruction: 0xf7fc4478
    5794:			; <UNDEFINED> instruction: 0x4641eb1c
    5798:	blx	febc17a4 <fchmod@plt+0xfebbf58c>
    579c:	andcs	r4, r5, #229376	; 0x38000
    57a0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    57a4:			; <UNDEFINED> instruction: 0xf7fc4478
    57a8:			; <UNDEFINED> instruction: 0x4641eb12
    57ac:	blx	fe9417b8 <fchmod@plt+0xfe93f5a0>
    57b0:	andcs	r4, r5, #180224	; 0x2c000
    57b4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    57b8:			; <UNDEFINED> instruction: 0xf7fc4478
    57bc:	ldrtmi	lr, [r1], -r8, lsl #22
    57c0:	blx	fe6c17cc <fchmod@plt+0xfe6bf5b4>
    57c4:	andeq	ip, r0, r6, lsl #5
    57c8:	andeq	ip, r0, r6, lsl #24
    57cc:	andeq	lr, r0, r0, rrx
    57d0:	andeq	ip, r0, sl, lsr #24
    57d4:	andeq	lr, r0, ip, asr #32
    57d8:	strdeq	ip, [r0], -sl
    57dc:	andeq	lr, r0, r8, lsr r0
    57e0:	andeq	ip, r0, r2, lsr #23
    57e4:	andeq	lr, r0, r4, lsr #32
    57e8:	ldrblt	r6, [r0, #-2058]!	; 0xfffff7f6
    57ec:	ldmdavs	r6, {r1, r7, ip, sp, pc}^
    57f0:	ldrbeq	fp, [fp, lr, lsr #6]
    57f4:	strle	r4, [sl], #-1541	; 0xfffff9fb
    57f8:			; <UNDEFINED> instruction: 0xf7fc4630
    57fc:	ldrtmi	lr, [r1], -ip, asr #23
    5800:	strtmi	r4, [r8], -r2, lsl #12
    5804:	pop	{r1, ip, sp, pc}
    5808:			; <UNDEFINED> instruction: 0xf0084070
    580c:	strmi	fp, [ip], -r9, lsr #22
    5810:	andcs	r4, r9, #245760	; 0x3c000
    5814:			; <UNDEFINED> instruction: 0xf0084479
    5818:	stmdavs	r3!, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
    581c:			; <UNDEFINED> instruction: 0x46086859
    5820:			; <UNDEFINED> instruction: 0xf7fc9101
    5824:	stmdbls	r1, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    5828:	strtmi	r4, [r8], -r2, lsl #12
    582c:	blx	641856 <fchmod@plt+0x63f63e>
    5830:	tstcs	sl, r8, lsr #12
    5834:	pop	{r1, ip, sp, pc}
    5838:			; <UNDEFINED> instruction: 0xf0084070
    583c:	blmi	1741f8 <fchmod@plt+0x171fe0>
    5840:	bmi	14dd40 <fchmod@plt+0x14bb28>
    5844:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    5848:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    584c:			; <UNDEFINED> instruction: 0xf96ef001
    5850:	strdeq	ip, [r0], -r0
    5854:	andeq	ip, r0, lr, lsl #23
    5858:	andeq	ip, r0, r4, asr pc
    585c:	muleq	r0, lr, fp
    5860:			; <UNDEFINED> instruction: 0xf102b570
    5864:	strmi	r0, [r5], -ip, lsr #8
    5868:			; <UNDEFINED> instruction: 0x4620461e
    586c:	stc2	0, cr15, [ip], {8}
    5870:	ldrbeq	fp, [r3, r8, asr #3]!
    5874:	strtmi	sp, [r1], -r6, lsl #8
    5878:	andcs	r4, r1, #40, 12	; 0x2800000
    587c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5880:	bllt	7c1898 <fchmod@plt+0x7bf680>
    5884:	strtmi	r4, [r8], -r8, lsl #18
    5888:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    588c:	blx	ffa418b4 <fchmod@plt+0xffa3f69c>
    5890:	strtmi	r4, [r8], -r1, lsr #12
    5894:			; <UNDEFINED> instruction: 0xf0042201
    5898:			; <UNDEFINED> instruction: 0x4628fb13
    589c:	pop	{r1, r3, r8, sp}
    58a0:			; <UNDEFINED> instruction: 0xf0084070
    58a4:	vldmdblt	r0!, {s23-s79}
    58a8:	andeq	ip, r0, r6, lsl #23
    58ac:			; <UNDEFINED> instruction: 0x460cb5f8
    58b0:	addsmi	r3, r1, #44, 2
    58b4:	ldcllt	0, cr13, [r8]
    58b8:	streq	pc, [r0, -r4, lsl #2]!
    58bc:	ldrmi	r4, [sp], -r6, lsl #12
    58c0:			; <UNDEFINED> instruction: 0xf0084638
    58c4:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    58c8:	stmdbvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    58cc:	blcs	d73c <fchmod@plt+0xb524>
    58d0:	bcs	75538 <fchmod@plt+0x73320>
    58d4:	strbeq	sp, [fp, pc, ror #19]!
    58d8:	ldrtmi	sp, [r9], -r6, lsl #8
    58dc:	andcs	r4, r1, #48, 12	; 0x3000000
    58e0:	ldrhtmi	lr, [r8], #141	; 0x8d
    58e4:	blt	ffb418fc <fchmod@plt+0xffb3f6e4>
    58e8:	ldrtmi	r4, [r0], -r8, lsl #18
    58ec:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    58f0:	blx	fedc1918 <fchmod@plt+0xfedbf700>
    58f4:			; <UNDEFINED> instruction: 0x46304639
    58f8:			; <UNDEFINED> instruction: 0xf0042201
    58fc:	ldrtmi	pc, [r0], -r1, ror #21	; <UNPREDICTABLE>
    5900:	pop	{r1, r3, r8, sp}
    5904:			; <UNDEFINED> instruction: 0xf00840f8
    5908:	svclt	0x0000ba07
    590c:	andeq	ip, r0, lr, lsr #22
    5910:	svclt	0x00004770
    5914:	stmibvs	ip, {r3, r4, r5, r8, sl, ip, sp, pc}^
    5918:	stmdavc	r2!, {r2, r3, r8, ip, sp, pc}
    591c:			; <UNDEFINED> instruction: 0xbd38b902
    5920:			; <UNDEFINED> instruction: 0x460507db
    5924:	strtmi	sp, [r0], -r9, lsl #8
    5928:	bl	d43920 <fchmod@plt+0xd41708>
    592c:	strmi	r4, [r2], -r1, lsr #12
    5930:	pop	{r3, r5, r9, sl, lr}
    5934:			; <UNDEFINED> instruction: 0xf0084038
    5938:	stmdbmi	r9, {r0, r1, r4, r7, r9, fp, ip, sp, pc}
    593c:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    5940:	blx	fe3c1968 <fchmod@plt+0xfe3bf750>
    5944:			; <UNDEFINED> instruction: 0xf7fc4620
    5948:	strtmi	lr, [r1], -r6, lsr #22
    594c:	strtmi	r4, [r8], -r2, lsl #12
    5950:	blx	fe1c1978 <fchmod@plt+0xfe1bf760>
    5954:	tstcs	sl, r8, lsr #12
    5958:	ldrhtmi	lr, [r8], -sp
    595c:	ldmiblt	ip, {r3, ip, sp, lr, pc}^
    5960:	strdeq	ip, [r0], -r2
    5964:	addlt	fp, r3, r0, lsr r5
    5968:	stmdbls	r6, {r2, r9, sl, lr}
    596c:	ldmdapl	r5, {r3, r8, fp, sp, lr}
    5970:	stmdavc	sl!, {r0, r2, r3, r8, ip, sp, pc}
    5974:	andlt	fp, r3, sl, lsl #18
    5978:			; <UNDEFINED> instruction: 0x07dbbd30
    597c:	strtmi	sp, [r8], -sl, lsl #8
    5980:	bl	243978 <fchmod@plt+0x241760>
    5984:	strmi	r4, [r2], -r9, lsr #12
    5988:	andlt	r4, r3, r0, lsr #12
    598c:	ldrhtmi	lr, [r0], -sp
    5990:	blt	19c19b8 <fchmod@plt+0x19bf7a0>
    5994:	strmi	r6, [r8], -r9, lsl #16
    5998:			; <UNDEFINED> instruction: 0xf7fc9101
    599c:	stmdbls	r1, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    59a0:	strtmi	r4, [r0], -r2, lsl #12
    59a4:	blx	17419cc <fchmod@plt+0x173f7b4>
    59a8:	andcs	r4, r2, #163840	; 0x28000
    59ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    59b0:	blx	15c19d8 <fchmod@plt+0x15bf7c0>
    59b4:			; <UNDEFINED> instruction: 0xf7fc4628
    59b8:	strtmi	lr, [r9], -lr, ror #21
    59bc:	strtmi	r4, [r0], -r2, lsl #12
    59c0:	blx	13c19e8 <fchmod@plt+0x13bf7d0>
    59c4:	tstcs	sl, r0, lsr #12
    59c8:	pop	{r0, r1, ip, sp, pc}
    59cc:			; <UNDEFINED> instruction: 0xf0084030
    59d0:	svclt	0x0000b9a3
    59d4:	andeq	ip, r0, r6, asr #21
    59d8:			; <UNDEFINED> instruction: 0xf101b5f0
    59dc:	addlt	r0, r3, ip, ror #8
    59e0:	mcrls	2, 0, r4, cr8, cr4, {4}
    59e4:	andlt	sp, r3, r1
    59e8:			; <UNDEFINED> instruction: 0xf8d1bdf0
    59ec:	stccs	0, cr4, [r0], {176}	; 0xb0
    59f0:	ldmdbvs	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    59f4:	bcs	1bc84 <fchmod@plt+0x19a6c>
    59f8:			; <UNDEFINED> instruction: 0xf013d0f5
    59fc:	strmi	r0, [r5], -r1, lsl #14
    5a00:			; <UNDEFINED> instruction: 0x2120d11a
    5a04:			; <UNDEFINED> instruction: 0xf0084628
    5a08:	ldmdbvs	r3!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
    5a0c:	strmi	r5, [r8], -r1, ror #17
    5a10:			; <UNDEFINED> instruction: 0xf7fc9101
    5a14:	stmdbls	r1, {r6, r7, r9, fp, sp, lr, pc}
    5a18:	strtmi	r4, [r8], -r2, lsl #12
    5a1c:	blx	841a44 <fchmod@plt+0x83f82c>
    5a20:	stccs	8, cr6, [r0], {36}	; 0x24
    5a24:	svccs	0x0000d1ed
    5a28:			; <UNDEFINED> instruction: 0x4628d0dd
    5a2c:	andlt	r2, r3, sl, lsl #2
    5a30:	ldrhtmi	lr, [r0], #141	; 0x8d
    5a34:	ldmdblt	r0!, {r3, ip, sp, lr, pc}^
    5a38:			; <UNDEFINED> instruction: 0x46086831
    5a3c:			; <UNDEFINED> instruction: 0xf7fc9101
    5a40:	stmdbls	r1, {r1, r3, r5, r7, r9, fp, sp, lr, pc}
    5a44:	strtmi	r4, [r8], -r2, lsl #12
    5a48:	blx	2c1a70 <fchmod@plt+0x2bf858>
    5a4c:			; <UNDEFINED> instruction: 0x4628213a
    5a50:			; <UNDEFINED> instruction: 0xf962f008
    5a54:	svclt	0x0000e7d5
    5a58:	addlt	fp, r3, r0, lsr r5
    5a5c:	stmdbls	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
    5a60:	vldrpl.16	s13, [r2, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
    5a64:	cmnlt	r2, #125829120	; 0x7800000
    5a68:	strmi	r6, [r4], -r9, lsl #16
    5a6c:	tstls	r1, r8, lsl #12
    5a70:	b	fe443a68 <fchmod@plt+0xfe441850>
    5a74:	strmi	r9, [r2], -r1, lsl #18
    5a78:			; <UNDEFINED> instruction: 0xf0084620
    5a7c:	ldmdbmi	r3, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5a80:	andcs	r4, r2, #32, 12	; 0x2000000
    5a84:			; <UNDEFINED> instruction: 0xf0084479
    5a88:	ldmdbmi	r1, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5a8c:	andcs	r4, r3, #32, 12	; 0x2000000
    5a90:			; <UNDEFINED> instruction: 0xf0084479
    5a94:	strtmi	pc, [r0], -r5, ror #19
    5a98:	andlt	r2, r3, sl, lsl #2
    5a9c:	ldrhtmi	lr, [r0], -sp
    5aa0:	ldmdblt	sl!, {r3, ip, sp, lr, pc}
    5aa4:	stmdbmi	fp, {r1, r3, r4, r5, r8, ip, sp, pc}
    5aa8:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    5aac:	pop	{r0, r1, ip, sp, pc}
    5ab0:			; <UNDEFINED> instruction: 0xf0084030
    5ab4:	stmdbmi	r8, {r0, r2, r4, r6, r7, r8, fp, ip, sp, pc}
    5ab8:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    5abc:	pop	{r0, r1, ip, sp, pc}
    5ac0:			; <UNDEFINED> instruction: 0xf0084030
    5ac4:	andlt	fp, r3, sp, asr #19
    5ac8:	svclt	0x0000bd30
    5acc:	strdeq	ip, [r0], -r0
    5ad0:	andeq	ip, r0, ip, lsr #19
    5ad4:	muleq	r0, r2, r9
    5ad8:	andeq	ip, r0, r6, lsl #19
    5adc:	addlt	fp, r2, r0, ror r5
    5ae0:	stcmi	6, cr4, [r1, #-16]!
    5ae4:	ldrbeq	r9, [fp, r6, lsl #18]
    5ae8:	stmdbvs	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
    5aec:	strle	r5, [r7, #-2070]!	; 0xfffff7ea
    5af0:	eorsle	r2, r7, r0, lsl #28
    5af4:	strmi	r6, [r8], -r9, lsl #16
    5af8:			; <UNDEFINED> instruction: 0xf7fc9101
    5afc:	stmdbls	r1, {r2, r3, r6, r9, fp, sp, lr, pc}
    5b00:	strtmi	r4, [r0], -r2, lsl #12
    5b04:			; <UNDEFINED> instruction: 0xf9acf008
    5b08:	andcs	r4, r2, #24, 18	; 0x60000
    5b0c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5b10:			; <UNDEFINED> instruction: 0xf9a6f008
    5b14:	blx	ce74e <fchmod@plt+0xcc536>
    5b18:	blmi	583338 <fchmod@plt+0x581120>
    5b1c:	ldmibpl	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5b20:	tstls	r1, r8, lsl #12
    5b24:	b	dc3b1c <fchmod@plt+0xdc1904>
    5b28:	strmi	r9, [r2], -r1, lsl #18
    5b2c:			; <UNDEFINED> instruction: 0xf0084620
    5b30:			; <UNDEFINED> instruction: 0x4620f997
    5b34:	andlt	r2, r2, sl, lsl #2
    5b38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5b3c:	stmialt	ip!, {r3, ip, sp, lr, pc}^
    5b40:	bmi	2ce778 <fchmod@plt+0x2cc560>
    5b44:			; <UNDEFINED> instruction: 0xf606fb03
    5b48:	ldmibpl	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    5b4c:	tstls	r1, r8, lsl #12
    5b50:	b	843b48 <fchmod@plt+0x841930>
    5b54:	strmi	r9, [r2], -r1, lsl #18
    5b58:	andlt	r4, r2, r0, lsr #12
    5b5c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5b60:	ldmdblt	lr!, {r3, ip, sp, lr, pc}^
    5b64:	ldcllt	0, cr11, [r0, #-8]!
    5b68:			; <UNDEFINED> instruction: 0x000212bc
    5b6c:	andeq	ip, r0, r6, ror #18
    5b70:	andeq	r0, r0, r8, lsr r2
    5b74:			; <UNDEFINED> instruction: 0x4614b530
    5b78:	ldrdlt	r6, [r3], r2
    5b7c:	stmdals	r6, {r0, r2, r9, sl, lr}
    5b80:	ldmvs	r1, {r1, r3, r7, r8, ip, sp, pc}
    5b84:	stmdble	lr, {r0, r8, fp, sp}
    5b88:	strle	r0, [lr], #-2011	; 0xfffff825
    5b8c:			; <UNDEFINED> instruction: 0x46086851
    5b90:			; <UNDEFINED> instruction: 0xf7fc9101
    5b94:	stmdbls	r1, {r9, fp, sp, lr, pc}
    5b98:	strtmi	r4, [r8], -r2, lsl #12
    5b9c:	pop	{r0, r1, ip, sp, pc}
    5ba0:			; <UNDEFINED> instruction: 0xf0084030
    5ba4:	andlt	fp, r3, sp, asr r9
    5ba8:	stmdavs	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
    5bac:	tstls	r1, r8, lsl #12
    5bb0:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bb4:	strmi	r9, [r2], -r1, lsl #18
    5bb8:			; <UNDEFINED> instruction: 0xf0084628
    5bbc:	stmdbmi	ip, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    5bc0:	strtmi	r2, [r8], -r2, lsl #4
    5bc4:			; <UNDEFINED> instruction: 0xf0084479
    5bc8:	stmiavs	r3!, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    5bcc:			; <UNDEFINED> instruction: 0x46086859
    5bd0:			; <UNDEFINED> instruction: 0xf7fc9101
    5bd4:	stmdbls	r1, {r5, r6, r7, r8, fp, sp, lr, pc}
    5bd8:	strtmi	r4, [r8], -r2, lsl #12
    5bdc:			; <UNDEFINED> instruction: 0xf940f008
    5be0:	tstcs	sl, r8, lsr #12
    5be4:	pop	{r0, r1, ip, sp, pc}
    5be8:			; <UNDEFINED> instruction: 0xf0084030
    5bec:	svclt	0x0000b895
    5bf0:			; <UNDEFINED> instruction: 0x0000c8b0
    5bf4:			; <UNDEFINED> instruction: 0x460cb530
    5bf8:	addlt	r6, r5, r9, asr #18
    5bfc:	eorsle	r2, r0, r6, lsl #18
    5c00:			; <UNDEFINED> instruction: 0x07dbdc31
    5c04:	ldrle	r4, [r1], #-1541	; 0xfffff9fb
    5c08:			; <UNDEFINED> instruction: 0xf0054620
    5c0c:	strmi	pc, [r1], -r3, lsl #26
    5c10:	tstls	r3, r0, lsr #12
    5c14:	ldc2l	0, cr15, [lr], #20
    5c18:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c1c:	strmi	r9, [r2], -r3, lsl #18
    5c20:	andlt	r4, r5, r8, lsr #12
    5c24:	ldrhtmi	lr, [r0], -sp
    5c28:	ldmdblt	sl, {r3, ip, sp, lr, pc}
    5c2c:	andcs	r4, sl, #376832	; 0x5c000
    5c30:			; <UNDEFINED> instruction: 0xf0084479
    5c34:			; <UNDEFINED> instruction: 0x4620f915
    5c38:	stc2l	0, cr15, [ip], #20
    5c3c:	strtmi	r4, [r0], -r1, lsl #12
    5c40:			; <UNDEFINED> instruction: 0xf0059103
    5c44:			; <UNDEFINED> instruction: 0xf7fcfce7
    5c48:	stmdbls	r3, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    5c4c:	strtmi	r4, [r8], -r2, lsl #12
    5c50:			; <UNDEFINED> instruction: 0xf906f008
    5c54:	tstcs	sl, r8, lsr #12
    5c58:	pop	{r0, r2, ip, sp, pc}
    5c5c:			; <UNDEFINED> instruction: 0xf0084030
    5c60:	andlt	fp, r5, fp, asr r8
    5c64:			; <UNDEFINED> instruction: 0x4611bd30
    5c68:	andcs	r4, r3, #32, 12	; 0x2000000
    5c6c:	stc2	0, cr15, [r6], #-20	; 0xffffffec
    5c70:	blmi	1e0200 <fchmod@plt+0x1ddfe8>
    5c74:	ldrbtmi	r2, [fp], #-494	; 0xfffffe12
    5c78:	andeq	lr, r0, #3358720	; 0x334000
    5c7c:	andeq	pc, r8, #-1073741824	; 0xc0000000
    5c80:	blmi	157c98 <fchmod@plt+0x155a80>
    5c84:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    5c88:			; <UNDEFINED> instruction: 0xff50f000
    5c8c:	andeq	ip, r0, ip, lsr r8
    5c90:	andeq	ip, r0, r6, lsr #22
    5c94:	andeq	ip, r0, r4, ror #14
    5c98:			; <UNDEFINED> instruction: 0x0000c7be
    5c9c:			; <UNDEFINED> instruction: 0xf101b570
    5ca0:	adcsmi	r0, r2, #44, 12	; 0x2c00000
    5ca4:	andle	fp, r1, r4, lsl #1
    5ca8:	ldcllt	0, cr11, [r0, #-16]!
    5cac:	stmvs	r9, {r2, r3, r9, sl, lr}
    5cb0:	vmla.i8	d2, d0, d4
    5cb4:	stmiavs	r1!, {r2, r3, r8, pc}^
    5cb8:	vmla.i8	d2, d0, d1
    5cbc:			; <UNDEFINED> instruction: 0x4605811c
    5cc0:	stmdacs	r7, {r5, r8, fp, sp, lr}
    5cc4:	mrshi	pc, (UNDEF: 99)	; <UNPREDICTABLE>
    5cc8:			; <UNDEFINED> instruction: 0xf000e8df
    5ccc:	streq	r4, [r4], #-1092	; 0xfffffbbc
    5cd0:	orrvs	sl, r2, #4, 4	; 0x40000000
    5cd4:	ldrdne	pc, [r0], #132	; 0x84
    5cd8:			; <UNDEFINED> instruction: 0xf0402900
    5cdc:	ldrbeq	r8, [fp, r0, lsr #2]
    5ce0:	adcshi	pc, r3, r0, lsl #2
    5ce4:			; <UNDEFINED> instruction: 0xf0054620
    5ce8:	strmi	pc, [r1], -fp, ror #24
    5cec:	tstls	r3, r0, lsr #12
    5cf0:	stc2l	0, cr15, [r6], #-20	; 0xffffffec
    5cf4:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cf8:	strmi	r9, [r2], -r3, lsl #18
    5cfc:			; <UNDEFINED> instruction: 0xf0084628
    5d00:	msrcs	CPSR_, pc, lsr #17
    5d04:			; <UNDEFINED> instruction: 0xf0084628
    5d08:	strtmi	pc, [r0], -r7, lsl #16
    5d0c:	stc2l	0, cr15, [r6], #-20	; 0xffffffec
    5d10:	strtmi	r4, [r0], -r1, lsl #12
    5d14:			; <UNDEFINED> instruction: 0xf0059103
    5d18:			; <UNDEFINED> instruction: 0xf7fcfc61
    5d1c:	stmdbls	r3, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    5d20:	strtmi	r4, [r8], -r2, lsl #12
    5d24:			; <UNDEFINED> instruction: 0xf89cf008
    5d28:	strtmi	r2, [r8], -r0, lsr #2
    5d2c:			; <UNDEFINED> instruction: 0xfff4f007
    5d30:			; <UNDEFINED> instruction: 0xf0054620
    5d34:	strmi	pc, [r1], -r1, ror #24
    5d38:	tstls	r3, r0, lsr #12
    5d3c:	mrrc2	0, 0, pc, ip, cr5	; <UNPREDICTABLE>
    5d40:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d44:	strmi	r9, [r2], -r3, lsl #18
    5d48:	andlt	r4, r4, r8, lsr #12
    5d4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5d50:	stmlt	r6, {r3, ip, sp, lr, pc}
    5d54:	ldrdne	pc, [r0], #132	; 0x84
    5d58:			; <UNDEFINED> instruction: 0xf8d4b919
    5d5c:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    5d60:			; <UNDEFINED> instruction: 0x4611d0bd
    5d64:	andcs	r4, r3, #32, 12	; 0x2000000
    5d68:	blx	fea41d86 <fchmod@plt+0xfea3fb6e>
    5d6c:	strtmi	r4, [r0], -r3, lsl #12
    5d70:			; <UNDEFINED> instruction: 0xf005461c
    5d74:	blmi	1f44e80 <fchmod@plt+0x1f42c68>
    5d78:	tstne	fp, r0, asr #4	; <UNPREDICTABLE>
    5d7c:			; <UNDEFINED> instruction: 0xf103447b
    5d80:	blmi	1e865d8 <fchmod@plt+0x1e843c0>
    5d84:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5d88:	ldmdami	r9!, {lr}^
    5d8c:			; <UNDEFINED> instruction: 0xf0004478
    5d90:			; <UNDEFINED> instruction: 0xf8d4fecd
    5d94:	ldmdblt	r9, {r6, r7, ip}
    5d98:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    5d9c:	addsle	r2, lr, r0, lsl #18
    5da0:			; <UNDEFINED> instruction: 0x46204611
    5da4:			; <UNDEFINED> instruction: 0xf0052203
    5da8:	strmi	pc, [r3], -r9, lsl #23
    5dac:	ldrmi	r4, [ip], -r0, lsr #12
    5db0:	stc2	0, cr15, [r2], #-20	; 0xffffffec
    5db4:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q15.5>
    5db8:	ldrbtmi	r1, [fp], #-289	; 0xfffffedf
    5dbc:	andseq	pc, r4, #-1073741824	; 0xc0000000
    5dc0:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    5dc4:	andmi	lr, r0, sp, asr #19
    5dc8:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    5dcc:	cdp2	0, 10, cr15, cr14, cr0, {0}
    5dd0:	ldrdne	pc, [r0], #132	; 0x84
    5dd4:			; <UNDEFINED> instruction: 0xf8d4b121
    5dd8:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    5ddc:	svcge	0x007ff43f
    5de0:			; <UNDEFINED> instruction: 0x46204611
    5de4:			; <UNDEFINED> instruction: 0xf0052203
    5de8:	strmi	pc, [r3], -r9, ror #22
    5dec:	ldrmi	r4, [ip], -r0, lsr #12
    5df0:	stc2	0, cr15, [r2], {5}
    5df4:			; <UNDEFINED> instruction: 0xf44f4b62
    5df8:	ldrbtmi	r7, [fp], #-398	; 0xfffffe72
    5dfc:	andseq	pc, r4, #-1073741824	; 0xc0000000
    5e00:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    5e04:	andmi	lr, r0, sp, asr #19
    5e08:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    5e0c:	cdp2	0, 8, cr15, cr14, cr0, {0}
    5e10:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    5e14:			; <UNDEFINED> instruction: 0xf47f2900
    5e18:	ldrmi	sl, [r1], -r2, ror #30
    5e1c:	andcs	r4, r3, #32, 12	; 0x2000000
    5e20:	blx	1341e3e <fchmod@plt+0x133fc26>
    5e24:	strtmi	r4, [r0], -r3, lsl #12
    5e28:			; <UNDEFINED> instruction: 0xf005461c
    5e2c:	blmi	1604dc8 <fchmod@plt+0x1602bb0>
    5e30:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    5e34:			; <UNDEFINED> instruction: 0xf103447b
    5e38:	blmi	1546690 <fchmod@plt+0x1544478>
    5e3c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5e40:	ldmdami	r4, {lr}^
    5e44:			; <UNDEFINED> instruction: 0xf0004478
    5e48:	ldmdbmi	r3, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    5e4c:	strtmi	r2, [r8], -r8, lsl #4
    5e50:			; <UNDEFINED> instruction: 0xf0084479
    5e54:	strtmi	pc, [r0], -r5, lsl #16
    5e58:	blx	fecc1e76 <fchmod@plt+0xfecbfc5e>
    5e5c:	strtmi	r4, [r0], -r1, lsl #12
    5e60:			; <UNDEFINED> instruction: 0xf0059103
    5e64:			; <UNDEFINED> instruction: 0xf7fcfbad
    5e68:	stmdbls	r3, {r1, r2, r4, r7, fp, sp, lr, pc}
    5e6c:	strtmi	r4, [r8], -r2, lsl #12
    5e70:			; <UNDEFINED> instruction: 0xfff6f007
    5e74:	strtmi	r2, [r8], -r0, lsr #2
    5e78:			; <UNDEFINED> instruction: 0xff4ef007
    5e7c:			; <UNDEFINED> instruction: 0xf0054620
    5e80:	strmi	pc, [r1], -sp, lsr #23
    5e84:	tstls	r3, r0, lsr #12
    5e88:	blx	fea41ea6 <fchmod@plt+0xfea3fc8e>
    5e8c:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e90:	strmi	r9, [r2], -r3, lsl #18
    5e94:			; <UNDEFINED> instruction: 0xf0074628
    5e98:	msrcs	LR_irq, r3
    5e9c:			; <UNDEFINED> instruction: 0xf0074628
    5ea0:	qasxmi	pc, r0, fp	; <UNPREDICTABLE>
    5ea4:	blx	fea41ec2 <fchmod@plt+0xfea3fcaa>
    5ea8:	strtmi	r4, [r0], -r1, lsl #12
    5eac:			; <UNDEFINED> instruction: 0xf0059103
    5eb0:			; <UNDEFINED> instruction: 0xf7fcfba3
    5eb4:	stmdbls	r3, {r4, r5, r6, fp, sp, lr, pc}
    5eb8:	strtmi	r4, [r8], -r2, lsl #12
    5ebc:			; <UNDEFINED> instruction: 0xffd0f007
    5ec0:	tstcs	sl, r8, lsr #12
    5ec4:	pop	{r2, ip, sp, pc}
    5ec8:			; <UNDEFINED> instruction: 0xf0074070
    5ecc:	ldrmi	fp, [r1], -r5, lsr #30
    5ed0:	andcs	r4, r3, #32, 12	; 0x2000000
    5ed4:	blx	ffcc1ef0 <fchmod@plt+0xffcbfcd8>
    5ed8:	blmi	c20168 <fchmod@plt+0xc1df50>
    5edc:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    5ee0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5ee4:			; <UNDEFINED> instruction: 0xf1030200
    5ee8:	stmdami	sp!, {r2, r4, r9}
    5eec:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
    5ef0:			; <UNDEFINED> instruction: 0xf000447b
    5ef4:			; <UNDEFINED> instruction: 0x4611fe1b
    5ef8:	andcs	r4, r3, #32, 12	; 0x2000000
    5efc:	blx	ff7c1f18 <fchmod@plt+0xff7bfd00>
    5f00:	blmi	a60290 <fchmod@plt+0xa5e078>
    5f04:	orrvc	pc, r2, pc, asr #8
    5f08:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5f0c:			; <UNDEFINED> instruction: 0xf1030200
    5f10:	stmdami	r6!, {r2, r4, r9}
    5f14:	ldrbtmi	r4, [r8], #-2854	; 0xfffff4da
    5f18:			; <UNDEFINED> instruction: 0xf000447b
    5f1c:	ldrmi	pc, [r1], -r7, lsl #28
    5f20:	andcs	r4, r3, #32, 12	; 0x2000000
    5f24:	blx	ff2c1f40 <fchmod@plt+0xff2bfd28>
    5f28:	strtmi	r4, [r0], -r3, lsl #12
    5f2c:			; <UNDEFINED> instruction: 0xf005461c
    5f30:	blmi	844cc4 <fchmod@plt+0x842aac>
    5f34:	orrvc	pc, r9, pc, asr #8
    5f38:			; <UNDEFINED> instruction: 0xf103447b
    5f3c:	blmi	786794 <fchmod@plt+0x78457c>
    5f40:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5f44:	ldmdami	sp, {lr}
    5f48:			; <UNDEFINED> instruction: 0xf0004478
    5f4c:	bmi	745710 <fchmod@plt+0x7434f8>
    5f50:	msrne	SP_usr, r0
    5f54:	andls	r4, r0, fp, lsl fp
    5f58:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
    5f5c:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
    5f60:			; <UNDEFINED> instruction: 0xf0004478
    5f64:	svclt	0x0000fde3
    5f68:	andeq	ip, r0, r0, lsr #20
    5f6c:	andeq	ip, r0, r4, asr #14
    5f70:	andeq	ip, r0, ip, asr r6
    5f74:	andeq	ip, r0, r2, ror #19
    5f78:	andeq	ip, r0, r6, lsl #14
    5f7c:	andeq	ip, r0, lr, lsl r6
    5f80:	andeq	ip, r0, r2, lsr #19
    5f84:	andeq	ip, r0, lr, asr r7
    5f88:	ldrdeq	ip, [r0], -lr
    5f8c:	andeq	ip, r0, r8, ror #18
    5f90:	strdeq	ip, [r0], -r4
    5f94:	andeq	ip, r0, r4, lsr #11
    5f98:	andeq	ip, r0, r8, ror #14
    5f9c:			; <UNDEFINED> instruction: 0x0000c8bc
    5fa0:	strdeq	ip, [r0], -sl
    5fa4:	andeq	ip, r0, r8, lsl #11
    5fa8:	muleq	r0, r4, r8
    5fac:	ldrdeq	ip, [r0], -r2
    5fb0:	andeq	ip, r0, r8, lsl #11
    5fb4:	andeq	ip, r0, r4, ror #16
    5fb8:	andeq	ip, r0, r0, asr #11
    5fbc:	andeq	ip, r0, r0, lsr #9
    5fc0:	andeq	ip, r0, r4, asr #16
    5fc4:	andeq	ip, r0, lr, lsr r6
    5fc8:	andeq	ip, r0, r8, lsl #9
    5fcc:	mvnsmi	lr, #737280	; 0xb4000
    5fd0:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
    5fd4:	rsbsle	r2, r0, r0, lsl #24
    5fd8:	strmi	r4, [lr], -r5, asr #30
    5fdc:			; <UNDEFINED> instruction: 0x9114f8df
    5fe0:	stmdbmi	r5, {r0, r2, r9, sl, lr}^
    5fe4:			; <UNDEFINED> instruction: 0xf8df447f
    5fe8:	ldrbtmi	r8, [r9], #276	; 0x114
    5fec:	ldrbtmi	r4, [r8], #1145	; 0x479
    5ff0:	bvs	18fe010 <fchmod@plt+0x18fbdf8>
    5ff4:	stmiavs	r4!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
    5ff8:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    5ffc:	subsle	r2, ip, r0, lsl #24
    6000:	adcsmi	r6, r3, #2293760	; 0x230000
    6004:			; <UNDEFINED> instruction: 0x4608d15c
    6008:			; <UNDEFINED> instruction: 0xf7fb9103
    600c:	stmdbls	r3, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6010:	strtmi	r4, [r8], -r2, lsl #12
    6014:			; <UNDEFINED> instruction: 0xff24f007
    6018:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
    601c:	tstls	r3, r8, lsl #12
    6020:	svc	0x00b8f7fb
    6024:	strmi	r9, [r2], -r3, lsl #18
    6028:			; <UNDEFINED> instruction: 0xf0074628
    602c:			; <UNDEFINED> instruction: 0xf894ff19
    6030:	blcs	120d8 <fchmod@plt+0xfec0>
    6034:	stmdbvs	r1!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    6038:			; <UNDEFINED> instruction: 0xf7fd4628
    603c:	bvs	1905260 <fchmod@plt+0x1903048>
    6040:	sbcsle	r2, r8, r0, lsl #22
    6044:	ldrtmi	r2, [r9], -r2, lsl #4
    6048:			; <UNDEFINED> instruction: 0xf0074628
    604c:	bvs	18c5c78 <fchmod@plt+0x18c3a60>
    6050:	blcs	10d9a4 <fchmod@plt+0x10b78c>
    6054:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6058:	strcs	pc, [fp, #-3]!
    605c:	andeq	r1, r3, lr, lsl r8
    6060:	andcs	r4, r2, #40, 18	; 0xa0000
    6064:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6068:	cdp2	0, 15, cr15, cr10, cr7, {0}
    606c:			; <UNDEFINED> instruction: 0x21204628
    6070:	cdp2	0, 5, cr15, cr2, cr7, {0}
    6074:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    6078:	andcs	r4, r1, #40, 12	; 0x2800000
    607c:			; <UNDEFINED> instruction: 0xff20f003
    6080:	strtmi	r2, [r8], -r9, lsr #2
    6084:	cdp2	0, 4, cr15, cr8, cr7, {0}
    6088:	andcs	lr, r2, #47448064	; 0x2d40000
    608c:	strtmi	r4, [r8], -r1, asr #12
    6090:	cdp2	0, 14, cr15, cr6, cr7, {0}
    6094:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6098:	strtmi	r2, [r8], -r2, lsl #4
    609c:			; <UNDEFINED> instruction: 0xf0074479
    60a0:	ubfx	pc, pc, #29, #4
    60a4:	strbmi	r2, [r9], -r2, lsl #4
    60a8:			; <UNDEFINED> instruction: 0xf0074628
    60ac:			; <UNDEFINED> instruction: 0xe7ddfed9
    60b0:			; <UNDEFINED> instruction: 0x4628213d
    60b4:	cdp2	0, 3, cr15, cr0, cr7, {0}
    60b8:	ldrdlt	lr, [r5], -r8
    60bc:	mvnshi	lr, #12386304	; 0xbd0000
    60c0:	vst1.8	{d20-d21}, [pc :64], r2
    60c4:	blmi	4a2740 <fchmod@plt+0x4a0528>
    60c8:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    60cc:	eorcc	r4, r0, #2063597568	; 0x7b000000
    60d0:			; <UNDEFINED> instruction: 0xf0004478
    60d4:	blmi	445588 <fchmod@plt+0x443370>
    60d8:			; <UNDEFINED> instruction: 0x71aaf44f
    60dc:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    60e0:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    60e4:	blmi	397954 <fchmod@plt+0x39573c>
    60e8:	ldrbtmi	r3, [fp], #-544	; 0xfffffde0
    60ec:	ldc2	0, cr15, [lr, #-0]
    60f0:	andeq	ip, r0, ip, lsl #12
    60f4:	andeq	ip, r0, r6, lsl r6
    60f8:	andeq	sl, r0, r4, asr r9
    60fc:	andeq	ip, r0, lr, lsl #12
    6100:	andeq	ip, r0, r6, lsr #12
    6104:	andeq	ip, r0, lr, lsl #11
    6108:	andeq	ip, r0, ip, asr r5
    610c:	ldrdeq	ip, [r0], -r2
    6110:	strdeq	ip, [r0], -r8
    6114:	andeq	ip, r0, r8, lsl r3
    6118:			; <UNDEFINED> instruction: 0x0000c6be
    611c:	andeq	ip, r0, r6, lsl #6
    6120:	andeq	ip, r0, sl, lsl r5
    6124:	svcmi	0x00f0e92d
    6128:	ldmdavs	r4, {r0, r2, r7, ip, sp, pc}
    612c:	stccs	13, cr9, [r0], {14}
    6130:			; <UNDEFINED> instruction: 0xf8dfd037
    6134:	strmi	fp, [pc], -r8, lsr #1
    6138:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
    613c:	ldrbtmi	r4, [fp], #1681	; 0x691
    6140:	ldrbtmi	r4, [sl], #1542	; 0x606
    6144:			; <UNDEFINED> instruction: 0x21004698
    6148:			; <UNDEFINED> instruction: 0xf018e009
    614c:	tstle	r5, r1, lsl #30
    6150:	ldrtmi	r4, [r0], -r1, lsr #12
    6154:			; <UNDEFINED> instruction: 0xff3af7ff
    6158:	stmdavs	r4!, {r0, r8, sp}^
    615c:	stmiavs	r2!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
    6160:	addsmi	r6, sl, #704512	; 0xac000
    6164:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    6168:			; <UNDEFINED> instruction: 0xd12442ba
    616c:	rscle	r2, ip, r0, lsl #18
    6170:	ldrbmi	r2, [r1], -r2, lsl #4
    6174:			; <UNDEFINED> instruction: 0xf0074630
    6178:			; <UNDEFINED> instruction: 0xe7e9fe73
    617c:	strmi	r6, [r8], -r9, lsr #16
    6180:			; <UNDEFINED> instruction: 0xf7fb9103
    6184:	stmdbls	r3, {r3, r8, r9, sl, fp, sp, lr, pc}
    6188:	ldrtmi	r4, [r0], -r2, lsl #12
    618c:	cdp2	0, 6, cr15, cr8, cr7, {0}
    6190:	ldrbmi	r2, [r9], -r2, lsl #4
    6194:			; <UNDEFINED> instruction: 0xf0074630
    6198:	ldrb	pc, [r9, r3, ror #28]	; <UNPREDICTABLE>
    619c:	svceq	0x0001ea18
    61a0:	andlt	sp, r5, r2, lsl #2
    61a4:	svchi	0x00f0e8bd
    61a8:	tstcs	sl, r0, lsr r6
    61ac:	pop	{r0, r2, ip, sp, pc}
    61b0:			; <UNDEFINED> instruction: 0xf0074ff0
    61b4:			; <UNDEFINED> instruction: 0x4649bdb1
    61b8:	ldrtmi	r2, [r8], -r3, lsl #4
    61bc:			; <UNDEFINED> instruction: 0xf97ef005
    61c0:	vqdmulh.s<illegal width 8>	d20, d0, d8
    61c4:	ldrbtmi	r1, [fp], #-361	; 0xfffffe97
    61c8:	eorseq	pc, r4, #-1073741824	; 0xc0000000
    61cc:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    61d0:	stmdami	r6, {ip, pc}
    61d4:			; <UNDEFINED> instruction: 0xf0004478
    61d8:	svclt	0x0000fca9
    61dc:	andeq	ip, r0, r6, lsr r3
    61e0:	andeq	sl, r0, sl, lsl #30
    61e4:	ldrdeq	ip, [r0], -r6
    61e8:	andeq	ip, r0, r6, asr r4
    61ec:	andeq	ip, r0, r4, lsl r2
    61f0:	mvnsmi	lr, sp, lsr #18
    61f4:	blvs	fe532404 <fchmod@plt+0xfe5301ec>
    61f8:	eorsle	r2, sp, r0, lsl #24
    61fc:	ldrmi	r3, [r6], -ip, ror #2
    6200:	eorsle	r4, r9, sl, lsl #5
    6204:	smuadeq	r1, r3, r0
    6208:	teqle	r8, r5, lsl #12
    620c:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    6210:	strdcs	r4, [r0, -r8]!
    6214:			; <UNDEFINED> instruction: 0xf0074628
    6218:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    621c:	tstls	r1, r8, lsl #12
    6220:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    6224:	strmi	r9, [r2], -r1, lsl #18
    6228:			; <UNDEFINED> instruction: 0xf0074628
    622c:	msrcs	R8_usr, r9
    6230:			; <UNDEFINED> instruction: 0xf0074628
    6234:	stmiavs	r1!, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    6238:	tstls	r1, r8, lsl #12
    623c:	mcr	7, 5, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6240:	strmi	r9, [r2], -r1, lsl #18
    6244:			; <UNDEFINED> instruction: 0xf0074628
    6248:	blvc	905a7c <fchmod@plt+0x903864>
    624c:	stmdavs	r4!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    6250:	strtmi	r2, [r8], -sl, lsl #2
    6254:	blvs	fecf284c <fchmod@plt+0xfecf0634>
    6258:	smullsle	r4, sl, ip, r2
    625c:	ldc2l	0, cr15, [ip, #-28]	; 0xffffffe4
    6260:			; <UNDEFINED> instruction: 0x4641e7d7
    6264:	andcs	r4, r9, #40, 12	; 0x2800000
    6268:	ldc2l	0, cr15, [sl, #28]!
    626c:	tstcs	sl, r4, lsr #16
    6270:	stccs	6, cr4, [r0], {40}	; 0x28
    6274:	ldmdblt	r7, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    6278:	pop	{r1, ip, sp, pc}
    627c:	stmdbmi	r8, {r4, r5, r6, r7, r8, pc}
    6280:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
    6284:	stc2l	0, cr15, [ip, #28]!
    6288:			; <UNDEFINED> instruction: 0x2c006bb4
    628c:			; <UNDEFINED> instruction: 0x4628d1be
    6290:	andlt	r2, r2, sl, lsl #2
    6294:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6298:	ldclt	0, cr15, [lr, #-28]!	; 0xffffffe4
    629c:	andeq	ip, r0, r0, asr r4
    62a0:	ldrdeq	ip, [r0], -r2
    62a4:			; <UNDEFINED> instruction: 0x460eb5f0
    62a8:	addlt	r3, r5, ip, ror #2
    62ac:	andsle	r4, ip, sl, lsl #5
    62b0:	ldrdmi	pc, [r0], #134	; 0x86
    62b4:	ldmdbvs	r1!, {r2, r3, r6, r7, r8, ip, sp, pc}
    62b8:	stmdbcs	r1, {r0, r2, r8, fp, ip, sp}
    62bc:			; <UNDEFINED> instruction: 0xf013d827
    62c0:	strmi	r0, [r5], -r1, lsl #14
    62c4:			; <UNDEFINED> instruction: 0x2120d113
    62c8:			; <UNDEFINED> instruction: 0xf0074628
    62cc:	stmdavs	r1!, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}^
    62d0:	tstls	r3, r8, lsl #12
    62d4:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    62d8:	strmi	r9, [r2], -r3, lsl #18
    62dc:			; <UNDEFINED> instruction: 0xf0074628
    62e0:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    62e4:	mvnle	r2, r0, lsl #24
    62e8:	andlt	fp, r5, r7, asr r9
    62ec:	ldmdbmi	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    62f0:	ldrbtmi	r2, [r9], #-529	; 0xfffffdef
    62f4:	ldc2	0, cr15, [r4, #28]!
    62f8:	ldrdmi	pc, [r0], #134	; 0x86
    62fc:	mvnle	r2, r0, lsl #24
    6300:	tstcs	sl, r8, lsr #12
    6304:	pop	{r0, r2, ip, sp, pc}
    6308:			; <UNDEFINED> instruction: 0xf00740f0
    630c:	ldrmi	fp, [r1], -r5, lsl #26
    6310:	andcs	r4, r3, #48, 12	; 0x3000000
    6314:			; <UNDEFINED> instruction: 0xf8d2f005
    6318:	ldrtmi	r4, [r0], -r4, lsl #12
    631c:			; <UNDEFINED> instruction: 0xf96cf005
    6320:			; <UNDEFINED> instruction: 0xf44f4b07
    6324:	ldrbtmi	r7, [fp], #-463	; 0xfffffe31
    6328:	subeq	pc, r4, #-1073741824	; 0xc0000000
    632c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    6330:	andmi	lr, r0, sp, asr #19
    6334:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    6338:	blx	ffe42342 <fchmod@plt+0xffe4012a>
    633c:			; <UNDEFINED> instruction: 0x0000c3b6
    6340:	andeq	ip, r0, r6, ror r4
    6344:	andeq	ip, r0, lr, lsr r3
    6348:	strheq	ip, [r0], -r2
    634c:			; <UNDEFINED> instruction: 0x460eb5f0
    6350:	addlt	r3, r3, ip, ror #2
    6354:	andsle	r4, r9, sl, lsl #5
    6358:	ldrsbtmi	pc, [r4], r6	; <UNPREDICTABLE>
    635c:	ldmdbvs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
    6360:	stmdbcs	r3, {r1, r8, fp, ip, sp}
    6364:			; <UNDEFINED> instruction: 0xf013d824
    6368:	strmi	r0, [r5], -r1, lsl #14
    636c:			; <UNDEFINED> instruction: 0x2120d110
    6370:			; <UNDEFINED> instruction: 0xf0074628
    6374:	stmdavs	r1!, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}^
    6378:	strtmi	r2, [r8], -r1, lsl #6
    637c:	eoreq	pc, ip, #1073741824	; 0x40000000
    6380:			; <UNDEFINED> instruction: 0xf846f005
    6384:	stccs	8, cr6, [r0], {228}	; 0xe4
    6388:	ldmdblt	r7, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    638c:	ldcllt	0, cr11, [r0, #12]!
    6390:	andscs	r4, r1, #311296	; 0x4c000
    6394:			; <UNDEFINED> instruction: 0xf0074479
    6398:			; <UNDEFINED> instruction: 0xf8d6fd63
    639c:	stccs	0, cr4, [r0], {180}	; 0xb4
    63a0:	strtmi	sp, [r8], -r5, ror #3
    63a4:	andlt	r2, r3, sl, lsl #2
    63a8:	ldrhtmi	lr, [r0], #141	; 0x8d
    63ac:	ldclt	0, cr15, [r4], #28
    63b0:			; <UNDEFINED> instruction: 0x46304611
    63b4:			; <UNDEFINED> instruction: 0xf0052203
    63b8:	strmi	pc, [r4], -r1, lsl #17
    63bc:			; <UNDEFINED> instruction: 0xf0054630
    63c0:	blmi	244834 <fchmod@plt+0x24261c>
    63c4:			; <UNDEFINED> instruction: 0x11b7f240
    63c8:			; <UNDEFINED> instruction: 0xf103447b
    63cc:	blmi	186d14 <fchmod@plt+0x184afc>
    63d0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    63d4:	stmdami	r5, {lr}
    63d8:			; <UNDEFINED> instruction: 0xf0004478
    63dc:	svclt	0x0000fba7
    63e0:	andeq	ip, r0, r8, asr r3
    63e4:	ldrdeq	ip, [r0], -r4
    63e8:	andeq	ip, r0, ip, ror #5
    63ec:	andeq	ip, r0, r0, lsl r0
    63f0:	ldrlt	r0, [r0, #-2003]!	; 0xfffff82d
    63f4:	addlt	r4, r3, r4, lsl #12
    63f8:	strle	r4, [ip], #-1549	; 0xfffff9f3
    63fc:	strmi	r6, [r8], -r9, lsl #17
    6400:			; <UNDEFINED> instruction: 0xf7fb9101
    6404:	stmdbls	r1, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    6408:	strtmi	r4, [r0], -r2, lsl #12
    640c:	pop	{r0, r1, ip, sp, pc}
    6410:			; <UNDEFINED> instruction: 0xf0074030
    6414:	stmdavs	r9, {r0, r2, r5, r8, sl, fp, ip, sp, pc}^
    6418:	tstls	r1, r8, lsl #12
    641c:	ldc	7, cr15, [sl, #1004]!	; 0x3ec
    6420:	strmi	r9, [r2], -r1, lsl #18
    6424:			; <UNDEFINED> instruction: 0xf0074620
    6428:	stmdbmi	fp, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    642c:	strtmi	r2, [r0], -r2, lsl #4
    6430:			; <UNDEFINED> instruction: 0xf0074479
    6434:	stmiavs	r9!, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    6438:	tstls	r1, r8, lsl #12
    643c:	stc	7, cr15, [sl, #1004]!	; 0x3ec
    6440:	strmi	r9, [r2], -r1, lsl #18
    6444:			; <UNDEFINED> instruction: 0xf0074620
    6448:	strtmi	pc, [r0], -fp, lsl #26
    644c:	andlt	r2, r3, sl, lsl #2
    6450:	ldrhtmi	lr, [r0], -sp
    6454:	stcllt	0, cr15, [r0], #-28	; 0xffffffe4
    6458:	andeq	ip, r0, r4, asr #32
    645c:	push	{r0, r4, r8, r9, fp, lr}
    6460:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    6464:	addlt	r4, r2, r0, lsl ip
    6468:	ldrmi	r4, [r7], -r5, lsl #12
    646c:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    6470:	pkhtbmi	fp, r8, fp, asr #2
    6474:	movwcs	r9, #5120	; 0x1400
    6478:	ldrtmi	r6, [sl], -r6, ror #17
    647c:	strtmi	r4, [r8], -r1, asr #12
    6480:			; <UNDEFINED> instruction: 0xf85447b0
    6484:	blcs	160dc <fchmod@plt+0x13ec4>
    6488:	blvs	fff3ac60 <fchmod@plt+0xfff38a48>
    648c:			; <UNDEFINED> instruction: 0x4621b13c
    6490:	strtmi	r2, [r8], -r1, lsl #4
    6494:			; <UNDEFINED> instruction: 0xffacf7ff
    6498:	stccs	8, cr6, [r0], {36}	; 0x24
    649c:	strdlt	sp, [r2], -r7
    64a0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    64a4:	andeq	r0, r2, r2, asr #18
    64a8:	andeq	r0, r0, r8, lsl r2
    64ac:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    64b0:	mvnsmi	lr, sp, lsr #18
    64b4:			; <UNDEFINED> instruction: 0x461d4614
    64b8:	blmi	857d28 <fchmod@plt+0x855b10>
    64bc:	ldrbtmi	fp, [ip], #134	; 0x86
    64c0:	strmi	sl, [r6], -r2, lsl #30
    64c4:			; <UNDEFINED> instruction: 0xf85c4688
    64c8:	strtmi	r3, [r1], -r3
    64cc:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    64d0:			; <UNDEFINED> instruction: 0xf04f9305
    64d4:	movwcs	r0, #768	; 0x300
    64d8:	movwcc	lr, #10701	; 0x29cd
    64dc:			; <UNDEFINED> instruction: 0xf7ff9304
    64e0:			; <UNDEFINED> instruction: 0x4638ffbd
    64e4:	stc2l	0, cr15, [lr], {7}
    64e8:	ldrtmi	r9, [r1], -r4, lsl #16
    64ec:	mcr	7, 3, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    64f0:	blle	3504f8 <fchmod@plt+0x34e2e0>
    64f4:			; <UNDEFINED> instruction: 0xf0074638
    64f8:	bmi	4c597c <fchmod@plt+0x4c3764>
    64fc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    6500:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6504:	subsmi	r9, sl, r5, lsl #22
    6508:	andlt	sp, r6, r5, lsl r1
    650c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6510:	andcs	r4, r5, #212992	; 0x34000
    6514:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    6518:			; <UNDEFINED> instruction: 0xf7fb4478
    651c:			; <UNDEFINED> instruction: 0x4629ec58
    6520:	andls	r2, r1, r1, lsl #4
    6524:	stcls	6, cr4, [r1], {32}
    6528:			; <UNDEFINED> instruction: 0xffc8f004
    652c:	strmi	r4, [r1], -r2, asr #12
    6530:			; <UNDEFINED> instruction: 0xf0004620
    6534:			; <UNDEFINED> instruction: 0xf7fbfbe1
    6538:	svclt	0x0000ec56
    653c:	andeq	r0, r2, r6, ror #17
    6540:	andeq	r0, r0, r4, lsl #4
    6544:	andeq	r0, r2, r6, lsr #17
    6548:	andeq	ip, r0, sl, ror #3
    654c:	andeq	sp, r0, r4, asr #5
    6550:	svcmi	0x00f0e92d
    6554:	blmi	1172780 <fchmod@plt+0x1170568>
    6558:	smuadeq	r1, r2, r0
    655c:	strmi	r9, [r0], r1, lsl #2
    6560:	vstrmi.16	s9, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    6564:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    6568:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    656c:			; <UNDEFINED> instruction: 0xf04f9307
    6570:			; <UNDEFINED> instruction: 0xf04f0300
    6574:	stmib	sp, {r8, r9}^
    6578:	movwls	r3, #25348	; 0x6304
    657c:			; <UNDEFINED> instruction: 0xf8dfd152
    6580:	ldrbtmi	fp, [fp], #248	; 0xf8
    6584:	vst2.8	{d20,d22}, [pc :256]!
    6588:	andcs	r5, r0, #0, 6
    658c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    6590:	ldc	7, cr15, [lr, #-1004]!	; 0xfffffc14
    6594:	stmdacs	r0, {r2, r9, sl, lr}
    6598:			; <UNDEFINED> instruction: 0xf10dd15b
    659c:	vmlage.f16	s0, s8, s16	; <UNPREDICTABLE>
    65a0:			; <UNDEFINED> instruction: 0xf0044648
    65a4:	blmi	dc49c0 <fchmod@plt+0xdc27a8>
    65a8:	stmiapl	r9!, {r3, r6, r9, sl, lr}^
    65ac:			; <UNDEFINED> instruction: 0xf94af004
    65b0:	blcs	2d1c0 <fchmod@plt+0x2afa8>
    65b4:	blls	fda50 <fchmod@plt+0xfb838>
    65b8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    65bc:	beq	1b429d8 <fchmod@plt+0x1b407c0>
    65c0:			; <UNDEFINED> instruction: 0xf105b90f
    65c4:	ldrbmi	r0, [r1], -ip, lsr #20
    65c8:			; <UNDEFINED> instruction: 0xf0044628
    65cc:	rorlt	pc, r9, r8	; <UNPREDICTABLE>
    65d0:			; <UNDEFINED> instruction: 0x46294652
    65d4:			; <UNDEFINED> instruction: 0xf7ff4630
    65d8:	tstcs	sl, r1, asr #30	; <UNPREDICTABLE>
    65dc:			; <UNDEFINED> instruction: 0xf0074630
    65e0:			; <UNDEFINED> instruction: 0x4630fb9b
    65e4:	mcrr2	0, 0, pc, lr, cr7	; <UNPREDICTABLE>
    65e8:	strbmi	r9, [r1], -r6, lsl #16
    65ec:	stcl	7, cr15, [r0, #1004]!	; 0x3ec
    65f0:	blle	6d05f8 <fchmod@plt+0x6ce3e0>
    65f4:			; <UNDEFINED> instruction: 0xf0074630
    65f8:	blls	c539c <fchmod@plt+0xc3184>
    65fc:	adcmi	r3, r3, #16777216	; 0x1000000
    6600:			; <UNDEFINED> instruction: 0x4648dcd9
    6604:			; <UNDEFINED> instruction: 0xf924f004
    6608:			; <UNDEFINED> instruction: 0xf0074630
    660c:	bmi	785868 <fchmod@plt+0x783650>
    6610:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    6614:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6618:	subsmi	r9, sl, r7, lsl #22
    661c:	andlt	sp, r9, r3, lsr #2
    6620:	svchi	0x00f0e8bd
    6624:	ldrdlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6628:			; <UNDEFINED> instruction: 0xe7ab44fb
    662c:	andcs	r4, r5, #376832	; 0x5c000
    6630:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    6634:			; <UNDEFINED> instruction: 0xf7fb4478
    6638:	ldrbmi	lr, [r1], -sl, asr #23
    663c:	strmi	r2, [r4], -r1, lsl #4
    6640:			; <UNDEFINED> instruction: 0xf0044628
    6644:	blls	863d0 <fchmod@plt+0x841b8>
    6648:			; <UNDEFINED> instruction: 0x46024659
    664c:			; <UNDEFINED> instruction: 0xf0004620
    6650:	ldmdbmi	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    6654:	ldmdami	r0, {r0, r2, r9, sp}
    6658:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    665c:	bl	fedc4650 <fchmod@plt+0xfedc2438>
    6660:			; <UNDEFINED> instruction: 0xf0004659
    6664:			; <UNDEFINED> instruction: 0xf7fbfb49
    6668:	svclt	0x0000ebbe
    666c:	andeq	r0, r0, r4, lsl #4
    6670:	andeq	r0, r2, r0, asr #16
    6674:	andeq	r0, r2, lr, lsr r8
    6678:	andeq	sl, r0, r2, lsl #29
    667c:	ldrdeq	r0, [r2], -r2
    6680:	andeq	r0, r0, r0, lsl r2
    6684:	muleq	r2, r2, r7
    6688:	andeq	sl, r0, ip, lsl #22
    668c:	andeq	ip, r0, sl, lsr #2
    6690:	andeq	sp, r0, r8, lsr #3
    6694:	ldrdeq	ip, [r0], -r8
    6698:	andeq	sp, r0, r2, lsl #3
    669c:			; <UNDEFINED> instruction: 0x460db570
    66a0:	strmi	r2, [r6], -r1, lsl #2
    66a4:	blx	1ec46a0 <fchmod@plt+0x1ec2488>
    66a8:			; <UNDEFINED> instruction: 0xf7fd4604
    66ac:	stmiavs	r0!, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
    66b0:	ldrtmi	r4, [r1], -sl, lsr #12
    66b4:			; <UNDEFINED> instruction: 0xff4cf7ff
    66b8:	strtmi	r0, [r0], -fp, lsr #15
    66bc:			; <UNDEFINED> instruction: 0xf7fdd409
    66c0:			; <UNDEFINED> instruction: 0x4620faf7
    66c4:	blx	e446c2 <fchmod@plt+0xe424aa>
    66c8:	pop	{r5, r9, sl, lr}
    66cc:			; <UNDEFINED> instruction: 0xf7fd4070
    66d0:			; <UNDEFINED> instruction: 0xf7fdbb8b
    66d4:			; <UNDEFINED> instruction: 0x4620fab1
    66d8:	blx	ffac46d4 <fchmod@plt+0xffac24bc>
    66dc:			; <UNDEFINED> instruction: 0xf7fd4620
    66e0:	strtmi	pc, [r0], -fp, lsr #22
    66e4:	blx	fe0446e2 <fchmod@plt+0xfe0424ca>
    66e8:	pop	{r4, r5, r9, sl, lr}
    66ec:			; <UNDEFINED> instruction: 0xf7fe4070
    66f0:	svclt	0x0000bfe7
    66f4:	bmi	799370 <fchmod@plt+0x797158>
    66f8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    66fc:			; <UNDEFINED> instruction: 0x468043f0
    6700:	umulllt	r5, r9, fp, r8
    6704:	ldcmi	8, cr4, [ip], {27}
    6708:			; <UNDEFINED> instruction: 0xf8d34478
    670c:			; <UNDEFINED> instruction: 0xf0079000
    6710:	ldrbtmi	pc, [ip], #-4051	; 0xfffff02d	; <UNPREDICTABLE>
    6714:			; <UNDEFINED> instruction: 0xf0059007
    6718:	strmi	pc, [r5], -pc, lsr #20
    671c:			; <UNDEFINED> instruction: 0xf0074620
    6720:	strmi	pc, [r6], -fp, asr #31
    6724:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    6728:			; <UNDEFINED> instruction: 0xffc6f007
    672c:	andcs	r4, r5, #20, 18	; 0x50000
    6730:			; <UNDEFINED> instruction: 0x46074479
    6734:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    6738:	bl	124472c <fchmod@plt+0x1242514>
    673c:	strtmi	r4, [r0], -r2, lsl #12
    6740:			; <UNDEFINED> instruction: 0xf0074614
    6744:	blls	206630 <fchmod@plt+0x204418>
    6748:			; <UNDEFINED> instruction: 0xf8cd2101
    674c:	strls	r8, [r3], #-20	; 0xffffffec
    6750:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    6754:	strmi	r5, [r2], -r0, lsl #12
    6758:	bmi	2eaf70 <fchmod@plt+0x2e8d58>
    675c:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    6760:	stc	7, cr15, [r4], {251}	; 0xfb
    6764:	pop	{r0, r3, ip, sp, pc}
    6768:	svclt	0x000083f0
    676c:	andeq	r0, r2, ip, lsr #13
    6770:	andeq	r0, r0, ip, lsl #4
    6774:	strdeq	ip, [r0], -r0
    6778:	andeq	ip, r0, lr, ror #1
    677c:	andeq	ip, r0, r2, ror #1
    6780:	andeq	ip, r0, r0, ror #1
    6784:	andeq	sp, r0, r6, lsr #1
    6788:	strheq	ip, [r0], -sl
    678c:	andcs	r4, r5, #30720	; 0x7800
    6790:	mvnsmi	lr, #737280	; 0xb4000
    6794:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
    6798:	strmi	r4, [r8], r7, lsl #12
    679c:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
    67a0:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
    67a4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    67a8:			; <UNDEFINED> instruction: 0xf8d54c1b
    67ac:			; <UNDEFINED> instruction: 0xf7fb9000
    67b0:	ldrbtmi	lr, [ip], #-2830	; 0xfffff4f2
    67b4:	ldmdami	r9, {r1, r9, sl, lr}
    67b8:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    67bc:			; <UNDEFINED> instruction: 0xff7cf007
    67c0:			; <UNDEFINED> instruction: 0xf0059006
    67c4:			; <UNDEFINED> instruction: 0x4605f9d9
    67c8:			; <UNDEFINED> instruction: 0xf0074620
    67cc:			; <UNDEFINED> instruction: 0x4606ff75
    67d0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    67d4:			; <UNDEFINED> instruction: 0xff70f007
    67d8:	strtmi	r4, [r0], -r1, lsl #12
    67dc:			; <UNDEFINED> instruction: 0xf007460c
    67e0:	blls	1c6594 <fchmod@plt+0x1c437c>
    67e4:	bls	1cebf0 <fchmod@plt+0x1cc9d8>
    67e8:	andshi	pc, r4, sp, asr #17
    67ec:	strls	r9, [r2], #-1795	; 0xfffff8fd
    67f0:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    67f4:	strbmi	r4, [r8], -r4, lsl #13
    67f8:	andsgt	pc, r0, sp, asr #17
    67fc:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    6800:	pop	{r0, r3, ip, sp, pc}
    6804:	svclt	0x000083f0
    6808:	andeq	r0, r2, r0, lsl r6
    680c:	andeq	r0, r0, ip, lsl #4
    6810:	andeq	sp, r0, r8, lsr r0
    6814:	andeq	ip, r0, r6, lsl #1
    6818:	andeq	ip, r0, lr, asr #32
    681c:	andeq	ip, r0, lr, lsr r0
    6820:	andeq	ip, r0, r6, lsr r0
    6824:			; <UNDEFINED> instruction: 0x4604b510
    6828:	andcs	r4, r5, #81920	; 0x14000
    682c:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    6830:			; <UNDEFINED> instruction: 0xf7fb4478
    6834:	strtmi	lr, [r1], -ip, asr #21
    6838:			; <UNDEFINED> instruction: 0x4010e8bd
    683c:	svclt	0x0000e7a6
    6840:	andeq	ip, r0, r6, lsl r0
    6844:	andeq	ip, r0, ip, lsr #31
    6848:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    684c:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    6850:	mcrmi	4, 1, r4, cr8, cr12, {7}
    6854:	strmi	fp, [ip], -r6, lsl #1
    6858:	strls	r4, [r3], #-1538	; 0xfffff9fe
    685c:			; <UNDEFINED> instruction: 0xf85c4605
    6860:	stmdage	r4, {r1, r2, sp, lr}
    6864:	ldmdavs	r6!, {r0, r8, sp}
    6868:			; <UNDEFINED> instruction: 0xf04f9605
    686c:	strcs	r0, [r0], -r0, lsl #12
    6870:			; <UNDEFINED> instruction: 0xf7fb9604
    6874:	vmlsne.f64	d14, d22, d0
    6878:	bmi	7fd4dc <fchmod@plt+0x7fb2c4>
    687c:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    6880:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
    6884:	cmncc	r4, #20, 16	; 0x140000
    6888:	addsmi	r6, r8, #160, 18	; 0x280000
    688c:			; <UNDEFINED> instruction: 0xf7fbd001
    6890:			; <UNDEFINED> instruction: 0x61a5ea4c
    6894:	blmi	5d9104 <fchmod@plt+0x5d6eec>
    6898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    689c:	blls	16090c <fchmod@plt+0x15e6f4>
    68a0:	qsuble	r4, sl, r2
    68a4:	andlt	r4, r6, r0, lsr r6
    68a8:	bmi	5b5e70 <fchmod@plt+0x5b3c58>
    68ac:	orrpl	pc, r0, #1325400064	; 0x4f000000
    68b0:	ldrmi	r9, [r9], -r1, lsl #8
    68b4:	strls	r4, [r0, #-1146]	; 0xfffffb86
    68b8:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
    68bc:	strtmi	r2, [r0], -r1, lsl #4
    68c0:	b	12c48b4 <fchmod@plt+0x12c269c>
    68c4:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    68c8:			; <UNDEFINED> instruction: 0xf5b0681d
    68cc:	svclt	0x00b45f80
    68d0:			; <UNDEFINED> instruction: 0xf04f4606
    68d4:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    68d8:	andle	r4, r1, r0, lsr #5
    68dc:	b	9448d0 <fchmod@plt+0x9426b8>
    68e0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    68e4:			; <UNDEFINED> instruction: 0x61ab3374
    68e8:			; <UNDEFINED> instruction: 0xf7fbe7d4
    68ec:	svclt	0x0000ea7c
    68f0:	andeq	r0, r2, r4, asr r5
    68f4:	andeq	r0, r0, r4, lsl #4
    68f8:	andeq	r2, r2, r2, ror #19
    68fc:	andeq	r2, r2, sl, ror #19
    6900:	andeq	r0, r2, ip, lsl #10
    6904:			; <UNDEFINED> instruction: 0x000229b8
    6908:	muleq	r2, sl, r9
    690c:	andeq	r2, r2, sl, lsl #19
    6910:			; <UNDEFINED> instruction: 0x460db570
    6914:	rscslt	r4, r4, pc, asr #18
    6918:	strmi	r4, [r4], -pc, asr #20
    691c:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    6920:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6924:			; <UNDEFINED> instruction: 0xf04f9273
    6928:	tstlt	r3, r0, lsl #4
    692c:	stmibvs	r0, {r0, r8, fp, sp, lr}
    6930:	mcrmi	7, 2, r4, cr10, cr8, {4}
    6934:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    6938:	rsbsvs	r3, r3, r1, lsl #6
    693c:	svclt	0x00d82b03
    6940:	cfldr64le	mvdx9, [sp], {8}
    6944:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
    6948:	bmi	1197b3c <fchmod@plt+0x1195924>
    694c:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    6950:	andls	r6, r4, #1769472	; 0x1b0000
    6954:	movwls	r4, #10820	; 0x2a44
    6958:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    695c:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    6960:	blmi	10eb574 <fchmod@plt+0x10e935c>
    6964:	movwls	r4, #5243	; 0x147b
    6968:	mvnlt	r9, r6, lsl #22
    696c:	andls	r2, r7, #0, 4
    6970:	blge	1ed194 <fchmod@plt+0x1eaf7c>
    6974:	vstmdble	r5!, {s4}
    6978:	stmdbls	r8, {r1, r2, fp, ip, pc}
    697c:	andmi	r6, r1, r0, asr #18
    6980:	stmdals	r6, {r3, r8, ip, pc}
    6984:	stmibvs	r0, {r3, r8, fp, ip, pc}
    6988:	tstls	r8, r1, lsl #6
    698c:	blls	1acdac <fchmod@plt+0x1aab94>
    6990:	stmdbls	r1, {r2, r3, fp, sp, lr}
    6994:	andle	r4, r2, fp, lsl #5
    6998:			; <UNDEFINED> instruction: 0xf7fb9806
    699c:	strls	lr, [r6], #-2502	; 0xfffff63a
    69a0:	blcs	2d5c0 <fchmod@plt+0x2b3a8>
    69a4:	bmi	cfb134 <fchmod@plt+0xcf8f1c>
    69a8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69ac:	subsvs	r3, r3, r1, lsl #22
    69b0:	blmi	a5927c <fchmod@plt+0xa57064>
    69b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69b8:	blls	1ce0a28 <fchmod@plt+0x1cde810>
    69bc:	qdaddle	r4, sl, r7
    69c0:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
    69c4:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
    69c8:	sbceq	lr, r0, #2048	; 0x800
    69cc:			; <UNDEFINED> instruction: 0xb19a6892
    69d0:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    69d4:	bl	acdfc <fchmod@plt+0xaabe4>
    69d8:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    69dc:	andle	r4, fp, r9, lsl r2
    69e0:			; <UNDEFINED> instruction: 0xf7fba810
    69e4:			; <UNDEFINED> instruction: 0xb1d8e994
    69e8:	tstcs	r6, r9, lsl #16
    69ec:			; <UNDEFINED> instruction: 0xff90f7ff
    69f0:	ldrmi	r9, [sl], -r3, lsl #22
    69f4:	andsvs	r9, r3, r2, lsl #22
    69f8:	movwcc	r9, #6919	; 0x1b07
    69fc:	ldr	r9, [r7, r7, lsl #6]!
    6a00:	andcs	r4, r5, #491520	; 0x78000
    6a04:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
    6a08:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6a0c:	adcsvs	r3, r3, r1, lsl #6
    6a10:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a14:			; <UNDEFINED> instruction: 0xf7ff2100
    6a18:	andcs	pc, r0, #5, 30
    6a1c:	ldr	r9, [r1, r8, lsl #4]
    6a20:	blge	26d23c <fchmod@plt+0x26b024>
    6a24:	stmib	sp, {r0, r2, r3, ip, pc}^
    6a28:	andsvs	r0, r3, lr
    6a2c:	sfmls	f2, 4, [r6], {1}
    6a30:	andls	r9, r9, r7, lsl #18
    6a34:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
    6a38:	strbeq	lr, [r1], #2820	; 0xb04
    6a3c:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
    6a40:			; <UNDEFINED> instruction: 0x3120900c
    6a44:	bge	42b274 <fchmod@plt+0x42905c>
    6a48:	andls	r6, fp, #232, 18	; 0x3a0000
    6a4c:	strb	r4, [pc, r0, lsr #15]
    6a50:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a54:	andeq	r0, r2, r8, lsl #9
    6a58:	andeq	r0, r0, r4, lsl #4
    6a5c:	andeq	r2, r2, ip, lsr #18
    6a60:	andeq	r2, r2, r8, lsl r9
    6a64:			; <UNDEFINED> instruction: 0xfffffed3
    6a68:	andeq	r2, r2, r6, lsl #18
    6a6c:	andeq	r2, r2, r2, lsl #18
    6a70:	andeq	r2, r2, r8, lsl #18
    6a74:			; <UNDEFINED> instruction: 0x000228b8
    6a78:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    6a7c:	andeq	fp, r0, r4, asr lr
    6a80:	ldrdeq	ip, [r0], -r2
    6a84:			; <UNDEFINED> instruction: 0x4605b538
    6a88:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    6a8c:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
    6a90:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
    6a94:	cmpvs	r1, r3, lsr #17
    6a98:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
    6a9c:	tstle	r2, r0, lsl r2
    6aa0:	tstlt	r3, r3, lsr #18
    6aa4:	andsmi	r6, r5, #14811136	; 0xe20000
    6aa8:	blmi	2faed0 <fchmod@plt+0x2f8cb8>
    6aac:	addsmi	r4, ip, #2063597568	; 0x7b000000
    6ab0:	strtmi	sp, [r0], -lr
    6ab4:	ldrhtmi	lr, [r8], -sp
    6ab8:	ldmdblt	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6abc:			; <UNDEFINED> instruction: 0xf10469e0
    6ac0:	ldrmi	r0, [r8, r0, lsr #2]
    6ac4:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6ac8:	msreq	CPSR_, r4, lsl #2
    6acc:			; <UNDEFINED> instruction: 0xe7e74798
    6ad0:	svclt	0x0000bd38
    6ad4:	ldrdeq	r2, [r2], -r6
    6ad8:	andeq	r2, r2, r0, asr #15
    6adc:	strmi	r4, [r1], -sp, lsl #22
    6ae0:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    6ae4:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
    6ae8:	bfieq	r6, sl, #0, #4
    6aec:	svclt	0x00444620
    6af0:	stmib	r4, {r8, r9, sp}^
    6af4:			; <UNDEFINED> instruction: 0xf7ff3303
    6af8:	blmi	20672c <fchmod@plt+0x204514>
    6afc:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    6b00:	addsmi	r3, r8, #116, 6	; 0xd0000001
    6b04:			; <UNDEFINED> instruction: 0xf7fbd001
    6b08:			; <UNDEFINED> instruction: 0x4620e910
    6b0c:			; <UNDEFINED> instruction: 0x4010e8bd
    6b10:	stmdblt	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b14:	andeq	r2, r2, lr, ror r7
    6b18:	andeq	r2, r2, lr, ror #14
    6b1c:	strlt	r2, [r8, #-2]
    6b20:			; <UNDEFINED> instruction: 0xffdcf7ff
    6b24:			; <UNDEFINED> instruction: 0xf7fb2002
    6b28:	svclt	0x0000ea30
    6b2c:	strmi	fp, [r5], -r8, lsl #8
    6b30:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    6b34:	blge	472d74 <fchmod@plt+0x470b5c>
    6b38:	bmi	a5858c <fchmod@plt+0xa56374>
    6b3c:			; <UNDEFINED> instruction: 0xf853460e
    6b40:			; <UNDEFINED> instruction: 0xf8df4b04
    6b44:	strtmi	sl, [r0], -r0, lsr #1
    6b48:	ldrmi	r4, [r9], -r7, lsr #24
    6b4c:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    6b50:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
    6b54:	andls	r6, sp, #1179648	; 0x120000
    6b58:	andeq	pc, r0, #79	; 0x4f
    6b5c:			; <UNDEFINED> instruction: 0xf7ff930c
    6b60:	bmi	906534 <fchmod@plt+0x90431c>
    6b64:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
    6b68:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    6b6c:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6b70:	stc2	0, cr15, [r2, #28]!
    6b74:			; <UNDEFINED> instruction: 0xf004900b
    6b78:			; <UNDEFINED> instruction: 0x4604ffff
    6b7c:			; <UNDEFINED> instruction: 0xf0074650
    6b80:	pkhbtmi	pc, r0, fp, lsl #27	; <UNPREDICTABLE>
    6b84:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    6b88:	ldc2	0, cr15, [r6, #28]
    6b8c:	andcs	r4, r5, #442368	; 0x6c000
    6b90:	sxtab16mi	r4, r1, r9, ror #8
    6b94:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    6b98:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b9c:	ldrbmi	r4, [r0], -r2, lsl #12
    6ba0:			; <UNDEFINED> instruction: 0xf0074692
    6ba4:			; <UNDEFINED> instruction: 0xf8dffd89
    6ba8:	qaddcs	ip, ip, r1
    6bac:	ldrbtmi	r4, [ip], #2582	; 0xa16
    6bb0:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    6bb4:	ldrtmi	r4, [r8], -r6, lsl #13
    6bb8:	ldrdvc	pc, [r0], -ip
    6bbc:			; <UNDEFINED> instruction: 0xf8cd69bf
    6bc0:			; <UNDEFINED> instruction: 0xf8cde01c
    6bc4:			; <UNDEFINED> instruction: 0xf8cdb00c
    6bc8:	smladls	r8, r8, r0, sl
    6bcc:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6bd0:	strpl	lr, [r1], -sp, asr #19
    6bd4:			; <UNDEFINED> instruction: 0xf7fb9400
    6bd8:			; <UNDEFINED> instruction: 0xf7fbea4a
    6bdc:	svclt	0x0000eaf6
    6be0:	andeq	r0, r0, r4, lsl #4
    6be4:			; <UNDEFINED> instruction: 0x0000bcb4
    6be8:	andeq	r0, r2, r6, asr r2
    6bec:	andeq	r0, r2, r0, asr #4
    6bf0:	andeq	r0, r0, ip, lsl #4
    6bf4:	andeq	fp, r0, ip, lsl #25
    6bf8:	andeq	fp, r0, r2, lsl #25
    6bfc:	strdeq	fp, [r0], -ip
    6c00:	andeq	ip, r0, r6, asr #24
    6c04:			; <UNDEFINED> instruction: 0x000226b2
    6c08:	andeq	fp, r0, sl, ror #25
    6c0c:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
    6c10:	addlt	r4, r3, ip, ror r4
    6c14:	bllt	6e0ea8 <fchmod@plt+0x6dec90>
    6c18:	blcs	20cac <fchmod@plt+0x1ea94>
    6c1c:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
    6c20:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    6c24:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    6c28:	blmi	698a90 <fchmod@plt+0x696878>
    6c2c:	vpmin.s8	d20, d0, d10
    6c30:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
    6c34:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6c38:			; <UNDEFINED> instruction: 0xf7ff4478
    6c3c:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6c40:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
    6c44:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
    6c48:			; <UNDEFINED> instruction: 0x11bbf240
    6c4c:	bmi	5598a4 <fchmod@plt+0x55768c>
    6c50:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
    6c54:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    6c58:	strls	r4, [r0], #-1144	; 0xfffffb88
    6c5c:			; <UNDEFINED> instruction: 0xff66f7ff
    6c60:	andcs	r4, r5, #294912	; 0x48000
    6c64:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    6c68:			; <UNDEFINED> instruction: 0xf7fb4478
    6c6c:	stmdavs	r3!, {r4, r5, r7, fp, sp, lr, pc}
    6c70:			; <UNDEFINED> instruction: 0xf7ff6999
    6c74:	andcs	pc, r2, fp, lsl #27
    6c78:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c7c:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    6c80:	b	544c74 <fchmod@plt+0x542a5c>
    6c84:	andcs	r4, r5, #180224	; 0x2c000
    6c88:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    6c8c:			; <UNDEFINED> instruction: 0xe7ec4478
    6c90:	andeq	r2, r2, r0, asr r6
    6c94:	andeq	fp, r0, ip, asr #25
    6c98:	andeq	fp, r0, lr, lsr #27
    6c9c:	strdeq	fp, [r0], -r0
    6ca0:	strdeq	fp, [r0], -r2
    6ca4:	andeq	fp, r0, lr, lsl #27
    6ca8:	ldrdeq	fp, [r0], -r0
    6cac:	andeq	fp, r0, r6, asr ip
    6cb0:	andeq	ip, r0, r4, ror fp
    6cb4:	andeq	fp, r0, r6, asr ip
    6cb8:	andeq	ip, r0, r0, asr fp
    6cbc:	bmi	273d00 <fchmod@plt+0x271ae8>
    6cc0:	addlt	fp, r3, r0, lsl #10
    6cc4:	blmi	2310dc <fchmod@plt+0x22eec4>
    6cc8:			; <UNDEFINED> instruction: 0xf851447a
    6ccc:	ldmpl	r3, {r2, r8, r9, fp}^
    6cd0:	movwls	r6, #6171	; 0x181b
    6cd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6cd8:			; <UNDEFINED> instruction: 0xf7ff9100
    6cdc:			; <UNDEFINED> instruction: 0xf7fffdb5
    6ce0:	svclt	0x0000ff95
    6ce4:	ldrdeq	r0, [r2], -ip
    6ce8:	andeq	r0, r0, r4, lsl #4
    6cec:			; <UNDEFINED> instruction: 0xf7ffb508
    6cf0:			; <UNDEFINED> instruction: 0xf7fffdab
    6cf4:	svclt	0x0000ff8b
    6cf8:	bmi	733d3c <fchmod@plt+0x731b24>
    6cfc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    6d00:	addlt	fp, r9, r0, lsl #10
    6d04:	stcge	8, cr5, [sl], {211}	; 0xd3
    6d08:	movwls	r6, #30747	; 0x781b
    6d0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d10:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d14:	blpl	144e6c <fchmod@plt+0x142c54>
    6d18:	strls	r4, [r5], #-1569	; 0xfffff9df
    6d1c:	strtmi	r6, [r8], -r6, lsl #16
    6d20:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    6d24:	stcle	8, cr2, [r1], {-0}
    6d28:			; <UNDEFINED> instruction: 0xff70f7ff
    6d2c:	movwcs	r4, #3089	; 0xc11
    6d30:	ldrtmi	r9, [r0], -r6, lsl #6
    6d34:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    6d38:	movwls	r6, #14747	; 0x399b
    6d3c:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d40:	tstcs	r1, sp, lsl #20
    6d44:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    6d48:	stmdage	r6, {ip, pc}
    6d4c:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d50:	stclle	8, cr2, [r9]
    6d54:	blmi	260dec <fchmod@plt+0x25ebd4>
    6d58:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
    6d5c:	cmncc	r4, #2063597568	; 0x7b000000
    6d60:	mulle	r1, r8, r2
    6d64:	svc	0x00e0f7fa
    6d68:	ldrb	r6, [sp, r5, lsr #3]
    6d6c:	andeq	r0, r2, r6, lsr #1
    6d70:	andeq	r0, r0, r4, lsl #4
    6d74:	andeq	r2, r2, ip, lsr #10
    6d78:	andeq	fp, r0, r6, lsr #1
    6d7c:	andeq	r2, r2, r0, lsl r5
    6d80:	andscs	fp, ip, r8, lsl #10
    6d84:	stmia	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6d88:	bmi	273290 <fchmod@plt+0x271078>
    6d8c:	stmib	r0, {r8, sp}^
    6d90:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
    6d94:	andsvs	r6, r0, r1, lsl r8
    6d98:	stclt	0, cr6, [r8, #-4]
    6d9c:	andcs	r4, r5, #81920	; 0x14000
    6da0:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    6da4:			; <UNDEFINED> instruction: 0xf7fb4478
    6da8:			; <UNDEFINED> instruction: 0xf7ffe812
    6dac:	svclt	0x0000ffa5
    6db0:	andeq	r2, r2, lr, asr #9
    6db4:	andeq	fp, r0, r2, asr #23
    6db8:	andeq	ip, r0, r8, lsr sl
    6dbc:			; <UNDEFINED> instruction: 0x4615b570
    6dc0:	strmi	r4, [lr], -r4, lsl #12
    6dc4:			; <UNDEFINED> instruction: 0xffdcf7ff
    6dc8:	andcs	r4, r0, #4, 22	; 0x1000
    6dcc:	addsvs	r4, sl, fp, ror r4
    6dd0:	smlabtvs	r5, r6, r0, r6
    6dd4:	strcs	lr, [r1], #-2496	; 0xfffff640
    6dd8:	svclt	0x0000bd70
    6ddc:	muleq	r2, r4, r4
    6de0:			; <UNDEFINED> instruction: 0xf7ffb510
    6de4:	andcs	pc, r0, #820	; 0x334
    6de8:			; <UNDEFINED> instruction: 0x4c064b05
    6dec:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    6df0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    6df4:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
    6df8:	tstvs	r2, r2, lsl #8
    6dfc:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    6e00:	andeq	r2, r2, r2, ror r4
    6e04:			; <UNDEFINED> instruction: 0xfffff901
    6e08:			; <UNDEFINED> instruction: 0xfffffd27
    6e0c:	strdlt	fp, [r3], r0
    6e10:	ldrmi	r4, [r6], -pc, lsl #12
    6e14:			; <UNDEFINED> instruction: 0xf7ff4605
    6e18:	stcmi	15, cr15, [r6], {179}	; 0xb3
    6e1c:	andcs	r2, r0, #1073741824	; 0x40000000
    6e20:	adcvs	r4, r2, ip, ror r4
    6e24:	sbcvs	r9, r7, r1
    6e28:	stmib	r0, {r1, r2, r8, sp, lr}^
    6e2c:	andlt	r1, r3, r1, lsl #10
    6e30:	svclt	0x0000bdf0
    6e34:	andeq	r2, r2, r0, asr #8
    6e38:			; <UNDEFINED> instruction: 0x4605b538
    6e3c:	strmi	r2, [ip], -r8, lsr #32
    6e40:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e44:	bmi	3f344c <fchmod@plt+0x3f1234>
    6e48:	stmib	r0, {r8, r9, sp}^
    6e4c:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
    6e50:	ldmdavs	r1, {r0, r1, r7, sp, lr}
    6e54:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
    6e58:	tstvs	r3, r3, asr #32
    6e5c:	sbcvs	r6, r3, r1
    6e60:	movwcc	lr, #31168	; 0x79c0
    6e64:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
    6e68:	andcs	r4, r5, #7168	; 0x1c00
    6e6c:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    6e70:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    6e74:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
    6e78:	addsvs	r3, ip, r1, lsl #8
    6e7c:	svc	0x00a6f7fa
    6e80:			; <UNDEFINED> instruction: 0xff3af7ff
    6e84:	andeq	r2, r2, r2, lsl r4
    6e88:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    6e8c:	andeq	fp, r0, r6, lsl fp
    6e90:	andeq	ip, r0, r6, ror #18
    6e94:	svcmi	0x00f0e92d
    6e98:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
    6e9c:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
    6ea0:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    6ea4:	ldrmi	r9, [r0], ip, lsl #28
    6ea8:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    6eac:	streq	pc, [sl, #-262]	; 0xfffffefa
    6eb0:	beq	42ff4 <fchmod@plt+0x40ddc>
    6eb4:	strls	r6, [r1], #-2084	; 0xfffff7dc
    6eb8:	streq	pc, [r0], #-79	; 0xffffffb1
    6ebc:	adceq	r4, sp, r6, lsr ip
    6ec0:			; <UNDEFINED> instruction: 0x4628447c
    6ec4:	ldrdgt	pc, [r8], -r4
    6ec8:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    6ecc:	stcls	0, cr6, [sp], {163}	; 0xa3
    6ed0:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ed4:	eorsle	r2, sl, r0, lsl #16
    6ed8:	mvnscc	pc, pc, asr #32
    6edc:			; <UNDEFINED> instruction: 0xf1002300
    6ee0:	ldmdane	r2!, {r5, sl, fp}^
    6ee4:	andlt	pc, r8, r0, asr #17
    6ee8:	andls	pc, r4, r0, asr #17
    6eec:	andshi	pc, r0, r0, asr #17
    6ef0:	bicvs	r6, r6, r7, asr #1
    6ef4:	stmib	r0, {sl, ip, pc}^
    6ef8:	cmnlt	r6, r5, lsl #6
    6efc:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
    6f00:	strls	r3, [r0], #-1028	; 0xfffffbfc
    6f04:			; <UNDEFINED> instruction: 0xf8543a01
    6f08:			; <UNDEFINED> instruction: 0xf8413c04
    6f0c:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
    6f10:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
    6f14:	blmi	8581cc <fchmod@plt+0x855fb4>
    6f18:			; <UNDEFINED> instruction: 0xf8cc2200
    6f1c:	ldrbtmi	r2, [fp], #-0
    6f20:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
    6f24:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    6f28:	stmdbvs	r4!, {r4, r7, r9, lr}^
    6f2c:	cmpvs	r8, r4
    6f30:	ldmvs	sl, {r3, r4, ip, lr, pc}
    6f34:	addsvs	r3, sl, r1, lsl #20
    6f38:	blmi	5997a8 <fchmod@plt+0x597590>
    6f3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f40:	blls	60fb0 <fchmod@plt+0x5ed98>
    6f44:	qaddle	r4, sl, fp
    6f48:	pop	{r0, r1, ip, sp, pc}
    6f4c:	mrccs	15, 0, r8, cr4, cr0, {7}
    6f50:			; <UNDEFINED> instruction: 0xf7fbd815
    6f54:			; <UNDEFINED> instruction: 0xf8d0e83e
    6f58:	ldmdami	r3, {sp, pc}
    6f5c:			; <UNDEFINED> instruction: 0xe7bb4478
    6f60:	svc	0x0040f7fa
    6f64:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f68:	andcs	r4, r5, #16, 18	; 0x40000
    6f6c:			; <UNDEFINED> instruction: 0xf8c04479
    6f70:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
    6f74:			; <UNDEFINED> instruction: 0xf7fa4478
    6f78:			; <UNDEFINED> instruction: 0xf7ffef2a
    6f7c:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    6f80:	stmdami	sp, {r0, r2, r9, sp}
    6f84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6f88:	svc	0x0020f7fa
    6f8c:	mrc2	7, 5, pc, cr4, cr15, {7}
    6f90:	andeq	pc, r1, r2, lsl #30
    6f94:	andeq	r0, r0, r4, lsl #4
    6f98:	andeq	r2, r2, r0, lsr #7
    6f9c:	andeq	r2, r2, r2, asr #6
    6fa0:	andeq	r2, r2, r8, asr #6
    6fa4:	andeq	pc, r1, r8, ror #28
    6fa8:	andeq	r2, r2, r0, lsl r3
    6fac:	andeq	fp, r0, ip, lsl sl
    6fb0:	andeq	ip, r0, r8, ror #16
    6fb4:	andeq	fp, r0, r8, lsr #20
    6fb8:	andeq	ip, r0, r6, asr r8
    6fbc:	movwcs	fp, #1036	; 0x40c
    6fc0:	addlt	fp, r5, r0, lsr r5
    6fc4:	ldrd	pc, [r8], #-143	; 0xffffff71
    6fc8:			; <UNDEFINED> instruction: 0xf8dfac08
    6fcc:	ldrmi	ip, [sl], -r8, asr #32
    6fd0:			; <UNDEFINED> instruction: 0xf85444fe
    6fd4:			; <UNDEFINED> instruction: 0xf85e5b04
    6fd8:			; <UNDEFINED> instruction: 0xf8dcc00c
    6fdc:			; <UNDEFINED> instruction: 0xf8cdc000
    6fe0:			; <UNDEFINED> instruction: 0xf04fc00c
    6fe4:	stmib	sp, {sl, fp}^
    6fe8:	strls	r5, [r2], #-1024	; 0xfffffc00
    6fec:			; <UNDEFINED> instruction: 0xff52f7ff
    6ff0:	blmi	21981c <fchmod@plt+0x217604>
    6ff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ff8:	blls	e1068 <fchmod@plt+0xdee50>
    6ffc:	qaddle	r4, sl, r4
    7000:	pop	{r0, r2, ip, sp, pc}
    7004:	andlt	r4, r2, r0, lsr r0
    7008:			; <UNDEFINED> instruction: 0xf7fa4770
    700c:	svclt	0x0000eeec
    7010:	ldrdeq	pc, [r1], -r4
    7014:	andeq	r0, r0, r4, lsl #4
    7018:			; <UNDEFINED> instruction: 0x0001fdb0
    701c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    7020:	ldrbtmi	fp, [ip], #1328	; 0x530
    7024:	addlt	r4, r5, lr, lsl #26
    7028:			; <UNDEFINED> instruction: 0xf85cac08
    702c:	stmdavs	sp!, {r0, r2, ip, lr}
    7030:			; <UNDEFINED> instruction: 0xf04f9503
    7034:			; <UNDEFINED> instruction: 0xf8540500
    7038:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
    703c:	strls	r5, [r2], #-1024	; 0xfffffc00
    7040:			; <UNDEFINED> instruction: 0xff28f7ff
    7044:	blmi	199868 <fchmod@plt+0x197650>
    7048:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    704c:	blls	e10bc <fchmod@plt+0xdeea4>
    7050:	qaddle	r4, sl, r1
    7054:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    7058:	mcr	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    705c:	andeq	pc, r1, r2, lsl #27
    7060:	andeq	r0, r0, r4, lsl #4
    7064:	andeq	pc, r1, ip, asr sp	; <UNPREDICTABLE>
    7068:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    706c:	svclt	0x00183800
    7070:	ldrbmi	r2, [r0, -r1]!
    7074:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    7078:	ldcmi	0, cr11, [r5], {135}	; 0x87
    707c:	blmi	5718a8 <fchmod@plt+0x56f690>
    7080:			; <UNDEFINED> instruction: 0xf852447c
    7084:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    7088:	movwls	r6, #22555	; 0x581b
    708c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7090:	stmib	sp, {r8, r9, sp}^
    7094:	stmib	sp, {r0, r8, r9, sp}^
    7098:	cmplt	r0, r3, lsl #6
    709c:	subvs	r4, r3, r4, lsl #12
    70a0:	stmdage	r2, {r0, r8, r9, sp}
    70a4:			; <UNDEFINED> instruction: 0xf0066023
    70a8:	blls	146a04 <fchmod@plt+0x1447ec>
    70ac:	bmi	29f340 <fchmod@plt+0x29d128>
    70b0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    70b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    70b8:	subsmi	r9, sl, r5, lsl #22
    70bc:			; <UNDEFINED> instruction: 0xf04fd106
    70c0:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    70c4:			; <UNDEFINED> instruction: 0x4010e8bd
    70c8:	ldrbmi	fp, [r0, -r3]!
    70cc:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    70d0:	andeq	pc, r1, r4, lsr #26
    70d4:	andeq	r0, r0, r4, lsl #4
    70d8:	strdeq	pc, [r1], -r2
    70dc:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    70e0:	ldcmi	0, cr11, [r5], {135}	; 0x87
    70e4:	blmi	571910 <fchmod@plt+0x56f6f8>
    70e8:			; <UNDEFINED> instruction: 0xf852447c
    70ec:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    70f0:	movwls	r6, #22555	; 0x581b
    70f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    70f8:	stmib	sp, {r8, r9, sp}^
    70fc:	stmib	sp, {r0, r8, r9, sp}^
    7100:	cmplt	r0, r3, lsl #6
    7104:	subvs	r4, r3, r4, lsl #12
    7108:	stmdage	r2, {r1, r8, r9, sp}
    710c:			; <UNDEFINED> instruction: 0xf0066023
    7110:	blls	14699c <fchmod@plt+0x144784>
    7114:	bmi	29f3a8 <fchmod@plt+0x29d190>
    7118:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    711c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7120:	subsmi	r9, sl, r5, lsl #22
    7124:			; <UNDEFINED> instruction: 0xf04fd106
    7128:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    712c:			; <UNDEFINED> instruction: 0x4010e8bd
    7130:	ldrbmi	fp, [r0, -r3]!
    7134:	mrc	7, 2, APSR_nzcv, cr6, cr10, {7}
    7138:			; <UNDEFINED> instruction: 0x0001fcbc
    713c:	andeq	r0, r0, r4, lsl #4
    7140:	andeq	pc, r1, sl, lsl #25
    7144:	bmi	834184 <fchmod@plt+0x831f6c>
    7148:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    714c:	strdlt	fp, [r8], r0
    7150:			; <UNDEFINED> instruction: 0x460458d3
    7154:	ldmdavs	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
    7158:			; <UNDEFINED> instruction: 0xf04f9307
    715c:			; <UNDEFINED> instruction: 0xf7fa0300
    7160:			; <UNDEFINED> instruction: 0xf856ef38
    7164:	tstls	r1, r4, lsl #22
    7168:	ldrtmi	r6, [r8], -r7, lsl #16
    716c:	mcr	7, 7, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7170:	strmi	r9, [r2], -r1, lsl #18
    7174:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    7178:			; <UNDEFINED> instruction: 0xff52f004
    717c:	strls	r2, [r3], -r0, lsl #6
    7180:	movwcc	lr, #18893	; 0x49cd
    7184:	strmi	r9, [r5], -r6, lsl #6
    7188:	movwcs	fp, #8524	; 0x214c
    718c:	eorvs	r4, r3, r1, lsl #12
    7190:	ldrtmi	sl, [r2], -r4, lsl #16
    7194:			; <UNDEFINED> instruction: 0xf0066067
    7198:	blls	1c6914 <fchmod@plt+0x1c46fc>
    719c:	strtmi	r6, [r8], -r3, lsr #1
    71a0:	stcl	7, cr15, [r2, #1000]	; 0x3e8
    71a4:	blmi	2599d8 <fchmod@plt+0x2577c0>
    71a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    71ac:	blls	1e121c <fchmod@plt+0x1df004>
    71b0:	qaddle	r4, sl, r6
    71b4:	rscscc	pc, pc, pc, asr #32
    71b8:	pop	{r3, ip, sp, pc}
    71bc:	strdlt	r4, [r3], -r0
    71c0:			; <UNDEFINED> instruction: 0xf7fa4770
    71c4:	svclt	0x0000ee10
    71c8:	andeq	pc, r1, sl, asr ip	; <UNPREDICTABLE>
    71cc:	andeq	r0, r0, r4, lsl #4
    71d0:	andeq	fp, r0, r2, lsl #17
    71d4:	strdeq	pc, [r1], -ip
    71d8:			; <UNDEFINED> instruction: 0xf8dfb40e
    71dc:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
    71e0:	bge	1f33fc <fchmod@plt+0x1f11e4>
    71e4:	ldrbtmi	r4, [ip], #2839	; 0xb17
    71e8:			; <UNDEFINED> instruction: 0xf8524604
    71ec:	stmdage	r2, {r2, r8, r9, fp, ip}
    71f0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    71f4:	movwls	r6, #14363	; 0x381b
    71f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    71fc:			; <UNDEFINED> instruction: 0xf0009201
    7200:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    7204:	blcs	61494 <fchmod@plt+0x5f27c>
    7208:	tstle	r3, r2, lsl #18
    720c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    7210:	ldc2l	0, cr15, [r2, #16]!
    7214:			; <UNDEFINED> instruction: 0xf7fa9802
    7218:	bmi	342840 <fchmod@plt+0x340628>
    721c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7220:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7224:	subsmi	r9, sl, r3, lsl #22
    7228:	andlt	sp, r5, r8, lsl #2
    722c:			; <UNDEFINED> instruction: 0x4010e8bd
    7230:	ldrbmi	fp, [r0, -r3]!
    7234:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    7238:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    723c:	ldcl	7, cr15, [r2, #1000]	; 0x3e8
    7240:			; <UNDEFINED> instruction: 0x0001fbbe
    7244:	andeq	r0, r0, r4, lsl #4
    7248:	ldrdeq	sl, [r0], -lr
    724c:	andeq	pc, r1, r6, lsl #23
    7250:			; <UNDEFINED> instruction: 0x0000abb6
    7254:	movwcs	r6, #2186	; 0x88a
    7258:	stmdavs	ip, {r4, sl, ip, sp, pc}
    725c:	andvs	r6, fp, r4
    7260:	blmi	1453dc <fchmod@plt+0x1431c4>
    7264:	addvs	r6, fp, r2, lsl #1
    7268:	svclt	0x00004770
    726c:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    7270:	stmib	r0, {r2, r9, sl, lr}^
    7274:	stmvs	r0, {r8, sl, ip, lr}
    7278:	ldcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    727c:	ldclt	0, cr6, [r8, #-660]!	; 0xfffffd6c
    7280:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    7284:	ldrbtmi	r4, [ip], #2857	; 0xb29
    7288:	addslt	fp, sp, r0, lsr r5
    728c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    7290:	strmi	r4, [r4], -sp, lsl #12
    7294:	strbtmi	r4, [sl], -r1, lsl #12
    7298:	ldmdavs	fp, {r0, r1, sp}
    729c:			; <UNDEFINED> instruction: 0xf04f931b
    72a0:			; <UNDEFINED> instruction: 0xf7fa0300
    72a4:	andcc	lr, r1, sl, ror pc
    72a8:			; <UNDEFINED> instruction: 0xf7fad10e
    72ac:	stmdavs	r3, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    72b0:			; <UNDEFINED> instruction: 0xd1242b02
    72b4:	blmi	759b34 <fchmod@plt+0x75791c>
    72b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    72bc:	blls	6e132c <fchmod@plt+0x6df114>
    72c0:	tstle	sl, sl, asr r0
    72c4:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    72c8:	strtmi	r9, [r8], -r7, lsl #20
    72cc:			; <UNDEFINED> instruction: 0xf7fa9906
    72d0:	andcc	lr, r1, r4, ror lr
    72d4:	stmdbls	r4, {r0, r2, r3, r4, ip, lr, pc}
    72d8:	vld1.8	{d4-d6}, [r1 :128], r8
    72dc:			; <UNDEFINED> instruction: 0xf7fa4170
    72e0:	andcc	lr, r1, sl, asr #30
    72e4:	ldmdbmi	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    72e8:	ldmdami	r3, {r0, r2, r9, sp}
    72ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    72f0:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    72f4:			; <UNDEFINED> instruction: 0xf7ff4629
    72f8:			; <UNDEFINED> instruction: 0xf7fafcff
    72fc:	stmdbmi	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7300:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    7304:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7308:	stcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    730c:			; <UNDEFINED> instruction: 0xf7ff4621
    7310:	stmdbmi	ip, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    7314:	stmdami	ip, {r0, r2, r9, sp}
    7318:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    731c:	ldcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    7320:			; <UNDEFINED> instruction: 0xf7ff4629
    7324:	svclt	0x0000fce9
    7328:	andeq	pc, r1, lr, lsl fp	; <UNPREDICTABLE>
    732c:	andeq	r0, r0, r4, lsl #4
    7330:	andeq	pc, r1, ip, ror #21
    7334:	andeq	fp, r0, ip, ror #14
    7338:	andeq	ip, r0, lr, ror #9
    733c:	strdeq	fp, [r0], -ip
    7340:	ldrdeq	ip, [r0], -r6
    7344:	andeq	fp, r0, ip, lsl #14
    7348:	andeq	ip, r0, r2, asr #9
    734c:			; <UNDEFINED> instruction: 0x4617b5f0
    7350:	addslt	r4, sp, fp, lsr sl
    7354:			; <UNDEFINED> instruction: 0x46044b3b
    7358:			; <UNDEFINED> instruction: 0x4608447a
    735c:	tstcs	r0, lr, lsl #12
    7360:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7364:			; <UNDEFINED> instruction: 0xf04f931b
    7368:			; <UNDEFINED> instruction: 0xf0060300
    736c:			; <UNDEFINED> instruction: 0x4620fc9f
    7370:			; <UNDEFINED> instruction: 0xf7fa2100
    7374:	mcrne	13, 0, lr, cr5, cr10, {5}
    7378:			; <UNDEFINED> instruction: 0x466adb3d
    737c:	andcs	r4, r3, r9, lsr #12
    7380:	ldcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    7384:	blle	111138c <fchmod@plt+0x110f174>
    7388:			; <UNDEFINED> instruction: 0xf4039b04
    738c:			; <UNDEFINED> instruction: 0xf5b34370
    7390:	tstle	r5, r0, lsl #30
    7394:	movwcs	lr, #51677	; 0xc9dd
    7398:	tsteq	r3, r2, asr sl
    739c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    73a0:			; <UNDEFINED> instruction: 0x4611d01b
    73a4:			; <UNDEFINED> instruction: 0xf0064630
    73a8:	bls	3465b4 <fchmod@plt+0x34439c>
    73ac:			; <UNDEFINED> instruction: 0x462868b1
    73b0:	blx	ff8433d4 <fchmod@plt+0xff8411bc>
    73b4:	blle	e913bc <fchmod@plt+0xe8f1a4>
    73b8:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    73bc:	and	r6, ip, r3, lsr r0
    73c0:	andcs	r4, r5, #540672	; 0x84000
    73c4:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    73c8:			; <UNDEFINED> instruction: 0xf7fa4478
    73cc:	strtmi	lr, [r2], -r0, lsl #26
    73d0:	ldrtmi	r4, [r8], -r1, lsl #12
    73d4:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    73d8:	strtmi	r4, [r8], -r4, lsl #12
    73dc:	mrc	7, 7, APSR_nzcv, cr12, cr10, {7}
    73e0:	blmi	619c54 <fchmod@plt+0x617a3c>
    73e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73e8:	blls	6e1458 <fchmod@plt+0x6df240>
    73ec:	qsuble	r4, sl, r4
    73f0:	andslt	r4, sp, r0, lsr #12
    73f4:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    73f8:	ldmdami	r7, {r0, r2, r9, sp}
    73fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7400:	stcl	7, cr15, [r4], #1000	; 0x3e8
    7404:	strmi	r4, [r1], -r2, lsr #12
    7408:			; <UNDEFINED> instruction: 0xf7ff4638
    740c:			; <UNDEFINED> instruction: 0x4604fe9b
    7410:	ldmdbmi	r2, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7414:	ldmdami	r2, {r0, r2, r9, sp}
    7418:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    741c:	ldcl	7, cr15, [r6], {250}	; 0xfa
    7420:	strmi	r4, [r1], -r2, lsr #12
    7424:			; <UNDEFINED> instruction: 0xf7ff4638
    7428:	strmi	pc, [r4], -sp, lsl #29
    742c:	stmdbmi	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7430:	stmdami	sp, {r0, r2, r9, sp}
    7434:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7438:			; <UNDEFINED> instruction: 0xf7fae7f0
    743c:	svclt	0x0000ecd4
    7440:	andeq	pc, r1, ip, asr #20
    7444:	andeq	r0, r0, r4, lsl #4
    7448:	ldrdeq	fp, [r0], -lr
    744c:	andeq	ip, r0, r4, lsl r4
    7450:	andeq	pc, r1, r0, asr #19
    7454:	andeq	fp, r0, r8, lsl #13
    7458:	ldrdeq	ip, [r0], -lr
    745c:	andeq	fp, r0, ip, ror r6
    7460:	andeq	ip, r0, r2, asr #7
    7464:	andeq	fp, r0, ip, lsl #13
    7468:	andeq	ip, r0, r6, lsr #7
    746c:			; <UNDEFINED> instruction: 0x4616b570
    7470:	addlt	r4, lr, lr, lsl sl
    7474:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    7478:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    747c:			; <UNDEFINED> instruction: 0xf04f930d
    7480:	cdpne	3, 0, cr0, cr3, cr0, {0}
    7484:	bge	13e0f0 <fchmod@plt+0x13bed8>
    7488:	movwcs	r2, #8461	; 0x210d
    748c:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    7490:	stmib	sp, {r2, r8, r9, ip, pc}^
    7494:	movwcs	r4, #1286	; 0x506
    7498:	strmi	lr, [r8, #-2509]	; 0xfffff633
    749c:			; <UNDEFINED> instruction: 0xf7fa930a
    74a0:	andcc	lr, r1, ip, lsl #28
    74a4:	bmi	4fb50c <fchmod@plt+0x4f92f4>
    74a8:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    74ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    74b0:	subsmi	r9, sl, sp, lsl #22
    74b4:	andlt	sp, lr, lr, lsl #2
    74b8:	bmi	3f6a80 <fchmod@plt+0x3f4868>
    74bc:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    74c0:	movwls	r2, #8574	; 0x217e
    74c4:	blmi	3986b4 <fchmod@plt+0x39649c>
    74c8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    74cc:	ldrbtmi	r6, [fp], #-1024	; 0xfffffc00
    74d0:	blx	b454d6 <fchmod@plt+0xb432be>
    74d4:	stc	7, cr15, [r6], {250}	; 0xfa
    74d8:	andcs	r4, r5, #163840	; 0x28000
    74dc:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    74e0:			; <UNDEFINED> instruction: 0xf7fa4478
    74e4:			; <UNDEFINED> instruction: 0x4631ec74
    74e8:	stc2	7, cr15, [r6], {255}	; 0xff
    74ec:	andeq	pc, r1, lr, lsr #18
    74f0:	andeq	r0, r0, r4, lsl #4
    74f4:	strdeq	pc, [r1], -sl
    74f8:	andeq	fp, r0, r0, lsl r7
    74fc:	andeq	fp, r0, r0, lsr #12
    7500:	andeq	fp, r0, r2, lsl #12
    7504:	andeq	fp, r0, r6, lsr #12
    7508:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    750c:	ldmib	r1, {r0, r1, r3, fp, sp, lr}^
    7510:	ldmdavs	r8, {r0, r9, ip}
    7514:	svclt	0x00aaf7ff
    7518:	strdlt	fp, [fp], r0
    751c:			; <UNDEFINED> instruction: 0x460d4c1d
    7520:			; <UNDEFINED> instruction: 0x466a4b1d
    7524:	tstcs	ip, ip, ror r4
    7528:	strcs	r2, [r0, -r0, lsl #12]
    752c:	strcs	r5, [r0], #-2275	; 0xfffff71d
    7530:	movwls	r6, #38939	; 0x981b
    7534:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7538:	stmib	sp, {r0, r8, r9, sp}^
    753c:	movwls	r6, #1794	; 0x702
    7540:	strvs	lr, [r4, -sp, asr #19]
    7544:			; <UNDEFINED> instruction: 0xf7fa9406
    7548:			; <UNDEFINED> instruction: 0x3001edb8
    754c:			; <UNDEFINED> instruction: 0xf9bdd016
    7550:	blcs	53558 <fchmod@plt+0x51340>
    7554:	qadd16mi	fp, r0, r8
    7558:	bmi	43b584 <fchmod@plt+0x43936c>
    755c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    7560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7564:	subsmi	r9, sl, r9, lsl #22
    7568:	andlt	sp, fp, r2, lsl r1
    756c:	stcls	13, cr11, [r6, #-960]	; 0xfffffc40
    7570:	stc	7, cr15, [r4, #-1000]	; 0xfffffc18
    7574:	svclt	0x00181a28
    7578:	strb	r2, [lr, r1]!
    757c:	andcs	r4, r5, #8, 18	; 0x20000
    7580:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    7584:			; <UNDEFINED> instruction: 0xf7fa4478
    7588:	strtmi	lr, [r9], -r2, lsr #24
    758c:	blx	fe5c5592 <fchmod@plt+0xfe5c337a>
    7590:	stc	7, cr15, [r8], #-1000	; 0xfffffc18
    7594:	andeq	pc, r1, r0, lsl #17
    7598:	andeq	r0, r0, r4, lsl #4
    759c:	andeq	pc, r1, r6, asr #16
    75a0:	muleq	r0, r6, r5
    75a4:	andeq	ip, r0, r8, asr r2
    75a8:	mvnsmi	lr, #737280	; 0xb4000
    75ac:	ldrmi	r4, [r5], -lr, lsl #12
    75b0:	bmi	ad8dfc <fchmod@plt+0xad6be4>
    75b4:	blmi	ad8e38 <fchmod@plt+0xad6c20>
    75b8:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    75bc:	stmdavs	r0, {r2, r9, sl, lr}
    75c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    75c4:			; <UNDEFINED> instruction: 0xf04f58d3
    75c8:	ldmdavs	fp, {r8, fp}
    75cc:			; <UNDEFINED> instruction: 0xf04f930b
    75d0:			; <UNDEFINED> instruction: 0xf0000300
    75d4:	cdpcs	13, 0, cr15, cr1, cr5, {0}
    75d8:	bge	a1660 <fchmod@plt+0x9f448>
    75dc:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    75e0:	tstcs	lr, ip, lsl #30
    75e4:	movwls	r2, #8461	; 0x210d
    75e8:	stmib	sp, {r8, r9, sp}^
    75ec:	stmib	sp, {r2, r8, fp, pc}^
    75f0:	movwls	r8, #35078	; 0x8906
    75f4:	stcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    75f8:	tstle	r9, r1
    75fc:	stcl	7, cr15, [r8], #1000	; 0x3e8
    7600:	stmdavs	r3, {r0, r2, r9, sp}
    7604:			; <UNDEFINED> instruction: 0xf0333b0b
    7608:	tstle	r8, r2, lsl #6
    760c:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    7610:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7614:	bl	ff6c5604 <fchmod@plt+0xff6c33ec>
    7618:			; <UNDEFINED> instruction: 0xf7ff4639
    761c:	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    7620:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    7624:			; <UNDEFINED> instruction: 0xf7fa4478
    7628:			; <UNDEFINED> instruction: 0x4639ebd2
    762c:	blx	1945632 <fchmod@plt+0x194341a>
    7630:			; <UNDEFINED> instruction: 0x46234811
    7634:			; <UNDEFINED> instruction: 0xf04f2203
    7638:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    763c:	strls	r9, [r0, #-1793]	; 0xfffff8ff
    7640:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    7644:	blmi	1d9e80 <fchmod@plt+0x1d7c68>
    7648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    764c:	blls	2e16bc <fchmod@plt+0x2df4a4>
    7650:	qaddle	r4, sl, r2
    7654:	pop	{r0, r2, r3, ip, sp, pc}
    7658:			; <UNDEFINED> instruction: 0xf7fa83f0
    765c:	svclt	0x0000ebc4
    7660:	andeq	pc, r1, sl, ror #15
    7664:	andeq	r0, r0, r4, lsl #4
    7668:	andeq	fp, r0, r0, lsr r5
    766c:	andeq	ip, r0, sl, asr #3
    7670:	andeq	fp, r0, lr, lsr r5
    7674:			; <UNDEFINED> instruction: 0x0000c1b8
    7678:			; <UNDEFINED> instruction: 0xfffffecf
    767c:	andeq	pc, r1, ip, asr r7	; <UNPREDICTABLE>
    7680:	blmi	d59f58 <fchmod@plt+0xd57d40>
    7684:	push	{r1, r3, r4, r5, r6, sl, lr}
    7688:	strdlt	r4, [sl], r0
    768c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7690:			; <UNDEFINED> instruction: 0xf04f9309
    7694:	stmdacs	r0, {r8, r9}
    7698:	qaddcs	sp, r0, r0
    769c:			; <UNDEFINED> instruction: 0xf7fa4607
    76a0:	cdpne	12, 0, cr14, cr4, cr4, {1}
    76a4:			; <UNDEFINED> instruction: 0xf8dfdb40
    76a8:	andcs	r8, r5, #180	; 0xb4
    76ac:			; <UNDEFINED> instruction: 0xf04f492c
    76b0:	ldrbtmi	r3, [r8], #2815	; 0xaff
    76b4:	blcc	37f8 <fchmod@plt+0x15e0>
    76b8:			; <UNDEFINED> instruction: 0x46404479
    76bc:	bl	fe1c56ac <fchmod@plt+0xfe1c3494>
    76c0:	blx	dc36cc <fchmod@plt+0xdc14b4>
    76c4:	ldrmi	r2, [r1], -r0, lsl #4
    76c8:	stmib	sp, {r1, r2, r8, r9, fp, sp, pc}^
    76cc:	movwls	sl, #19202	; 0x4b02
    76d0:	strmi	r2, [r6], -r1, lsl #6
    76d4:	stmib	sp, {r1, sp}^
    76d8:	movwcs	r3, #16384	; 0x4000
    76dc:			; <UNDEFINED> instruction: 0xf0064620
    76e0:			; <UNDEFINED> instruction: 0x4605fed7
    76e4:			; <UNDEFINED> instruction: 0xf0014630
    76e8:	strtmi	pc, [r0], -pc, asr #21
    76ec:	ldcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    76f0:	blle	292af8 <fchmod@plt+0x2908e0>
    76f4:	blmi	619f68 <fchmod@plt+0x617d50>
    76f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    76fc:	blls	26176c <fchmod@plt+0x25f554>
    7700:	qsuble	r4, sl, r5
    7704:	pop	{r1, r3, ip, sp, pc}
    7708:	stcls	13, cr8, [r7], {240}	; 0xf0
    770c:	rscsle	r2, r1, r0, lsr #24
    7710:	mrrc	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    7714:	andcs	r4, r5, #20, 18	; 0x50000
    7718:	andvs	r4, r4, r9, ror r4
    771c:			; <UNDEFINED> instruction: 0xf7fa4640
    7720:			; <UNDEFINED> instruction: 0x4639eb56
    7724:	blx	ffa45728 <fchmod@plt+0xffa43510>
    7728:	andcs	r4, r5, #16, 18	; 0x40000
    772c:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    7730:			; <UNDEFINED> instruction: 0xf7fa4478
    7734:	ldrtmi	lr, [r9], -ip, asr #22
    7738:	blx	ff7c573c <fchmod@plt+0xff7c3524>
    773c:	bicscs	r4, r1, sp, lsl #20
    7740:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
    7744:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    7748:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    774c:			; <UNDEFINED> instruction: 0xf9eef7ff
    7750:	bl	1245740 <fchmod@plt+0x1243528>
    7754:	andeq	pc, r1, r0, lsr #14
    7758:	andeq	r0, r0, r4, lsl #4
    775c:	andeq	ip, r0, sl, lsr #2
    7760:	andeq	fp, r0, r4, ror #9
    7764:	andeq	pc, r1, ip, lsr #13
    7768:	muleq	r0, r8, r4
    776c:	andeq	fp, r0, sl, asr r4
    7770:	andeq	ip, r0, ip, lsr #1
    7774:	muleq	r0, r0, r4
    7778:	andeq	fp, r0, lr, lsr #8
    777c:	muleq	r0, lr, r3
    7780:	movwcs	fp, #1336	; 0x538
    7784:	cmnlt	r1, r3
    7788:	strmi	r4, [ip], -r5, lsl #12
    778c:			; <UNDEFINED> instruction: 0xf0002008
    7790:	stmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    7794:	andvs	r6, r2, r3, ror #16
    7798:	subvs	r6, r3, r4, lsr #16
    779c:	stccs	0, cr6, [r0], {40}	; 0x28
    77a0:	ldfltd	f5, [r8, #-976]!	; 0xfffffc30
    77a4:	stmdavs	r0, {r1, r9, sl, lr}
    77a8:			; <UNDEFINED> instruction: 0x4604b510
    77ac:	ldmib	r0, {r5, r8, ip, sp, pc}^
    77b0:	andsvs	r1, r1, r0, lsl #8
    77b4:	b	fee457a4 <fchmod@plt+0xfee4358c>
    77b8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    77bc:			; <UNDEFINED> instruction: 0x4604b538
    77c0:	ldrmi	r6, [r8], -r3, lsr #16
    77c4:	ldmib	r3, {r0, r1, r4, r5, r8, ip, sp, pc}^
    77c8:	eorvs	r2, r2, r0, lsl #10
    77cc:	b	feb457bc <fchmod@plt+0xfeb435a4>
    77d0:	mvnsle	r2, r0, lsl #26
    77d4:	svclt	0x0000bd38
    77d8:			; <UNDEFINED> instruction: 0x4604b510
    77dc:			; <UNDEFINED> instruction: 0xf0002004
    77e0:	stmiavs	r3!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    77e4:	ldclt	0, cr6, [r0, #-12]
    77e8:	stmdavs	r0, {r0, r1, r9, sl, lr}
    77ec:	ldmib	r0, {r4, r8, ip, sp, pc}^
    77f0:	andsvs	r2, sl, r0
    77f4:	svclt	0x00004770
    77f8:	blt	fe5457e8 <fchmod@plt+0xfe5435d0>
    77fc:	andcs	r4, r0, #12, 16	; 0xc0000
    7800:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
    7804:			; <UNDEFINED> instruction: 0xf500b410
    7808:	ldrbtmi	r2, [r9], #-1151	; 0xfffffb81
    780c:			; <UNDEFINED> instruction: 0xf6043804
    7810:			; <UNDEFINED> instruction: 0xf85074e8
    7814:	teqlt	r3, r4, lsl #30
    7818:	andcs	lr, r6, #3194880	; 0x30c000
    781c:	andne	lr, r8, #3194880	; 0x30c000
    7820:	blcs	21894 <fchmod@plt+0x1f67c>
    7824:	adcmi	sp, r0, #248, 2	; 0x3e
    7828:			; <UNDEFINED> instruction: 0xf85dd1f3
    782c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    7830:	andeq	r2, r2, r2, ror #21
    7834:	andeq	r9, r0, r6, asr sp
    7838:	tstcs	r0, r7, lsl #22
    783c:			; <UNDEFINED> instruction: 0xf503447b
    7840:	blcc	110244 <fchmod@plt+0x10e02c>
    7844:	rscvc	pc, r8, #2097152	; 0x200000
    7848:	svcne	0x0004f843
    784c:			; <UNDEFINED> instruction: 0xd1fb4293
    7850:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    7854:			; <UNDEFINED> instruction: 0x47706019
    7858:	andeq	r2, r2, r8, lsr #21
    785c:	andeq	r2, r2, lr, lsl #21
    7860:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    7864:			; <UNDEFINED> instruction: 0x47706818
    7868:	andeq	r2, r2, lr, ror sl
    786c:	mvnsmi	lr, #737280	; 0xb4000
    7870:	strmi	fp, [lr], -r3, lsl #1
    7874:			; <UNDEFINED> instruction: 0xf0024607
    7878:			; <UNDEFINED> instruction: 0xf64ffdf3
    787c:			; <UNDEFINED> instruction: 0xf2c074fb
    7880:	strmi	r0, [r5], -r3, lsl #8
    7884:	stc2l	0, cr15, [r6], #-16
    7888:	movweq	pc, #4682	; 0x124a	; <UNPREDICTABLE>
    788c:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    7890:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    7894:	andcc	pc, r0, #166912	; 0x28c00
    7898:	blx	10a9ea <fchmod@plt+0x1087d2>
    789c:			; <UNDEFINED> instruction: 0xf8510312
    78a0:	bl	57934 <fchmod@plt+0x5571c>
    78a4:	ldmdblt	ip, {r0, r1, r7, fp}
    78a8:	stmdavs	r3!, {r0, r4, sp, lr, pc}
    78ac:			; <UNDEFINED> instruction: 0x461cb173
    78b0:	stmdavc	r2, {r5, r6, fp, sp, lr}
    78b4:	cmple	fp, pc, lsr #20
    78b8:	strtmi	r3, [r9], -r1
    78bc:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78c0:	mvnsle	r2, r0, lsl #16
    78c4:	andlt	r4, r3, r0, lsr #12
    78c8:	mvnshi	lr, #12386304	; 0xbd0000
    78cc:			; <UNDEFINED> instruction: 0xf01646a0
    78d0:			; <UNDEFINED> instruction: 0xd12f0902
    78d4:	adcmi	r2, pc, #40	; 0x28
    78d8:	strcs	fp, [r0], -ip, lsr #30
    78dc:	streq	pc, [r1], -r6
    78e0:	blx	feb438ea <fchmod@plt+0xfeb416d2>
    78e4:			; <UNDEFINED> instruction: 0xf8c04604
    78e8:	bllt	11ab910 <fchmod@plt+0x11a96f8>
    78ec:			; <UNDEFINED> instruction: 0xf7fa4628
    78f0:	andcc	lr, r2, r2, asr fp
    78f4:	blx	fe8c38fe <fchmod@plt+0xfe8c16e6>
    78f8:	strtmi	r2, [r9], -pc, lsr #6
    78fc:			; <UNDEFINED> instruction: 0xf8004606
    7900:			; <UNDEFINED> instruction: 0xf7fa3b01
    7904:	ldrdvs	lr, [r6], #-170	; 0xffffff56	; <UNPREDICTABLE>
    7908:	movwcs	r4, #2071	; 0x817
    790c:	ldrbtmi	r4, [r8], #-2327	; 0xfffff6e9
    7910:	ldrbtmi	r6, [r9], #-419	; 0xfffffe5d
    7914:	stmdavs	r2, {r0, r1, r5, sp, lr}
    7918:	andcc	r6, r1, #268435458	; 0x10000002
    791c:	movwcc	lr, #14788	; 0x39c4
    7920:	strtmi	r6, [r0], -r2
    7924:	rsbvs	r6, r3, #-1073741768	; 0xc0000038
    7928:			; <UNDEFINED> instruction: 0xf8c86163
    792c:	andlt	r4, r3, r0
    7930:	mvnshi	lr, #12386304	; 0xbd0000
    7934:	strtmi	r2, [r0], -r0, lsl #8
    7938:	pop	{r0, r1, ip, sp, pc}
    793c:			; <UNDEFINED> instruction: 0xf81583f0
    7940:	blcs	bd694c <fchmod@plt+0xbd4734>
    7944:			; <UNDEFINED> instruction: 0xf105bf04
    7948:	strdvs	r3, [r5], #-95	; 0xffffffa1
    794c:	ldrb	sp, [fp, lr, asr #3]
    7950:	cmpcs	ip, r7, lsl #22
    7954:	andls	r4, r0, r7, lsl #20
    7958:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    795c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7960:			; <UNDEFINED> instruction: 0xf8e4f7ff
    7964:	andeq	r2, r2, r2, asr sl
    7968:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    796c:	andeq	r9, r0, lr, asr #24
    7970:	muleq	r0, r4, r2
    7974:	andeq	fp, r0, r4, ror r3
    7978:			; <UNDEFINED> instruction: 0x0000b2ba
    797c:	svcmi	0x00f0e92d
    7980:	mcrrmi	6, 0, r4, ip, cr7
    7984:	blhi	c2e40 <fchmod@plt+0xc0c28>
    7988:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    798c:	addseq	fp, fp, r5, lsl #1
    7990:			; <UNDEFINED> instruction: 0xf0001c58
    7994:	stmdavs	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    7998:	svclt	0x00a22a00
    799c:	bl	fda4 <fchmod@plt+0xdb8c>
    79a0:	svcne	0x00030282
    79a4:	blle	d93ac <fchmod@plt+0xd7194>
    79a8:	svcne	0x0004f843
    79ac:			; <UNDEFINED> instruction: 0xd1fb429a
    79b0:	stclmi	3, cr2, [r1, #-0]
    79b4:			; <UNDEFINED> instruction: 0x469a461e
    79b8:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    79bc:			; <UNDEFINED> instruction: 0xf5059302
    79c0:	blmi	f91fc4 <fchmod@plt+0xf8fdac>
    79c4:			; <UNDEFINED> instruction: 0xf8df3d04
    79c8:			; <UNDEFINED> instruction: 0xf609b0f8
    79cc:	ldrbtmi	r7, [fp], #-2536	; 0xfffff618
    79d0:	mcr	4, 0, r4, cr8, cr11, {7}
    79d4:			; <UNDEFINED> instruction: 0xf8553a10
    79d8:	bcs	135f0 <fchmod@plt+0x113d8>
    79dc:	strcs	sp, [r0], #-90	; 0xffffffa6
    79e0:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    79e4:	mvnsle	r2, r0, lsl #20
    79e8:	tstcs	r1, r3, asr r6
    79ec:			; <UNDEFINED> instruction: 0x4638465a
    79f0:	strmi	r9, [lr], #-1024	; 0xfffffc00
    79f4:	bl	ec59e4 <fchmod@plt+0xec37cc>
    79f8:	bl	212a04 <fchmod@plt+0x2107ec>
    79fc:	svclt	0x001e0184
    7a00:	movwcc	r9, #6915	; 0x1b03
    7a04:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    7a08:			; <UNDEFINED> instruction: 0xf10a45a9
    7a0c:			; <UNDEFINED> instruction: 0xf1020a01
    7a10:	andvs	r0, sl, r1, lsl #4
    7a14:	blmi	afc198 <fchmod@plt+0xaf9f80>
    7a18:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7a1c:	svclt	0x00c82c00
    7a20:	orreq	lr, r4, #8, 22	; 0x2000
    7a24:	sub	sp, r2, r2, lsl #24
    7a28:	andle	r3, r3, r1, lsl #24
    7a2c:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    7a30:	rscsle	r2, r9, r0, lsl #20
    7a34:			; <UNDEFINED> instruction: 0x9090f8df
    7a38:	streq	lr, [r4, #2824]	; 0xb08
    7a3c:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    7a40:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    7a44:	strbmi	r4, [sl], -r3, lsr #12
    7a48:	tstcs	r1, r1, lsl #24
    7a4c:			; <UNDEFINED> instruction: 0x96004638
    7a50:	bl	345a40 <fchmod@plt+0x343828>
    7a54:	mvnsle	r1, r3, ror #24
    7a58:	bmi	7193b8 <fchmod@plt+0x7171a0>
    7a5c:	blls	8fe68 <fchmod@plt+0x8dc50>
    7a60:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    7a64:	bl	c5a54 <fchmod@plt+0xc383c>
    7a68:	bmi	66e67c <fchmod@plt+0x66c464>
    7a6c:	ldrtmi	r2, [r8], -r1, lsl #2
    7a70:	movwls	r4, #1146	; 0x47a
    7a74:			; <UNDEFINED> instruction: 0xf7fa4633
    7a78:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    7a7c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7a80:	blx	fe443a88 <fchmod@plt+0xfe441870>
    7a84:	andlt	r4, r5, r0, asr #12
    7a88:	blhi	c2d84 <fchmod@plt+0xc0b6c>
    7a8c:	svcmi	0x00f0e8bd
    7a90:	stmdblt	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a94:	tstcs	r1, r2, lsl #24
    7a98:	ldrbmi	r9, [r3], -r0, lsl #4
    7a9c:	bcs	443304 <fchmod@plt+0x4410ec>
    7aa0:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    7aa4:			; <UNDEFINED> instruction: 0xf7fa9402
    7aa8:	strbmi	lr, [r1], -r2, ror #21
    7aac:	blle	ff541960 <fchmod@plt+0xff53f748>
    7ab0:	svclt	0x0000e7c0
    7ab4:	andeq	r2, r2, r8, asr r9
    7ab8:	andeq	r2, r2, sl, lsr #18
    7abc:	andeq	fp, r0, sl, ror #4
    7ac0:	andeq	fp, r0, r8, ror #4
    7ac4:	andeq	r2, r2, r8, asr #17
    7ac8:	andeq	fp, r0, sl, ror #4
    7acc:	strdeq	fp, [r0], -r2
    7ad0:	andeq	fp, r0, r0, lsl #4
    7ad4:	andeq	fp, r0, sl, lsl r2
    7ad8:	andcs	fp, r8, r8, lsl #10
    7adc:			; <UNDEFINED> instruction: 0xf958f000
    7ae0:	stmib	r0, {r9, sp}^
    7ae4:	sfmlt	f2, 4, [r8, #-0]
    7ae8:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    7aec:	stmdavs	r3, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
    7af0:	ldrbtvc	pc, [sl], #1615	; 0x64f	; <UNPREDICTABLE>
    7af4:	vqdmlal.s<illegal width 8>	q10, d0, d13
    7af8:	addseq	r0, sl, r3, lsl #8
    7afc:	bcc	118ce8 <fchmod@plt+0x116ad0>
    7b00:	and	r4, r4, r1, lsl r4
    7b04:	svccs	0x0004f851
    7b08:	movwcs	lr, #2496	; 0x9c0
    7b0c:	adcmi	fp, r3, #950272	; 0xe8000
    7b10:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    7b14:			; <UNDEFINED> instruction: 0x4628ddf6
    7b18:			; <UNDEFINED> instruction: 0x4770bc30
    7b1c:	ldmdavs	r3, {r1, r3, r5, r9, sl, lr}
    7b20:	andvs	r4, r3, r5, lsl r6
    7b24:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
    7b28:	svclt	0x00004770
    7b2c:	andeq	r2, r2, r8, ror #15
    7b30:	ldmlt	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b34:			; <UNDEFINED> instruction: 0x4604b510
    7b38:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    7b3c:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b40:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    7b44:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7b48:	bl	1c5b38 <fchmod@plt+0x1c3920>
    7b4c:	pop	{r5, r9, sl, lr}
    7b50:			; <UNDEFINED> instruction: 0xf7fa4010
    7b54:	stmdbmi	r5, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    7b58:	ldrbtmi	r2, [r9], #-6
    7b5c:	b	fecc5b4c <fchmod@plt+0xfecc3934>
    7b60:	svclt	0x0000e7ef
    7b64:	andeq	fp, r0, sl, lsr #3
    7b68:			; <UNDEFINED> instruction: 0x0000b1ba
    7b6c:	andeq	r8, r0, r6, ror #27
    7b70:	ldrblt	fp, [r0, #-1039]!	; 0xfffffbf1
    7b74:	ldcmi	0, cr11, [r5], #-560	; 0xfffffdd0
    7b78:	blmi	d9a454 <fchmod@plt+0xd9823c>
    7b7c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    7b80:	stmdavs	r0!, {r4, r8, sl, fp, ip, pc}
    7b84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b88:			; <UNDEFINED> instruction: 0xf04f930b
    7b8c:	movtlt	r0, #768	; 0x300
    7b90:	blcs	21d24 <fchmod@plt+0x1fb0c>
    7b94:	ldcmi	0, cr13, [r0], #-200	; 0xffffff38
    7b98:	movwls	sl, #23313	; 0x5b11
    7b9c:			; <UNDEFINED> instruction: 0xf104447c
    7ba0:	andls	r0, r3, r8
    7ba4:			; <UNDEFINED> instruction: 0xf890f006
    7ba8:	stcge	6, cr4, [r4, #-164]	; 0xffffff5c
    7bac:	stmdals	r3, {r0, r2, r9, fp, ip, pc}
    7bb0:			; <UNDEFINED> instruction: 0xf8d0f006
    7bb4:			; <UNDEFINED> instruction: 0xf7fa4628
    7bb8:	strtmi	lr, [r8], -sl, ror #17
    7bbc:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bc0:	bmi	9b2fe0 <fchmod@plt+0x9b0dc8>
    7bc4:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
    7bc8:	strtmi	r4, [r8], -r3, lsl #12
    7bcc:	ldmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bd0:	stmdbvs	r4!, {r5, r6, fp, sp, lr}
    7bd4:	bmi	899488 <fchmod@plt+0x897270>
    7bd8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7bdc:			; <UNDEFINED> instruction: 0xf7fa9400
    7be0:	bmi	842500 <fchmod@plt+0x8402e8>
    7be4:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    7be8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7bec:	subsmi	r9, sl, fp, lsl #22
    7bf0:	andlt	sp, ip, sl, lsr #2
    7bf4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7bf8:	ldrbmi	fp, [r0, -r4]!
    7bfc:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
    7c00:	b	fe5c5bf0 <fchmod@plt+0xfe5c39d8>
    7c04:	rsbvs	r4, r0, r6, lsl #12
    7c08:			; <UNDEFINED> instruction: 0xf7fab140
    7c0c:			; <UNDEFINED> instruction: 0x4630e9dc
    7c10:	b	9c5c00 <fchmod@plt+0x9c39e8>
    7c14:			; <UNDEFINED> instruction: 0xf0006821
    7c18:	ldr	pc, [ip, r3, ror #19]!
    7c1c:	andcs	r4, r5, #311296	; 0x4c000
    7c20:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    7c24:			; <UNDEFINED> instruction: 0xf7fa4478
    7c28:			; <UNDEFINED> instruction: 0x4605e8d2
    7c2c:	ldmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c30:	tstls	r3, r1, lsr #16
    7c34:			; <UNDEFINED> instruction: 0xf7fa6800
    7c38:	stmdbls	r3, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    7c3c:	strtmi	r4, [r8], -r2, lsl #12
    7c40:			; <UNDEFINED> instruction: 0xf900f004
    7c44:	strb	r6, [ip, r6, lsr #32]
    7c48:	stmia	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c4c:	andseq	r2, r2, r4, asr r7
    7c50:	andeq	pc, r1, r6, lsr #4
    7c54:	andeq	r0, r0, r4, lsl #4
    7c58:	andseq	r2, r2, r4, lsr r7
    7c5c:	andeq	fp, r0, sl, ror #2
    7c60:	andeq	fp, r0, sl, ror #2
    7c64:			; <UNDEFINED> instruction: 0x0001f1be
    7c68:	andeq	ip, r0, r2, lsl #12
    7c6c:	strdeq	fp, [r0], -r2
    7c70:			; <UNDEFINED> instruction: 0x0000bbb8
    7c74:			; <UNDEFINED> instruction: 0x4604b510
    7c78:	andcs	r4, r5, #163840	; 0x28000
    7c7c:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    7c80:			; <UNDEFINED> instruction: 0xf7fa4478
    7c84:	strmi	lr, [r1], -r4, lsr #17
    7c88:			; <UNDEFINED> instruction: 0xf0004620
    7c8c:	andcs	pc, r8, r9, lsr #19
    7c90:			; <UNDEFINED> instruction: 0xf9d4f000
    7c94:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7c98:	subvs	r6, r4, sl, asr r9
    7c9c:	andvs	r6, r2, r8, asr r1
    7ca0:	svclt	0x0000bd10
    7ca4:	andeq	fp, r0, lr, asr #1
    7ca8:	andeq	fp, r0, ip, asr fp
    7cac:	andseq	r2, r2, sl, lsr r6
    7cb0:	bmi	934cf4 <fchmod@plt+0x932adc>
    7cb4:	ldrblt	r4, [r0, #-2852]!	; 0xfffff4dc
    7cb8:	cfstrsmi	mvf4, [r4, #-488]!	; 0xfffffe18
    7cbc:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7cc0:	mcrls	4, 0, r4, cr6, cr13, {3}
    7cc4:	movwls	r6, #6171	; 0x181b
    7cc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7ccc:	movwlt	r6, #14699	; 0x396b
    7cd0:	ldreq	pc, [r8], #-261	; 0xfffffefb
    7cd4:	movwls	sl, #2823	; 0xb07
    7cd8:			; <UNDEFINED> instruction: 0xf0054620
    7cdc:	bls	47cb8 <fchmod@plt+0x45aa0>
    7ce0:			; <UNDEFINED> instruction: 0x46204631
    7ce4:			; <UNDEFINED> instruction: 0xf836f006
    7ce8:	eorcs	r4, r0, #32, 12	; 0x2000000
    7cec:			; <UNDEFINED> instruction: 0xf005210a
    7cf0:			; <UNDEFINED> instruction: 0x4620ffb7
    7cf4:			; <UNDEFINED> instruction: 0xf006210a
    7cf8:	stmdbvs	ip!, {r0, r1, r2, r3, fp, ip, sp, lr, pc}^
    7cfc:	stmibvs	sl!, {r2, r3, r6, r8, ip, sp, pc}
    7d00:	stmdavs	r0!, {r0, r3, r5, r9, fp, sp, lr}^
    7d04:	cdp2	0, 6, cr15, cr0, cr6, {0}
    7d08:	blle	3d1d10 <fchmod@plt+0x3cfaf8>
    7d0c:	stccs	8, cr6, [r0], {36}	; 0x24
    7d10:	bmi	3fc4ec <fchmod@plt+0x3fa2d4>
    7d14:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    7d18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d1c:	subsmi	r9, sl, r1, lsl #22
    7d20:	andlt	sp, r2, lr, lsl #2
    7d24:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7d28:	ldrbmi	fp, [r0, -r4]!
    7d2c:	andcs	r4, r5, #147456	; 0x24000
    7d30:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    7d34:			; <UNDEFINED> instruction: 0xf7fa4478
    7d38:	stmdavs	r1!, {r1, r3, r6, fp, sp, lr, pc}^
    7d3c:			; <UNDEFINED> instruction: 0xffdcf7fe
    7d40:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d44:	andeq	pc, r1, ip, ror #1
    7d48:	andeq	r0, r0, r4, lsl #4
    7d4c:	andseq	r2, r2, r0, lsl r6
    7d50:	andeq	pc, r1, lr, lsl #1
    7d54:	andeq	fp, r0, sl, asr #32
    7d58:	andeq	fp, r0, r8, lsr #21
    7d5c:	andcs	fp, r5, #8, 10	; 0x2000000
    7d60:			; <UNDEFINED> instruction: 0x4c084b07
    7d64:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    7d68:	ldmdbpl	ip, {r3, fp, lr}
    7d6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7d70:	movwcc	r6, #6179	; 0x1823
    7d74:			; <UNDEFINED> instruction: 0xf7fa6023
    7d78:			; <UNDEFINED> instruction: 0xf7fee82a
    7d7c:	svclt	0x0000ffbd
    7d80:	andeq	pc, r1, r0, asr #32
    7d84:	andeq	r0, r0, r4, asr r2
    7d88:	andeq	fp, r0, r8, lsr r0
    7d8c:	andeq	fp, r0, lr, ror #20
    7d90:			; <UNDEFINED> instruction: 0xf7fab508
    7d94:	smlabtlt	r0, r4, r8, lr
    7d98:			; <UNDEFINED> instruction: 0xf7ffbd08
    7d9c:	svclt	0x0000ffdf
    7da0:			; <UNDEFINED> instruction: 0xf7f9b508
    7da4:	tstlt	r0, r4, ror #30
    7da8:			; <UNDEFINED> instruction: 0xf7ffbd08
    7dac:	svclt	0x0000ffd7
    7db0:			; <UNDEFINED> instruction: 0xf7fab508
    7db4:	tstlt	r0, r8, lsr r8
    7db8:			; <UNDEFINED> instruction: 0xf7ffbd08
    7dbc:	svclt	0x0000ffcf
    7dc0:			; <UNDEFINED> instruction: 0xf7fab508
    7dc4:	tstlt	r0, sl, lsl #16
    7dc8:			; <UNDEFINED> instruction: 0xf7ffbd08
    7dcc:	svclt	0x0000ffc7
    7dd0:			; <UNDEFINED> instruction: 0xf7f9b508
    7dd4:			; <UNDEFINED> instruction: 0xb100efbc
    7dd8:			; <UNDEFINED> instruction: 0xf7ffbd08
    7ddc:	svclt	0x0000ffbf
    7de0:			; <UNDEFINED> instruction: 0x460a4613
    7de4:	tstcs	r1, r0, lsl r5
    7de8:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7dec:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    7df0:	blle	11df8 <fchmod@plt+0xfbe0>
    7df4:	blmi	23723c <fchmod@plt+0x235024>
    7df8:	stmdbmi	r8, {r0, r2, r9, sp}
    7dfc:	stmiapl	r4!, {r3, fp, lr}^
    7e00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7e04:	movwcc	r6, #6179	; 0x1823
    7e08:			; <UNDEFINED> instruction: 0xf7f96023
    7e0c:			; <UNDEFINED> instruction: 0xf7feefe0
    7e10:	svclt	0x0000ff73
    7e14:			; <UNDEFINED> instruction: 0x0001efb6
    7e18:	andeq	r0, r0, r4, asr r2
    7e1c:	andeq	sl, r0, r4, lsr #31
    7e20:	ldrdeq	fp, [r0], -sl
    7e24:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    7e28:	addlt	fp, r2, r0, lsl #10
    7e2c:	bge	daa6c <fchmod@plt+0xd8854>
    7e30:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    7e34:	blne	145f84 <fchmod@plt+0x143d6c>
    7e38:	movwls	r6, #6171	; 0x181b
    7e3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e40:			; <UNDEFINED> instruction: 0xf7ff9200
    7e44:	bmi	287d80 <fchmod@plt+0x285b68>
    7e48:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7e4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7e50:	subsmi	r9, sl, r1, lsl #22
    7e54:	andlt	sp, r2, r4, lsl #2
    7e58:	bl	145fd4 <fchmod@plt+0x143dbc>
    7e5c:	ldrbmi	fp, [r0, -r3]!
    7e60:	svc	0x00c0f7f9
    7e64:	andeq	lr, r1, r4, ror pc
    7e68:	andeq	r0, r0, r4, lsl #4
    7e6c:	andeq	lr, r1, sl, asr pc
    7e70:			; <UNDEFINED> instruction: 0x4604b538
    7e74:	svc	0x00dcf7f9
    7e78:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    7e7c:	blle	11e84 <fchmod@plt+0xfc6c>
    7e80:	blmi	237368 <fchmod@plt+0x235150>
    7e84:	stmdbmi	r8, {r0, r2, r9, sp}
    7e88:	stmiapl	sp!, {r3, fp, lr}^
    7e8c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7e90:	movwcc	r6, #6187	; 0x182b
    7e94:			; <UNDEFINED> instruction: 0xf7f9602b
    7e98:	qadd8mi	lr, r1, sl
    7e9c:			; <UNDEFINED> instruction: 0xff2cf7fe
    7ea0:	andeq	lr, r1, sl, lsr #30
    7ea4:	andeq	r0, r0, r4, asr r2
    7ea8:	andeq	sl, r0, r4, lsr pc
    7eac:	andeq	fp, r0, lr, asr #18
    7eb0:			; <UNDEFINED> instruction: 0x460cb570
    7eb4:	addlt	r4, r4, r2, lsr #18
    7eb8:	strmi	r4, [r6], -r2, lsr #20
    7ebc:	blmi	8990a8 <fchmod@plt+0x896e90>
    7ec0:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
    7ec4:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    7ec8:	andls	r6, r3, #1179648	; 0x120000
    7ecc:	andeq	pc, r0, #79	; 0x4f
    7ed0:	muleq	r7, r3, r8
    7ed4:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    7ed8:	ldrtmi	r0, [r0], -r7
    7edc:			; <UNDEFINED> instruction: 0xf7f94621
    7ee0:	adcmi	lr, r0, #156, 30	; 0x270
    7ee4:	blmi	6bbf68 <fchmod@plt+0x6b9d50>
    7ee8:	stmiapl	sl!, {r1, sl, fp, sp}^
    7eec:			; <UNDEFINED> instruction: 0xf1036813
    7ef0:	andsvs	r0, r3, r1, lsl #6
    7ef4:	andeq	pc, r5, #79	; 0x4f
    7ef8:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
    7efc:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    7f00:			; <UNDEFINED> instruction: 0xf7f94478
    7f04:	blge	143c9c <fchmod@plt+0x141a84>
    7f08:	streq	lr, [r4], #2819	; 0xb03
    7f0c:	ldcne	8, cr15, [r0], {84}	; 0x54
    7f10:	mrc2	7, 7, pc, cr2, cr14, {7}
    7f14:	ldmdami	r2, {r0, r4, r8, fp, lr}
    7f18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7f1c:	svc	0x0056f7f9
    7f20:			; <UNDEFINED> instruction: 0xf7fe4621
    7f24:	bmi	407ad0 <fchmod@plt+0x4058b8>
    7f28:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7f2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f30:	subsmi	r9, sl, r3, lsl #22
    7f34:	andlt	sp, r4, r1, lsl #2
    7f38:			; <UNDEFINED> instruction: 0xf7f9bd70
    7f3c:	svclt	0x0000ef54
    7f40:	andeq	lr, r1, r8, ror #29
    7f44:	andeq	r0, r0, r4, lsl #4
    7f48:	muleq	r1, r4, r1
    7f4c:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    7f50:	andeq	r0, r0, r4, asr r2
    7f54:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    7f58:	ldrdeq	fp, [r0], -ip
    7f5c:	andeq	sl, r0, r8, lsr #29
    7f60:	andeq	fp, r0, r2, asr #17
    7f64:	andeq	lr, r1, sl, ror lr
    7f68:			; <UNDEFINED> instruction: 0xf7fab510
    7f6c:	blmi	2821dc <fchmod@plt+0x27ffc4>
    7f70:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    7f74:	stcmi	13, cr11, [r8], {16}
    7f78:	stmdbmi	r8, {r0, r2, r9, sp}
    7f7c:	ldmdbpl	ip, {r3, fp, lr}
    7f80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7f84:	movwcc	r6, #6179	; 0x1823
    7f88:			; <UNDEFINED> instruction: 0xf7f96023
    7f8c:			; <UNDEFINED> instruction: 0xf7feef20
    7f90:	svclt	0x0000feb3
    7f94:	andeq	lr, r1, r4, lsr lr
    7f98:	andeq	r0, r0, r4, asr r2
    7f9c:	andeq	sl, r0, r0, ror lr
    7fa0:	andeq	fp, r0, sl, asr r8
    7fa4:			; <UNDEFINED> instruction: 0x4604b538
    7fa8:			; <UNDEFINED> instruction: 0xf7f9460d
    7fac:			; <UNDEFINED> instruction: 0x4620ee9e
    7fb0:	mcr	7, 6, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    7fb4:			; <UNDEFINED> instruction: 0xf7fab120
    7fb8:	stmdavs	r3, {r2, r3, fp, sp, lr, pc}
    7fbc:	tstle	r0, r0, lsr #22
    7fc0:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7fc4:	stmdami	r5, {r0, r2, r9, sp}
    7fc8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7fcc:	mrc	7, 7, APSR_nzcv, cr14, cr9, {7}
    7fd0:			; <UNDEFINED> instruction: 0xf7fe4629
    7fd4:	svclt	0x0000fe91
    7fd8:	andeq	sl, r0, r0, asr #28
    7fdc:	andeq	fp, r0, r2, lsl r8
    7fe0:			; <UNDEFINED> instruction: 0x460db538
    7fe4:	strmi	r2, [r4], -r1, lsl #2
    7fe8:	stmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7fec:	andle	r1, r8, r3, asr #24
    7ff0:	andeq	pc, r1, #64	; 0x40
    7ff4:	strtmi	r2, [r0], -r2, lsl #2
    7ff8:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ffc:	andle	r3, sl, r1
    8000:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    8004:	stmdami	sl, {r0, r2, r9, sp}
    8008:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    800c:	mrc	7, 6, APSR_nzcv, cr14, cr9, {7}
    8010:			; <UNDEFINED> instruction: 0xf7fe4629
    8014:	stmdbmi	r7, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8018:	stmdami	r7, {r0, r2, r9, sp}
    801c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8020:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    8024:			; <UNDEFINED> instruction: 0xf7fe4629
    8028:	svclt	0x0000fe67
    802c:	andeq	sl, r0, r8, lsl lr
    8030:	ldrdeq	fp, [r0], -r2
    8034:	andeq	sl, r0, r4, lsr lr
    8038:			; <UNDEFINED> instruction: 0x0000b7be
    803c:			; <UNDEFINED> instruction: 0x4604b570
    8040:	addlt	r4, r2, pc, lsl sp
    8044:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
    8048:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
    804c:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
    8050:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8054:	bne	ff45486c <fchmod@plt+0xff452654>
    8058:	blle	a98ae4 <fchmod@plt+0xa968cc>
    805c:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
    8060:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    8064:	svclt	0x00024283
    8068:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
    806c:	streq	pc, [r2], #-68	; 0xffffffbc
    8070:	eormi	pc, ip, r1, lsl #17
    8074:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    8078:	strtmi	r6, [r3], #-2508	; 0xfffff634
    807c:	movweq	lr, #18979	; 0x4a23
    8080:	svclt	0x00964293
    8084:	tstvs	sl, fp, lsl #2
    8088:	blmi	4998f8 <fchmod@plt+0x4976e0>
    808c:	sbcsvs	r4, sl, fp, ror r4
    8090:	ldcllt	0, cr11, [r0, #-8]!
    8094:			; <UNDEFINED> instruction: 0x46114e10
    8098:	stmibpl	r6, {r4, r8, r9, fp, lr}
    809c:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
    80a0:			; <UNDEFINED> instruction: 0xf7f99600
    80a4:	andcs	lr, r1, #172, 28	; 0xac0
    80a8:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    80ac:	rsbvs	r7, fp, sl, lsr #32
    80b0:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
    80b4:			; <UNDEFINED> instruction: 0xf7f94621
    80b8:	ldmib	r5, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    80bc:	strb	r3, [sp, r4, lsl #4]
    80c0:	andseq	r2, r2, lr, lsr #5
    80c4:	andeq	lr, r1, ip, asr sp
    80c8:	andseq	r2, r2, r4, lsr #5
    80cc:	mulseq	r2, r4, r2
    80d0:	andseq	r2, r2, lr, ror r2
    80d4:	andseq	r2, r2, r8, ror #4
    80d8:	andeq	r0, r0, r0, lsl #4
    80dc:	andeq	r0, r0, r8, lsr #4
    80e0:			; <UNDEFINED> instruction: 0x4605b570
    80e4:	addlt	r4, r2, r7, lsr #24
    80e8:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
    80ec:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
    80f0:	eorsle	r2, r3, r0, lsl #20
    80f4:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
    80f8:	svc	0x004cf7f9
    80fc:	cfstrdne	mvd4, [r1], {126}	; 0x7e
    8100:	ldmib	r6, {r2, r9, sl, lr}^
    8104:	stmdane	r3, {r2, r9}^
    8108:	teqle	r6, #-1610612727	; 0xa0000009
    810c:	strtmi	r4, [r2], -r9, lsr #12
    8110:	mcr	7, 1, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    8114:	andcs	r4, r0, lr, lsl sl
    8118:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    811c:	movwcc	r1, #6411	; 0x190b
    8120:	strpl	r6, [r8, #-275]	; 0xfffffeed
    8124:	movweq	lr, #14802	; 0x39d2
    8128:	svclt	0x00024283
    812c:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    8130:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    8134:	eorne	pc, ip, r2, lsl #17
    8138:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    813c:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    8140:	b	8d91d4 <fchmod@plt+0x8d6fbc>
    8144:	tstvs	r3, r4, lsl #6
    8148:	svclt	0x0088428b
    814c:	bmi	4a0598 <fchmod@plt+0x49e380>
    8150:	strmi	fp, [fp], -r8, lsl #31
    8154:	sbcsvs	r4, r3, sl, ror r4
    8158:	ldcllt	0, cr11, [r0, #-8]!
    815c:	ldrmi	r4, [r1], -pc, lsl #28
    8160:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
    8164:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    8168:			; <UNDEFINED> instruction: 0xf7f99600
    816c:	andcs	lr, r1, #72, 28	; 0x480
    8170:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    8174:	rsbvs	r7, r3, r2, lsr #32
    8178:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
    817c:	mrc	7, 0, APSR_nzcv, cr8, cr9, {7}
    8180:			; <UNDEFINED> instruction: 0xe7c36930
    8184:	andseq	r2, r2, sl, lsl #4
    8188:			; <UNDEFINED> instruction: 0x0001ecb8
    818c:			; <UNDEFINED> instruction: 0x001221f8
    8190:			; <UNDEFINED> instruction: 0x001221dc
    8194:			; <UNDEFINED> instruction: 0x001221ba
    8198:	andseq	r2, r2, r0, lsr #3
    819c:	andeq	r0, r0, r0, lsl #4
    81a0:	andeq	r0, r0, r8, lsr #4
    81a4:			; <UNDEFINED> instruction: 0x4605b5f0
    81a8:	addlt	r4, r3, r5, lsr #28
    81ac:	strmi	r4, [ip], -r5, lsr #16
    81b0:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    81b4:	cmnlt	sl, #3276800	; 0x320000
    81b8:	stclne	14, cr4, [r1], #-140	; 0xffffff74
    81bc:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    81c0:	stmdane	r3, {r2, r9}^
    81c4:	teqle	r6, #-1610612727	; 0xa0000009
    81c8:	strtmi	r4, [r2], -r9, lsr #12
    81cc:	stcl	7, cr15, [ip, #996]	; 0x3e4
    81d0:	andcs	r4, r0, lr, lsl sl
    81d4:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    81d8:	movwcc	r1, #6411	; 0x190b
    81dc:	strpl	r6, [r8, #-275]	; 0xfffffeed
    81e0:	movweq	lr, #14802	; 0x39d2
    81e4:	svclt	0x00024283
    81e8:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
    81ec:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    81f0:	eorne	pc, ip, r2, lsl #17
    81f4:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    81f8:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
    81fc:	b	8d9290 <fchmod@plt+0x8d7078>
    8200:	tstvs	r3, r4, lsl #6
    8204:	svclt	0x0088428b
    8208:	bmi	4a0654 <fchmod@plt+0x49e43c>
    820c:	strmi	fp, [fp], -r8, lsl #31
    8210:	sbcsvs	r4, r3, sl, ror r4
    8214:	ldcllt	0, cr11, [r0, #12]!
    8218:	ldrmi	r4, [r1], -pc, lsl #30
    821c:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
    8220:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
    8224:			; <UNDEFINED> instruction: 0xf7f99700
    8228:	andcs	lr, r1, #14976	; 0x3a80
    822c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    8230:	rsbsvs	r7, r3, r2, lsr r0
    8234:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
    8238:	ldc	7, cr15, [sl, #996]!	; 0x3e4
    823c:			; <UNDEFINED> instruction: 0xe7c36930
    8240:	andseq	r2, r2, r4, asr #2
    8244:	strdeq	lr, [r1], -r2
    8248:	andseq	r2, r2, r8, lsr r1
    824c:	andseq	r2, r2, r0, lsr #2
    8250:	ldrsheq	r2, [r2], -lr
    8254:	andseq	r2, r2, r4, ror #1
    8258:	andeq	r0, r0, r0, lsl #4
    825c:	andeq	r0, r0, r8, lsr #4
    8260:	cfstr32mi	mvfx11, [r6], {16}
    8264:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    8268:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    826c:	tstcs	r0, r0, lsr #26
    8270:	ldc	7, cr15, [lr, #996]!	; 0x3e4
    8274:	eorvc	r2, r3, r0, lsl #6
    8278:	svclt	0x0000bd10
    827c:	mulseq	r2, r0, r0
    8280:	strmi	fp, [sp], -ip, lsl #8
    8284:	addlt	fp, r5, r0, lsl #10
    8288:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    828c:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
    8290:	ldrbtmi	r4, [ip], #1540	; 0x604
    8294:	blcs	1463e8 <fchmod@plt+0x1441d0>
    8298:			; <UNDEFINED> instruction: 0xf85ca801
    829c:	stmdavs	r9, {r0, ip}
    82a0:			; <UNDEFINED> instruction: 0xf04f9103
    82a4:	ldrmi	r0, [r1], -r0, lsl #2
    82a8:	movwls	r4, #9754	; 0x261a
    82ac:	movwls	r2, #4864	; 0x1300
    82b0:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    82b4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    82b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    82bc:			; <UNDEFINED> instruction: 0xf7f94478
    82c0:	blls	838e0 <fchmod@plt+0x816c8>
    82c4:	strtmi	r4, [r1], -sl, lsr #12
    82c8:	ldc2l	7, cr15, [r8], #1016	; 0x3f8
    82cc:	andeq	lr, r1, r2, lsl fp
    82d0:	andeq	r0, r0, r4, lsl #4
    82d4:	andeq	sl, r0, r2, asr #23
    82d8:	andeq	fp, r0, r0, lsr #10
    82dc:			; <UNDEFINED> instruction: 0x4604b510
    82e0:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
    82e4:	ldrcc	sp, [r3], #-16
    82e8:	teqcs	r8, r0, ror #2
    82ec:	stc2	7, cr15, [sl, #1004]	; 0x3ec
    82f0:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
    82f4:	svclt	0x00182b5f
    82f8:	tstle	r5, sp, lsr #22
    82fc:	svceq	0x0001f814
    8300:	mvnsle	r2, r0, lsl #16
    8304:	ldclt	0, cr2, [r0, #-4]
    8308:	ldclt	0, cr2, [r0, #-0]
    830c:	svcmi	0x00f0e92d
    8310:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    8314:	bmi	fe22af24 <fchmod@plt+0xfe228d0c>
    8318:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    831c:	vqdmlal.s32	q2, d29, d8
    8320:	mcr	13, 0, r4, cr8, cr4, {0}
    8324:	ldmpl	r3, {r4, r9, fp}^
    8328:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    832c:	strcc	pc, [ip], #-2253	; 0xfffff733
    8330:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8334:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    8338:			; <UNDEFINED> instruction: 0xf0002800
    833c:	movwcs	r8, #187	; 0xbb
    8340:	strmi	sl, [r0], r3, lsl #26
    8344:	movwls	r4, #5785	; 0x1699
    8348:	vst1.16	{d20-d22}, [pc], r2
    834c:	strtmi	r6, [r8], -r0, lsl #3
    8350:	ldcl	7, cr15, [r0], #996	; 0x3e4
    8354:			; <UNDEFINED> instruction: 0xf0002800
    8358:	blls	68568 <fchmod@plt+0x66350>
    835c:	movwcc	r4, #5672	; 0x1628
    8360:			; <UNDEFINED> instruction: 0xf7f99301
    8364:			; <UNDEFINED> instruction: 0x4604ee18
    8368:	cmplt	ip, lr, lsr #16
    836c:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
    8370:			; <UNDEFINED> instruction: 0xf7fb2104
    8374:	cdpne	13, 6, cr15, cr3, cr7, {2}
    8378:			; <UNDEFINED> instruction: 0x461cb110
    837c:	mvnsle	r2, r0, lsl #24
    8380:	andls	pc, r4, r5, lsl #16
    8384:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    8388:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    838c:	qadd16mi	fp, ip, r8
    8390:	ldrd	sp, [r1], -sl
    8394:	svceq	0x0001f814
    8398:			; <UNDEFINED> instruction: 0xf7fb2138
    839c:	stmdacs	r0, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    83a0:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    83a4:	rscsle	r2, r5, sp, lsr #28
    83a8:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    83ac:	blcs	f64434 <fchmod@plt+0xf6221c>
    83b0:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
    83b4:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
    83b8:			; <UNDEFINED> instruction: 0xf816e001
    83bc:	ldrmi	r3, [r8], -r1, lsl #30
    83c0:			; <UNDEFINED> instruction: 0xf7fb2104
    83c4:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    83c8:			; <UNDEFINED> instruction: 0x4630d1f7
    83cc:	cdp2	0, 10, cr15, cr14, cr3, {0}
    83d0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    83d4:	adchi	pc, r8, r0
    83d8:	and	r4, r9, r4, asr r6
    83dc:	ldrtmi	r4, [r8], -r9, lsr #12
    83e0:	mrrc	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    83e4:	subsle	r2, r3, r0, lsl #16
    83e8:	bcs	a2678 <fchmod@plt+0xa0460>
    83ec:	strtcc	sp, [r4], #-20	; 0xffffffec
    83f0:	svccs	0x00006827
    83f4:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    83f8:	mvnsle	r2, r0, lsl #22
    83fc:	andcs	r4, r5, #1327104	; 0x144000
    8400:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    8404:			; <UNDEFINED> instruction: 0xf7f94478
    8408:	stmdbls	r1, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    840c:	strmi	r4, [r2], -fp, lsr #12
    8410:	beq	443c78 <fchmod@plt+0x441a60>
    8414:			; <UNDEFINED> instruction: 0xff34f7ff
    8418:			; <UNDEFINED> instruction: 0xf7f94638
    841c:	stcpl	13, cr14, [r9], #-752	; 0xfffffd10
    8420:	pushcs	{r0, r1, r7, r9, sl, lr}
    8424:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    8428:	strmi	sp, [r2], -r1, ror #3
    842c:			; <UNDEFINED> instruction: 0x46284639
    8430:	mcr	7, 6, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8434:	bicsle	r2, sl, r0, lsl #16
    8438:			; <UNDEFINED> instruction: 0xf10b6963
    843c:	stmiane	lr!, {r0, r9}
    8440:	ldrtmi	fp, [r0], -r3, ror #22
    8444:			; <UNDEFINED> instruction: 0xf7ff6924
    8448:			; <UNDEFINED> instruction: 0x4642fcbb
    844c:	orrvs	pc, r0, pc, asr #8
    8450:	strtmi	r6, [r8], -r0, lsr #32
    8454:	stcl	7, cr15, [lr], #-996	; 0xfffffc1c
    8458:			; <UNDEFINED> instruction: 0xf47f2800
    845c:			; <UNDEFINED> instruction: 0x4640af7e
    8460:	stcl	7, cr15, [lr], #-996	; 0xfffffc1c
    8464:	cmple	r9, r0, lsl #16
    8468:			; <UNDEFINED> instruction: 0xf7f94640
    846c:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
    8470:	bmi	dbc9b4 <fchmod@plt+0xdba79c>
    8474:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    8478:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    847c:	strcc	pc, [ip], #-2269	; 0xfffff723
    8480:	cmple	r7, sl, asr r0
    8484:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    8488:	blhi	c3784 <fchmod@plt+0xc156c>
    848c:	svchi	0x00f0e8bd
    8490:	teqlt	fp, r3, lsr #17
    8494:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
    8498:	sbcsle	r2, r2, r0, lsl #22
    849c:			; <UNDEFINED> instruction: 0x46204631
    84a0:			; <UNDEFINED> instruction: 0xe7514798
    84a4:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    84a8:	mvnsle	r2, r0, lsl #22
    84ac:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    84b0:	smlald	r6, r9, sl, r0
    84b4:	stc	7, cr15, [ip, #996]	; 0x3e4
    84b8:	strmi	r6, [r4], -r3, lsl #16
    84bc:	sbcsle	r2, r8, r2, lsl #22
    84c0:	andcs	r4, r5, #573440	; 0x8c000
    84c4:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    84c8:			; <UNDEFINED> instruction: 0xf7f94478
    84cc:	strmi	lr, [r5], -r0, lsl #25
    84d0:			; <UNDEFINED> instruction: 0xf7f96820
    84d4:	mrc	13, 0, lr, cr8, cr0, {1}
    84d8:			; <UNDEFINED> instruction: 0x46021a10
    84dc:			; <UNDEFINED> instruction: 0xf0034628
    84e0:	strb	pc, [r6, fp, lsl #25]	; <UNPREDICTABLE>
    84e4:	andcs	r4, r5, #28, 18	; 0x70000
    84e8:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    84ec:			; <UNDEFINED> instruction: 0xe78a4478
    84f0:	andcs	r4, r5, #442368	; 0x6c000
    84f4:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    84f8:			; <UNDEFINED> instruction: 0xe7844478
    84fc:	andcs	r4, r5, #425984	; 0x68000
    8500:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    8504:			; <UNDEFINED> instruction: 0xf7f94478
    8508:	cdp	12, 1, cr14, cr8, cr2, {3}
    850c:			; <UNDEFINED> instruction: 0xf7fe1a10
    8510:	ldmdbmi	r7, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8514:	ldmdami	r7, {r0, r2, r9, sp}
    8518:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    851c:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    8520:	bne	443d88 <fchmod@plt+0x441b70>
    8524:	blx	ffa46526 <fchmod@plt+0xffa4430e>
    8528:	andcs	r4, r5, #311296	; 0x4c000
    852c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    8530:			; <UNDEFINED> instruction: 0xe7684478
    8534:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    8538:	andeq	lr, r1, sl, lsl #21
    853c:	andeq	r0, r0, r4, lsl #4
    8540:	andeq	fp, r0, ip, lsl r9
    8544:	andeq	sl, r0, sl, ror fp
    8548:	ldrdeq	fp, [r0], -r8
    854c:	andeq	lr, r1, lr, lsr #18
    8550:	ldrdeq	sl, [r0], -r6
    8554:	andeq	fp, r0, r4, lsl r3
    8558:	andeq	sl, r0, lr, lsl sl
    855c:	strdeq	fp, [r0], -r0
    8560:	strdeq	sl, [r0], -lr
    8564:	andeq	fp, r0, r4, ror #5
    8568:	andeq	sl, r0, r2, lsr #20
    856c:	ldrdeq	fp, [r0], -r8
    8570:	andeq	sl, r0, r8, lsr sl
    8574:	andeq	fp, r0, r2, asr #5
    8578:	andeq	sl, r0, sl, lsr #19
    857c:	andeq	fp, r0, ip, lsr #5
    8580:	cfldrsmi	mvf11, [r1], {15}
    8584:	addlt	fp, r5, r0, lsl #10
    8588:	blmi	432da8 <fchmod@plt+0x430b90>
    858c:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    8590:	blne	1466e0 <fchmod@plt+0x1444c8>
    8594:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8598:			; <UNDEFINED> instruction: 0xf04f9303
    859c:	movwcs	r0, #768	; 0x300
    85a0:	andcc	lr, r1, #3358720	; 0x334000
    85a4:	ldc2	7, cr15, [ip], {255}	; 0xff
    85a8:	andcs	r4, r5, #9216	; 0x2400
    85ac:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    85b0:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
    85b4:			; <UNDEFINED> instruction: 0xf7f96819
    85b8:	strtmi	lr, [r1], -sl, lsl #24
    85bc:	stmdami	r6, {r1, r9, sl, lr}
    85c0:			; <UNDEFINED> instruction: 0xf7fe4478
    85c4:	svclt	0x0000fb7b
    85c8:	andeq	lr, r1, r8, lsl r8
    85cc:	andeq	r0, r0, r4, lsl #4
    85d0:	andseq	r1, r2, r6, ror sp
    85d4:	andeq	fp, r0, sl, lsr #4
    85d8:	ldrdeq	sl, [r0], -r0
    85dc:	ldrbmi	lr, [r0, sp, lsr #18]!
    85e0:	cdpmi	6, 4, cr4, cr1, cr2, {0}
    85e4:	blmi	1059e1c <fchmod@plt+0x1057c04>
    85e8:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    85ec:	stmdami	r1, {r6, r8, fp, lr}^
    85f0:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
    85f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    85f8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
    85fc:			; <UNDEFINED> instruction: 0xf04f9301
    8600:			; <UNDEFINED> instruction: 0xf0030300
    8604:			; <UNDEFINED> instruction: 0xf8dffd0d
    8608:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
    860c:			; <UNDEFINED> instruction: 0x46694a3c
    8610:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    8614:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    8618:			; <UNDEFINED> instruction: 0xf7f94607
    861c:			; <UNDEFINED> instruction: 0xf1b0edb2
    8620:	blle	130aa28 <fchmod@plt+0x1308810>
    8624:			; <UNDEFINED> instruction: 0xf8dfd01a
    8628:			; <UNDEFINED> instruction: 0x2600a0dc
    862c:	blls	19a1c <fchmod@plt+0x17804>
    8630:			; <UNDEFINED> instruction: 0x46504639
    8634:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    8638:			; <UNDEFINED> instruction: 0xf0033213
    863c:			; <UNDEFINED> instruction: 0x4621fcf1
    8640:			; <UNDEFINED> instruction: 0xf7ff4680
    8644:	blls	47fd8 <fchmod@plt+0x45dc0>
    8648:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    864c:			; <UNDEFINED> instruction: 0xf7f93601
    8650:	strbmi	lr, [r0], -ip, ror #22
    8654:	bl	1a46640 <fchmod@plt+0x1a44428>
    8658:	strhle	r4, [r8, #81]!	; 0x51
    865c:			; <UNDEFINED> instruction: 0xf7f94638
    8660:	stmdals	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    8664:	bl	1846650 <fchmod@plt+0x1844438>
    8668:	strtmi	r4, [sl], -r7, lsr #18
    866c:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    8670:			; <UNDEFINED> instruction: 0xf0034478
    8674:			; <UNDEFINED> instruction: 0x4621fcd5
    8678:			; <UNDEFINED> instruction: 0xf7ff4606
    867c:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
    8680:	bl	14c666c <fchmod@plt+0x14c4454>
    8684:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    8688:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    868c:	cmplt	r8, r1, lsl #12
    8690:	strtmi	r4, [sl], -r0, lsr #16
    8694:			; <UNDEFINED> instruction: 0xf0034478
    8698:	strtmi	pc, [r1], -r3, asr #25
    869c:			; <UNDEFINED> instruction: 0xf7ff4604
    86a0:			; <UNDEFINED> instruction: 0x4620fe35
    86a4:	bl	1046690 <fchmod@plt+0x1044478>
    86a8:	blmi	41af1c <fchmod@plt+0x418d04>
    86ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    86b0:	blls	62720 <fchmod@plt+0x60508>
    86b4:	qaddle	r4, sl, fp
    86b8:	pop	{r1, ip, sp, pc}
    86bc:			; <UNDEFINED> instruction: 0xf7f987f0
    86c0:	stmdavs	r3, {r3, r7, sl, fp, sp, lr, pc}
    86c4:	tstle	r5, r2, lsl #22
    86c8:			; <UNDEFINED> instruction: 0xf7f94638
    86cc:	strb	lr, [fp, lr, lsr #22]
    86d0:	bl	fe2466bc <fchmod@plt+0xfe2444a4>
    86d4:	andcs	r4, r5, #278528	; 0x44000
    86d8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    86dc:			; <UNDEFINED> instruction: 0xf7f94478
    86e0:			; <UNDEFINED> instruction: 0x4639eb76
    86e4:	blx	2466e6 <fchmod@plt+0x2444ce>
    86e8:			; <UNDEFINED> instruction: 0x0001e7ba
    86ec:	andeq	r0, r0, r4, lsl #4
    86f0:	andeq	sl, r0, r4, lsr #19
    86f4:	andeq	sl, r0, lr, lsr #19
    86f8:	muleq	r1, sl, r7
    86fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8700:			; <UNDEFINED> instruction: 0xfffffcc7
    8704:	andeq	r9, r0, r4, asr r3
    8708:	andeq	sl, r0, sl, lsr #18
    870c:	andeq	sl, r0, ip, ror #18
    8710:	andeq	sl, r0, r2, ror #18
    8714:	andeq	sl, r0, ip, asr r9
    8718:	strdeq	lr, [r1], -r8
    871c:	ldrdeq	sl, [r0], -r6
    8720:	andeq	fp, r0, r0, lsl #2
    8724:	svcmi	0x00f0e92d
    8728:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
    872c:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    8730:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
    8734:	andvs	r6, r4, fp, asr r8
    8738:	subsle	r2, r3, r0, lsl #22
    873c:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    8740:	bmi	1d19f64 <fchmod@plt+0x1d17d4c>
    8744:	ldrbtmi	r4, [r8], #1550	; 0x60e
    8748:	andls	r4, r1, #2046820352	; 0x7a000000
    874c:	bcs	b667bc <fchmod@plt+0xb645a4>
    8750:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
    8754:	suble	r2, r5, r0, lsl #20
    8758:	bleq	144b70 <fchmod@plt+0x142958>
    875c:	andlt	pc, r0, r7, asr #17
    8760:	bcs	b667d0 <fchmod@plt+0xb645b8>
    8764:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    8768:	tstle	r2, sp, lsr #20
    876c:	bcs	269dc <fchmod@plt+0x247c4>
    8770:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
    8774:	subsle	r2, r4, sp, lsr #26
    8778:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
    877c:			; <UNDEFINED> instruction: 0xf103d02f
    8780:	ldrtmi	r0, [r4], -r1, lsl #20
    8784:	adcmi	lr, fp, #2
    8788:	strtcc	sp, [r4], #-17	; 0xffffffef
    878c:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
    8790:	mvnsle	r2, r0, lsl #20
    8794:	mvnsle	r2, r0, lsl #22
    8798:	andcs	r4, r5, #1556480	; 0x17c000
    879c:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
    87a0:			; <UNDEFINED> instruction: 0xf7f94478
    87a4:			; <UNDEFINED> instruction: 0xf89aeb14
    87a8:			; <UNDEFINED> instruction: 0xf7ff1000
    87ac:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    87b0:	streq	pc, [r1, #-266]	; 0xfffffef6
    87b4:	mulcc	r1, sl, r8
    87b8:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
    87bc:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
    87c0:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
    87c4:			; <UNDEFINED> instruction: 0xf0002900
    87c8:	strtmi	r8, [sl], sp, lsl #1
    87cc:	movwlt	r6, #14691	; 0x3963
    87d0:	ldrmi	r4, [r8, r0, lsr #12]
    87d4:	mulpl	r0, sl, r8
    87d8:	bicsle	r2, r2, r0, lsl #26
    87dc:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
    87e0:			; <UNDEFINED> instruction: 0xd1b32b00
    87e4:	pop	{r0, r1, ip, sp, pc}
    87e8:	blcs	f6c7b0 <fchmod@plt+0xf6a598>
    87ec:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
    87f0:			; <UNDEFINED> instruction: 0x4620b193
    87f4:	ldrmi	r4, [r8, sl, lsr #13]
    87f8:	blcs	f827b0 <fchmod@plt+0xf80598>
    87fc:			; <UNDEFINED> instruction: 0xf10abf04
    8800:			; <UNDEFINED> instruction: 0xf8dd0102
    8804:	rscle	sl, r1, r4
    8808:	strtmi	r6, [r9], -r3, ror #18
    880c:	blcs	1a31c <fchmod@plt+0x18104>
    8810:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    8814:	bfi	r6, r9, #0, #30
    8818:	strtmi	r6, [sl], r2, lsr #19
    881c:	andsvs	r6, sl, r3, ror #17
    8820:			; <UNDEFINED> instruction: 0xf103e7d8
    8824:	ldrtmi	r0, [r5], -r2, lsl #20
    8828:			; <UNDEFINED> instruction: 0x4650e019
    882c:			; <UNDEFINED> instruction: 0xf7f99100
    8830:			; <UNDEFINED> instruction: 0xb320ea38
    8834:	strmi	r9, [r8], -r0, lsl #18
    8838:	bl	feb46824 <fchmod@plt+0xfeb4460c>
    883c:	strmi	r9, [r1], r0, lsl #18
    8840:	ldrbmi	r4, [r0], -r2, lsl #12
    8844:	ldc	7, cr15, [sl], #996	; 0x3e4
    8848:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
    884c:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    8850:	svclt	0x00142b02
    8854:			; <UNDEFINED> instruction: 0x212d213d
    8858:	andsle	r4, r8, r8, lsl #5
    885c:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
    8860:	mvnle	r2, r0, lsl #18
    8864:	blcs	26d18 <fchmod@plt+0x24b00>
    8868:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    886c:	stmdami	sp!, {r0, r2, r9, sp}
    8870:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8874:	b	feac6860 <fchmod@plt+0xfeac4648>
    8878:			; <UNDEFINED> instruction: 0xf7ff4651
    887c:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    8880:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    8884:	strtmi	fp, [r8], -r3, lsl #3
    8888:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
    888c:			; <UNDEFINED> instruction: 0xf109e7a7
    8890:	bl	28909c <fchmod@plt+0x286e84>
    8894:	blcs	8ca4 <fchmod@plt+0x6a8c>
    8898:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
    889c:	mvnsle	r2, r0, lsl #22
    88a0:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
    88a4:			; <UNDEFINED> instruction: 0xe79a6019
    88a8:	ldrbmi	r6, [ip], -sl, lsr #19
    88ac:	andsvs	r6, sl, fp, ror #17
    88b0:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    88b4:	eorsvs	r3, ip, r8, lsl #8
    88b8:	mvnle	r2, r0, lsl #18
    88bc:	andcs	r4, r5, #425984	; 0x68000
    88c0:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    88c4:			; <UNDEFINED> instruction: 0xf7f94478
    88c8:	stmdavs	r9!, {r1, r7, r9, fp, sp, lr, pc}
    88cc:	mrc2	7, 2, pc, cr8, cr15, {7}
    88d0:	andcs	r4, r5, #376832	; 0x5c000
    88d4:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    88d8:			; <UNDEFINED> instruction: 0xf7f94478
    88dc:	stmdbvc	r1!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    88e0:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    88e4:	andcs	r4, r5, #20, 18	; 0x50000
    88e8:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    88ec:			; <UNDEFINED> instruction: 0xf7f94478
    88f0:	stmdbvc	r1!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    88f4:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    88f8:	andcs	r4, r5, #278528	; 0x44000
    88fc:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    8900:			; <UNDEFINED> instruction: 0xf7f94478
    8904:	stmdavs	r9!, {r2, r5, r6, r9, fp, sp, lr, pc}
    8908:	mrc2	7, 1, pc, cr10, cr15, {7}
    890c:			; <UNDEFINED> instruction: 0x00121bf6
    8910:	strdeq	r8, [r0], -sl
    8914:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    8918:	muleq	r0, lr, r8
    891c:	andeq	fp, r0, ip, lsr r0
    8920:	andeq	sl, r0, r0, lsr #16
    8924:	andeq	sl, r0, sl, ror #30
    8928:	andeq	sl, r0, sl, lsr r7
    892c:	andeq	sl, r0, r8, lsl pc
    8930:	muleq	r0, r6, r7
    8934:	andeq	sl, r0, r4, lsl #30
    8938:	andeq	sl, r0, r6, ror #14
    893c:	strdeq	sl, [r0], -r0
    8940:	andeq	sl, r0, sl, lsl r7
    8944:	ldrdeq	sl, [r0], -ip
    8948:	blmi	89b1d4 <fchmod@plt+0x898fbc>
    894c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    8950:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    8954:	strmi	r4, [r5], -ip, lsl #12
    8958:	movwls	r6, #6171	; 0x181b
    895c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8960:	bl	dc694c <fchmod@plt+0xdc4734>
    8964:	strbtmi	r2, [r9], -r0, lsl #4
    8968:	strmi	r6, [r6], -r2
    896c:			; <UNDEFINED> instruction: 0xf7f94620
    8970:	bls	43008 <fchmod@plt+0x40df0>
    8974:	andle	r4, r5, r2, lsr #5
    8978:	svceq	0x00c37812
    897c:	svclt	0x00182a00
    8980:	cmnlt	r3, r1, lsl #6
    8984:	andcs	r6, r5, #2818048	; 0x2b0000
    8988:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    898c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    8990:			; <UNDEFINED> instruction: 0xf7f94478
    8994:	stmdavs	r9!, {r2, r3, r4, r9, fp, sp, lr, pc}
    8998:			; <UNDEFINED> instruction: 0xf7ff4622
    899c:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    89a0:	mvnle	r2, r0, lsl #22
    89a4:	blmi	2db1e4 <fchmod@plt+0x2d8fcc>
    89a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89ac:	blls	62a1c <fchmod@plt+0x60804>
    89b0:	qaddle	r4, sl, fp
    89b4:	ldcllt	0, cr11, [r0, #-8]!
    89b8:	stmdami	fp, {r1, r3, r8, fp, lr}
    89bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    89c0:	b	1469ac <fchmod@plt+0x144794>
    89c4:	strtmi	r7, [r2], -r9, lsr #18
    89c8:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    89cc:	b	2c69b8 <fchmod@plt+0x2c47a0>
    89d0:	andeq	lr, r1, r8, asr r4
    89d4:	andeq	r0, r0, r4, lsl #4
    89d8:	andeq	sl, r0, r6, lsl r7
    89dc:	andeq	sl, r0, ip, asr #28
    89e0:	strdeq	lr, [r1], -ip
    89e4:	andeq	sl, r0, ip, lsl #14
    89e8:	andeq	sl, r0, lr, lsl lr
    89ec:			; <UNDEFINED> instruction: 0x4604b510
    89f0:	andcs	r4, r5, #81920	; 0x14000
    89f4:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    89f8:			; <UNDEFINED> instruction: 0xf7f94478
    89fc:	stmdavs	r1!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    8a00:			; <UNDEFINED> instruction: 0x4010e8bd
    8a04:	ldmiblt	r8!, {r0, r1, ip, sp, lr, pc}^
    8a08:	strdeq	sl, [r0], -r6
    8a0c:	andeq	sl, r0, r4, ror #27
    8a10:			; <UNDEFINED> instruction: 0x4604b530
    8a14:	addlt	r4, r3, pc, lsl #26
    8a18:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8a1c:	svclt	0x00182b00
    8a20:	tstle	r2, r0, lsl #16
    8a24:	andlt	r6, r3, r8, rrx
    8a28:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    8a2c:	stmdami	fp, {r0, r2, r9, sp}
    8a30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8a34:	stmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a38:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
    8a3c:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
    8a40:	stmdavs	ip!, {r8, fp, sp}
    8a44:	tstcs	r8, r8, lsl #30
    8a48:	strls	r2, [r0], #-2816	; 0xfffff500
    8a4c:	movwcs	fp, #36616	; 0x8f08
    8a50:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    8a54:	andseq	r1, r2, ip, lsl #18
    8a58:	ldrdeq	sl, [r0], -r4
    8a5c:	andeq	sl, r0, sl, lsr #27
    8a60:	blmi	55b2b8 <fchmod@plt+0x5590a0>
    8a64:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8a68:	strmi	fp, [ip], -r5, lsl #1
    8a6c:			; <UNDEFINED> instruction: 0x460558d3
    8a70:	strtmi	r4, [r0], -r9, ror #12
    8a74:	movwls	r6, #14363	; 0x381b
    8a78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a7c:			; <UNDEFINED> instruction: 0xffe2f002
    8a80:	bmi	3b4fa8 <fchmod@plt+0x3b2d90>
    8a84:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    8a88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a8c:	subsmi	r9, sl, r3, lsl #22
    8a90:	andlt	sp, r5, sp, lsl #2
    8a94:	stmdbmi	sl, {r4, r5, r8, sl, fp, ip, sp, pc}
    8a98:	stmdami	sl, {r0, r2, r9, sp}
    8a9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8aa0:	ldmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8aa4:	blls	a2b50 <fchmod@plt+0xa0938>
    8aa8:			; <UNDEFINED> instruction: 0xf7ff4622
    8aac:			; <UNDEFINED> instruction: 0xf7f9fd69
    8ab0:	svclt	0x0000e99a
    8ab4:	andeq	lr, r1, r0, asr #6
    8ab8:	andeq	r0, r0, r4, lsl #4
    8abc:	andeq	lr, r1, lr, lsl r3
    8ac0:	muleq	r0, r8, r6
    8ac4:	andeq	sl, r0, lr, lsr sp
    8ac8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    8acc:			; <UNDEFINED> instruction: 0x47707018
    8ad0:	muleq	r1, sl, r5
    8ad4:	andcs	fp, r0, r8, lsl #10
    8ad8:	bl	1946ac4 <fchmod@plt+0x19448ac>
    8adc:	stmdami	pc, {r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    8ae0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    8ae4:			; <UNDEFINED> instruction: 0xf7f92001
    8ae8:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    8aec:	stmdami	ip, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    8af0:			; <UNDEFINED> instruction: 0xf7f94478
    8af4:	tstlt	r0, r6, lsl #20
    8af8:	blcs	26b0c <fchmod@plt+0x248f4>
    8afc:	stmdami	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    8b00:			; <UNDEFINED> instruction: 0xf7f94478
    8b04:	strdlt	lr, [r8, -lr]!	; <UNPREDICTABLE>
    8b08:	blcs	26b1c <fchmod@plt+0x24904>
    8b0c:	stmdami	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    8b10:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    8b14:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    8b18:	svclt	0x0000bd08
    8b1c:	andeq	sl, r0, ip, lsl #13
    8b20:	andeq	sl, r0, r0, lsl #13
    8b24:	andeq	sl, r0, ip, ror r6
    8b28:			; <UNDEFINED> instruction: 0x000086bc
    8b2c:			; <UNDEFINED> instruction: 0x000086b6
    8b30:			; <UNDEFINED> instruction: 0x21a44a4c
    8b34:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    8b38:	mvnsmi	lr, #737280	; 0xb4000
    8b3c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    8b40:	andcs	fp, r1, r7, lsr #1
    8b44:	ldmdavs	fp, {r0, r3, r6, r9, sl, fp, lr}
    8b48:			; <UNDEFINED> instruction: 0xf04f9325
    8b4c:			; <UNDEFINED> instruction: 0xf7ff0300
    8b50:	ldrbtmi	pc, [lr], #-2343	; 0xfffff6d9	; <UNPREDICTABLE>
    8b54:	andcs	r4, r0, r4, lsl #12
    8b58:	bl	946b44 <fchmod@plt+0x94492c>
    8b5c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    8b60:	eorvc	sp, r3, sp, asr r1
    8b64:			; <UNDEFINED> instruction: 0xf7ff6065
    8b68:	stmdbmi	r1, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    8b6c:			; <UNDEFINED> instruction: 0x46074479
    8b70:	ldm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b74:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
    8b78:	ldmdblt	r8!, {r1, r4, fp, ip, sp, lr}^
    8b7c:	stmdblt	sl, {r5, ip, sp, lr}
    8b80:	eorvc	r2, r3, r0, lsl #6
    8b84:	blmi	e1b47c <fchmod@plt+0xe19264>
    8b88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8b8c:	blls	962bfc <fchmod@plt+0x9609e4>
    8b90:	qdaddle	r4, sl, fp
    8b94:	eorlt	r4, r7, r0, lsr #12
    8b98:	mvnshi	lr, #12386304	; 0xbd0000
    8b9c:	rscle	r2, pc, r0, lsl #20
    8ba0:	blcs	26c34 <fchmod@plt+0x24a1c>
    8ba4:			; <UNDEFINED> instruction: 0xf10dd0ee
    8ba8:			; <UNDEFINED> instruction: 0xf1040808
    8bac:			; <UNDEFINED> instruction: 0xf7ff009c
    8bb0:	addcs	pc, ip, #3588096	; 0x36c000
    8bb4:	strbmi	r2, [r0], -r0, lsl #2
    8bb8:	b	cc6ba4 <fchmod@plt+0xcc498c>
    8bbc:			; <UNDEFINED> instruction: 0xf7f9a803
    8bc0:			; <UNDEFINED> instruction: 0xf104ea88
    8bc4:	strbmi	r0, [r1], -ip, lsl #4
    8bc8:			; <UNDEFINED> instruction: 0xf04f200d
    8bcc:			; <UNDEFINED> instruction: 0xf04f0801
    8bd0:			; <UNDEFINED> instruction: 0xf8cd0900
    8bd4:			; <UNDEFINED> instruction: 0xf8cd8008
    8bd8:			; <UNDEFINED> instruction: 0xf7f9908c
    8bdc:			; <UNDEFINED> instruction: 0xf003e950
    8be0:	strmi	pc, [r2], -r5, asr #24
    8be4:	tstlt	r8, #160	; 0xa0
    8be8:			; <UNDEFINED> instruction: 0xf7ff4640
    8bec:	strbmi	pc, [r1], -r1, asr #18	; <UNPREDICTABLE>
    8bf0:	addseq	pc, r8, r4, asr #17
    8bf4:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    8bf8:			; <UNDEFINED> instruction: 0xf95af7ff
    8bfc:			; <UNDEFINED> instruction: 0x009cf8d4
    8c00:	b	ffac6bec <fchmod@plt+0xffac49d4>
    8c04:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    8c08:	b	ff9c6bf4 <fchmod@plt+0xff9c49dc>
    8c0c:			; <UNDEFINED> instruction: 0x464b481b
    8c10:	strbmi	r4, [r9], -sl, asr #12
    8c14:	stmdavs	r0, {r4, r5, fp, ip, lr}
    8c18:	ldmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c1c:			; <UNDEFINED> instruction: 0x2001e7b2
    8c20:	b	ff046c0c <fchmod@plt+0xff0449f4>
    8c24:	svclt	0x00181e03
    8c28:	ldr	r2, [sl, r1, lsl #6]
    8c2c:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c30:	ldmdbmi	r3, {r0, ip, pc}
    8c34:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    8c38:			; <UNDEFINED> instruction: 0xf7f94478
    8c3c:	bls	83324 <fchmod@plt+0x8110c>
    8c40:			; <UNDEFINED> instruction: 0x009cf8d4
    8c44:			; <UNDEFINED> instruction: 0xf7ff4611
    8c48:			; <UNDEFINED> instruction: 0xf8d4f933
    8c4c:			; <UNDEFINED> instruction: 0xf7f9009c
    8c50:			; <UNDEFINED> instruction: 0xf8d4eac4
    8c54:			; <UNDEFINED> instruction: 0xf7f900a0
    8c58:	strtmi	lr, [r9], -r0, asr #21
    8c5c:			; <UNDEFINED> instruction: 0xf0054638
    8c60:	svclt	0x0000fe45
    8c64:	andeq	lr, r1, lr, ror #4
    8c68:	andeq	r0, r0, r4, lsl #4
    8c6c:	andeq	lr, r1, r2, asr r2
    8c70:	andeq	sl, r0, r0, lsl #12
    8c74:	andeq	lr, r1, lr, ror #9
    8c78:	andeq	lr, r1, ip, lsl r2
    8c7c:	andeq	r0, r0, r4, lsr r2
    8c80:	andeq	sl, r0, lr, asr #10
    8c84:	andeq	sl, r0, r4, asr r5
    8c88:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
    8c8c:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    8c90:	strmi	r2, [r4], -r1, lsl #2
    8c94:			; <UNDEFINED> instruction: 0x0098f8d0
    8c98:			; <UNDEFINED> instruction: 0xf90af7ff
    8c9c:	ldrdne	lr, [r1], -r4
    8ca0:			; <UNDEFINED> instruction: 0xf0032202
    8ca4:			; <UNDEFINED> instruction: 0xf104fc11
    8ca8:	andcs	r0, r0, #12, 2
    8cac:			; <UNDEFINED> instruction: 0xf7f9200d
    8cb0:	strtmi	lr, [r0], -r6, ror #17
    8cb4:			; <UNDEFINED> instruction: 0x4010e8bd
    8cb8:	ldmdalt	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cbc:	ldrbmi	lr, [r0, sp, lsr #18]!
    8cc0:	mcrrmi	6, 8, r4, r7, cr8
    8cc4:	blmi	11f4edc <fchmod@plt+0x11f2cc4>
    8cc8:	stmibvs	sp, {r0, r7, r9, sl, lr}^
    8ccc:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
    8cd0:			; <UNDEFINED> instruction: 0x4692447b
    8cd4:	and	r2, r4, r7, lsl #14
    8cd8:	svccc	0x0014f854
    8cdc:	movtlt	r3, #46340	; 0xb504
    8ce0:	adcsmi	r6, lr, #6750208	; 0x670000
    8ce4:			; <UNDEFINED> instruction: 0xf8d8d1f8
    8ce8:	ldrmi	r1, [r8], -r0
    8cec:			; <UNDEFINED> instruction: 0xf7f94632
    8cf0:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    8cf4:	stmdavs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}
    8cf8:	eorvs	r1, sl, sl, asr ip
    8cfc:	cmple	ip, r0, lsl #22
    8d00:	andeq	pc, r8, r8, lsl #2
    8d04:			; <UNDEFINED> instruction: 0xf0049003
    8d08:			; <UNDEFINED> instruction: 0xf8d8ffdf
    8d0c:			; <UNDEFINED> instruction: 0xf8d82018
    8d10:	stmdals	r3, {r2, ip}
    8d14:			; <UNDEFINED> instruction: 0xf8a4f005
    8d18:			; <UNDEFINED> instruction: 0xf0059803
    8d1c:	strls	pc, [r0], #-2227	; 0xfffff74d
    8d20:			; <UNDEFINED> instruction: 0xf8d8464a
    8d24:	stmiavs	r4!, {r4, ip, sp}
    8d28:	ldrdeq	lr, [r0, -sl]
    8d2c:	andlt	r4, r4, r0, lsr #15
    8d30:			; <UNDEFINED> instruction: 0x87f0e8bd
    8d34:	stclle	14, cr2, [ip, #-4]
    8d38:	ldrdcc	pc, [r4], -sl
    8d3c:	cmplt	r4, #220, 22	; 0x37000
    8d40:	ldrdvc	pc, [r0], -r8
    8d44:	ldrmi	lr, [ip], -r0
    8d48:	ldrtmi	r6, [r2], -r5, ror #16
    8d4c:			; <UNDEFINED> instruction: 0x46284639
    8d50:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d54:	strtmi	fp, [r8], -r0, lsr #18
    8d58:	ldmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d5c:	andsle	r4, sp, r6, lsl #5
    8d60:	blcs	22df4 <fchmod@plt+0x20bdc>
    8d64:	andcs	sp, ip, pc, ror #3
    8d68:			; <UNDEFINED> instruction: 0xf968f7ff
    8d6c:			; <UNDEFINED> instruction: 0x1014f8d8
    8d70:			; <UNDEFINED> instruction: 0xf8d84605
    8d74:			; <UNDEFINED> instruction: 0xf7ff0000
    8d78:			; <UNDEFINED> instruction: 0xf8d8fa15
    8d7c:	rsbvs	r1, r8, r8, lsl r0
    8d80:	ldrdeq	pc, [r4], -r8
    8d84:	blx	3c6d88 <fchmod@plt+0x3c4b70>
    8d88:	eorvs	r2, fp, r0, lsl #6
    8d8c:	eorvs	r6, r5, r8, lsr #1
    8d90:	pop	{r2, ip, sp, pc}
    8d94:			; <UNDEFINED> instruction: 0xf10387f0
    8d98:			; <UNDEFINED> instruction: 0xe7e4043c
    8d9c:	andcs	r4, r5, #294912	; 0x48000
    8da0:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    8da4:			; <UNDEFINED> instruction: 0xf7f94478
    8da8:			; <UNDEFINED> instruction: 0xf8d8e812
    8dac:			; <UNDEFINED> instruction: 0xf8d83000
    8db0:			; <UNDEFINED> instruction: 0x46012014
    8db4:			; <UNDEFINED> instruction: 0xf0004648
    8db8:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8dbc:	stmdami	sp, {r0, r2, r9, sp}
    8dc0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8dc4:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8dc8:	strmi	r6, [r1], -r2, lsr #16
    8dcc:			; <UNDEFINED> instruction: 0xf0004648
    8dd0:	stmdbmi	r9, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8dd4:	stmdami	r9, {r0, r2, r9, sp}
    8dd8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8ddc:	svclt	0x0000e7e3
    8de0:	andeq	sp, r1, r0, ror #25
    8de4:	andeq	sl, r0, r4, asr #9
    8de8:	andeq	sl, r0, r6, asr #8
    8dec:	andeq	sl, r0, r8, lsr sl
    8df0:	ldrdeq	sl, [r0], -ip
    8df4:	andeq	sl, r0, sl, lsl sl
    8df8:	andeq	sl, r0, r4, ror #7
    8dfc:	andeq	sl, r0, r2, lsl #20
    8e00:			; <UNDEFINED> instruction: 0x4606b570
    8e04:			; <UNDEFINED> instruction: 0x46142034
    8e08:			; <UNDEFINED> instruction: 0xf7fe460d
    8e0c:	movwcs	pc, #4033	; 0xfc1	; <UNPREDICTABLE>
    8e10:	movwcc	lr, #10688	; 0x29c0
    8e14:	streq	r6, [r3, r3, lsl #2]!
    8e18:			; <UNDEFINED> instruction: 0xf004bf48
    8e1c:	addvs	r0, r6, #67108864	; 0x4000000
    8e20:	mvnmi	fp, #344	; 0x158
    8e24:	movweq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
    8e28:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    8e2c:	andvs	r6, r3, r4, asr #32
    8e30:	stmib	r0, {r8, r9, sp}^
    8e34:	stmib	r0, {r0, r1, r3, r8, r9, ip, lr}^
    8e38:	ldcllt	3, cr3, [r0, #-20]!	; 0xffffffec
    8e3c:	strbeq	fp, [sl, #1392]	; 0x570
    8e40:			; <UNDEFINED> instruction: 0x460d4e18
    8e44:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    8e48:	stmdavc	r3, {r1, r8, sl, ip, lr, pc}
    8e4c:	andsle	r2, r7, sp, lsr #22
    8e50:	strtmi	r2, [r0], -r0, lsl #2
    8e54:	stmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e58:	strmi	r1, [r1], -r3, asr #24
    8e5c:			; <UNDEFINED> instruction: 0xf045d018
    8e60:	strtmi	r0, [r0], -r0, lsl #5
    8e64:			; <UNDEFINED> instruction: 0xffccf7ff
    8e68:	andcs	r4, r1, #960	; 0x3c0
    8e6c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    8e70:	msreq	CPSR_fs, #0, 2
    8e74:	ldmdbpl	r0!, {r2, r9, sl, lr}^
    8e78:			; <UNDEFINED> instruction: 0xf8a0f7fe
    8e7c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8e80:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
    8e84:	strtmi	sp, [sl], -r4, ror #3
    8e88:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8e8c:	svclt	0x00b8f7ff
    8e90:	andcs	r4, r5, #98304	; 0x18000
    8e94:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    8e98:			; <UNDEFINED> instruction: 0xf7f84478
    8e9c:	qadd8mi	lr, r1, r8
    8ea0:			; <UNDEFINED> instruction: 0xff2af7fd
    8ea4:	andeq	sp, r1, lr, asr pc
    8ea8:	andeq	r0, r0, r0, asr #4
    8eac:	andeq	sl, r0, r2, lsl #7
    8eb0:	andeq	sl, r0, r4, asr #18
    8eb4:			; <UNDEFINED> instruction: 0x4604b5f0
    8eb8:	adclt	r4, r9, pc, lsr sp
    8ebc:	bge	31bbc0 <fchmod@plt+0x3199a8>
    8ec0:	bvs	ff85a0bc <fchmod@plt+0xff857ea4>
    8ec4:	stmiapl	fp!, {r0, r1, sp}^
    8ec8:			; <UNDEFINED> instruction: 0x9327681b
    8ecc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8ed0:	svc	0x00cef7f8
    8ed4:	suble	r3, pc, r1
    8ed8:			; <UNDEFINED> instruction: 0xf4039b10
    8edc:			; <UNDEFINED> instruction: 0xf5b34370
    8ee0:	eorle	r5, r3, r0, lsl #31
    8ee4:			; <UNDEFINED> instruction: 0x0118e9dd
    8ee8:			; <UNDEFINED> instruction: 0xf1712801
    8eec:	ble	389af4 <fchmod@plt+0x3878dc>
    8ef0:	rsbvs	r2, r3, #0, 6
    8ef4:	eorvs	r4, r3, #24, 12	; 0x1800000
    8ef8:	blmi	c1b7c4 <fchmod@plt+0xc195ac>
    8efc:	mvnvs	r4, sl, ror r4
    8f00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f04:	subsmi	r9, sl, r7, lsr #22
    8f08:	eorlt	sp, r9, r4, lsr r1
    8f0c:			; <UNDEFINED> instruction: 0xf7febdf0
    8f10:	bls	648c14 <fchmod@plt+0x6469fc>
    8f14:	eorvs	r4, r0, #1048576	; 0x100000
    8f18:			; <UNDEFINED> instruction: 0xf0056ae0
    8f1c:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    8f20:	bvs	83fbf8 <fchmod@plt+0x83d9e0>
    8f24:	strmi	r9, [r3], #-2840	; 0xfffff4e8
    8f28:	strb	r6, [r5, r3, ror #4]!
    8f2c:	blge	251734 <fchmod@plt+0x24f51c>
    8f30:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    8f34:	stcge	3, cr9, [r6, #-16]
    8f38:	ldrmi	r2, [r1], -r1, lsl #6
    8f3c:	movwpl	lr, #2509	; 0x9cd
    8f40:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    8f44:	stmib	sp, {r2, r8, r9, sp}^
    8f48:	bvs	ff822b58 <fchmod@plt+0xff820940>
    8f4c:	andcs	lr, r6, #3358720	; 0x334000
    8f50:			; <UNDEFINED> instruction: 0xf0059208
    8f54:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    8f58:			; <UNDEFINED> instruction: 0xf1714606
    8f5c:	blle	7c9b64 <fchmod@plt+0x7c794c>
    8f60:			; <UNDEFINED> instruction: 0xf0044628
    8f64:	strtmi	pc, [r8], -pc, lsl #31
    8f68:			; <UNDEFINED> instruction: 0xffdef004
    8f6c:	stmib	r4, {r1, r2, sl, lr}^
    8f70:	strb	r0, [r1, r8, lsl #12]
    8f74:	svc	0x0036f7f8
    8f78:	andcs	r4, r5, #294912	; 0x48000
    8f7c:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    8f80:			; <UNDEFINED> instruction: 0xf7f84478
    8f84:	bvs	fe884c1c <fchmod@plt+0xfe882a04>
    8f88:	mrc2	7, 5, pc, cr6, cr13, {7}
    8f8c:	andcs	r4, r5, #245760	; 0x3c000
    8f90:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    8f94:			; <UNDEFINED> instruction: 0xf7f84478
    8f98:	bvs	fe884c08 <fchmod@plt+0xfe8829f0>
    8f9c:	mcr2	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    8fa0:	andcs	r4, r5, #12, 18	; 0x30000
    8fa4:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    8fa8:			; <UNDEFINED> instruction: 0xf7f84478
    8fac:	bvs	fe884bf4 <fchmod@plt+0xfe8829dc>
    8fb0:			; <UNDEFINED> instruction: 0xf7fd9a0b
    8fb4:	svclt	0x0000fe83
    8fb8:	andeq	sp, r1, r4, ror #29
    8fbc:	andeq	r0, r0, r4, lsl #4
    8fc0:	andeq	sp, r1, r8, lsr #29
    8fc4:	ldrdeq	sl, [r0], -r2
    8fc8:	andeq	sl, r0, ip, asr r8
    8fcc:	andeq	sl, r0, sl, lsl #6
    8fd0:	andeq	sl, r0, r8, asr #16
    8fd4:	ldrdeq	sl, [r0], -r2
    8fd8:	andeq	sl, r0, r4, lsr r8
    8fdc:	svcmi	0x00f8e92d
    8fe0:			; <UNDEFINED> instruction: 0xf8d44604
    8fe4:	bvs	3907c <fchmod@plt+0x36e64>
    8fe8:	vrshl.s8	d20, d4, d16
    8fec:	strmi	r8, [lr], -sl, lsl #2
    8ff0:			; <UNDEFINED> instruction: 0x469a4691
    8ff4:	blvs	901014 <fchmod@plt+0x8fedfc>
    8ff8:			; <UNDEFINED> instruction: 0xf1034560
    8ffc:			; <UNDEFINED> instruction: 0x63230301
    9000:	rscshi	pc, pc, r0
    9004:	eorvs	r3, r0, #1
    9008:	stcpl	8, cr15, [r1], {16}
    900c:	mvneq	pc, #5
    9010:	rscsle	r2, r0, sl, lsl #22
    9014:			; <UNDEFINED> instruction: 0xf0804560
    9018:			; <UNDEFINED> instruction: 0xf8df80f4
    901c:	svcmi	0x0093824c
    9020:	ldrbtmi	r4, [pc], #-1272	; 9028 <fchmod@plt+0x6e10>
    9024:			; <UNDEFINED> instruction: 0xf1004560
    9028:	ldrshtvs	r3, [r3], -pc
    902c:	rsc	sp, fp, ip, lsl #6
    9030:	nopeq	{37}	; 0x25
    9034:	blcs	6a38c4 <fchmod@plt+0x6a16ac>
    9038:	bvs	187d124 <fchmod@plt+0x187af0c>
    903c:	eorvs	r1, r3, #21248	; 0x5300
    9040:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    9044:	sbcshi	pc, r6, r0, lsl #1
    9048:	strtmi	r2, [r8], -r4, lsl #2
    904c:	mrc2	7, 6, pc, cr10, cr10, {7}
    9050:	rscle	r2, sp, r0, lsl #16
    9054:	ldmdavs	r1!, {r1, r5, r9, fp, sp, lr}
    9058:	blcc	4f9ac <fchmod@plt+0x4d794>
    905c:	blcs	21630 <fchmod@plt+0x1f418>
    9060:	sbcshi	pc, r4, r0
    9064:	blcs	b67098 <fchmod@plt+0xb64e80>
    9068:	rscshi	pc, r8, r0
    906c:	addsmi	r6, r3, #405504	; 0x63000
    9070:	rsc	sp, sp, lr, lsl #16
    9074:	strtmi	r2, [r8], -r4, lsl #2
    9078:	mcr2	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    907c:	bicslt	r4, r0, r3, lsl #13
    9080:	ldrdcs	lr, [r8, -r4]
    9084:	eorvs	r1, r3, #21248	; 0x5300
    9088:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    908c:	rschi	pc, r0, r0, lsl #1
    9090:	mvnle	r2, sl, lsl #26
    9094:	andcs	r4, r5, #1933312	; 0x1d8000
    9098:	ldrbtmi	r4, [r9], #-2166	; 0xfffff78a
    909c:			; <UNDEFINED> instruction: 0xf7f84478
    90a0:	ldmdavs	r3!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    90a4:			; <UNDEFINED> instruction: 0x46016972
    90a8:			; <UNDEFINED> instruction: 0xf0004620
    90ac:	ldmdavs	r1!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    90b0:	blcc	4fa04 <fchmod@plt+0x4d7ec>
    90b4:	ldmib	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    90b8:	addsmi	r3, r3, #8, 4	; 0x80000000
    90bc:	sbchi	pc, r8, r0, lsl #1
    90c0:			; <UNDEFINED> instruction: 0xf0002d1a
    90c4:	ldccs	0, cr8, [sl, #-764]!	; 0xfffffd04
    90c8:	adcshi	pc, r6, r0, asr #32
    90cc:	eorvs	r1, r1, #22784	; 0x5900
    90d0:	stccs	8, cr7, [sl, #-116]	; 0xffffff8c
    90d4:	addhi	pc, fp, r0
    90d8:	strtmi	r2, [r8], -r4, lsl #2
    90dc:	mrc2	7, 4, pc, cr2, cr10, {7}
    90e0:	andcc	lr, r8, #212, 18	; 0x350000
    90e4:	addsmi	fp, sl, #56, 2
    90e8:	stmdbmi	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}^
    90ec:	stmdami	r3!, {r0, r2, r9, sp}^
    90f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    90f4:	addsmi	lr, r3, #55312384	; 0x34c0000
    90f8:	lfmcs	f5, 1, [sl, #-988]	; 0xfffffc24
    90fc:	addshi	pc, r6, r0
    9100:	rsbsvs	r3, r3, r1, lsl #22
    9104:			; <UNDEFINED> instruction: 0xf1bbe030
    9108:	andle	r0, pc, r0, lsl #30
    910c:	andcs	r6, r5, #6488064	; 0x630000
    9110:			; <UNDEFINED> instruction: 0xf140059b
    9114:	strbmi	r8, [r1], -r6, lsl #1
    9118:			; <UNDEFINED> instruction: 0xf7f84638
    911c:	ldmdbvs	r2!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    9120:			; <UNDEFINED> instruction: 0x46016833
    9124:			; <UNDEFINED> instruction: 0xf0004620
    9128:	bvs	18c88ac <fchmod@plt+0x18c6694>
    912c:	blvs	8e39b8 <fchmod@plt+0x8e17a0>
    9130:			; <UNDEFINED> instruction: 0xf1034291
    9134:			; <UNDEFINED> instruction: 0x63230301
    9138:	sfmne	f5, 3, [fp], {46}	; 0x2e
    913c:	addsmi	r6, sl, #805306370	; 0x30000002
    9140:	stmdble	sl!, {r0, r2, r3, fp, ip, sp, lr}
    9144:	eorle	r2, r8, sl, lsl #26
    9148:	strtmi	r2, [r8], -r4, lsl #2
    914c:	mrc2	7, 2, pc, cr10, cr10, {7}
    9150:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    9154:	ldmib	r4, {r0, r1, r4, r6, ip, lr, pc}^
    9158:	sfmcc	f5, 4, [r1, #-32]	; 0xffffffe0
    915c:	adcmi	r6, sl, #1342177282	; 0x50000002
    9160:			; <UNDEFINED> instruction: 0x1c6bd90c
    9164:	stmdavc	sp!, {r0, r1, r5, r9, sp, lr}
    9168:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    916c:	sbcle	r2, sl, sl, lsl #22
    9170:	svceq	0x0000f1bb
    9174:	bvs	97d59c <fchmod@plt+0x97b384>
    9178:	ldmle	r2!, {r1, r3, r5, r7, r9, lr}^
    917c:	andcs	r4, r5, #64, 18	; 0x100000
    9180:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    9184:			; <UNDEFINED> instruction: 0xe78a4478
    9188:	tstcs	r4, r8, lsr #12
    918c:	mrc2	7, 1, pc, cr10, cr10, {7}
    9190:	bvs	18a3a2c <fchmod@plt+0x18a1814>
    9194:	strb	r4, [r2, r3, lsl #13]!
    9198:	ldmdavs	r1!, {r0, r1, r3, r9, sl, lr}^
    919c:			; <UNDEFINED> instruction: 0x1e531a5a
    91a0:	stmdblt	fp!, {r0, r1, r4, r5, r7, r8, sp, lr}
    91a4:	ldmibvs	r3!, {r2, r3, sp, lr, pc}
    91a8:			; <UNDEFINED> instruction: 0x61b33b01
    91ac:	ldmdavs	r1!, {r0, r1, r6, r8, ip, sp, pc}^
    91b0:	tstcs	r4, fp, lsl #8
    91b4:	stceq	8, cr15, [r1], {19}
    91b8:	mcr2	7, 1, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    91bc:	mvnsle	r2, r0, lsl #16
    91c0:	ldrbmi	r4, [r2], -r0, lsr #12
    91c4:			; <UNDEFINED> instruction: 0x47c84631
    91c8:			; <UNDEFINED> instruction: 0x0c08e9d4
    91cc:	andle	r4, r4, #96, 10	; 0x18000000
    91d0:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    91d4:			; <UNDEFINED> instruction: 0xf47f2b0a
    91d8:	stccs	15, cr10, [sl, #-148]	; 0xffffff6c
    91dc:	blvs	8f8df8 <fchmod@plt+0x8f6be0>
    91e0:	andcs	r2, r1, r1
    91e4:	svclt	0x0008181b
    91e8:	pop	{r0, r1, r5, r8, r9, sp, lr}
    91ec:	addmi	r8, sl, #248, 30	; 0x3e0
    91f0:	ldrb	sp, [sl, -r7, lsl #17]!
    91f4:			; <UNDEFINED> instruction: 0x461a6831
    91f8:	blcc	4fb6c <fchmod@plt+0x4d954>
    91fc:	bvs	902ebc <fchmod@plt+0x900ca4>
    9200:	andcs	lr, r0, fp, asr #15
    9204:	svchi	0x00f8e8bd
    9208:	cmnvs	r3, r0, lsl #6
    920c:	andcs	r4, r5, #491520	; 0x78000
    9210:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    9214:			; <UNDEFINED> instruction: 0xf7f84478
    9218:			; <UNDEFINED> instruction: 0x4601edda
    921c:			; <UNDEFINED> instruction: 0xf0004620
    9220:	ldmdbmi	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    9224:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    9228:			; <UNDEFINED> instruction: 0xe7384478
    922c:	andcs	r4, r5, #425984	; 0x68000
    9230:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    9234:			; <UNDEFINED> instruction: 0xe7324478
    9238:	andcs	r4, r5, #409600	; 0x64000
    923c:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    9240:			; <UNDEFINED> instruction: 0xe72c4478
    9244:	andcs	r4, r5, #24, 18	; 0x60000
    9248:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    924c:			; <UNDEFINED> instruction: 0xe7264478
    9250:	andcs	r4, r5, #376832	; 0x5c000
    9254:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    9258:			; <UNDEFINED> instruction: 0xe7204478
    925c:	andcs	r4, r5, #360448	; 0x58000
    9260:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    9264:			; <UNDEFINED> instruction: 0xe71a4478
    9268:	andeq	sl, r0, r0, asr #7
    926c:			; <UNDEFINED> instruction: 0x0000a7ba
    9270:	andeq	sl, r0, lr, lsr #7
    9274:	andeq	sl, r0, r0, asr #14
    9278:	andeq	sl, r0, r8, ror #4
    927c:	andeq	sl, r0, sl, ror #13
    9280:	andeq	sl, r0, r2, lsl #5
    9284:	andeq	sl, r0, r8, asr r6
    9288:	andeq	sl, r0, lr, lsr #1
    928c:	andeq	sl, r0, r8, asr #11
    9290:			; <UNDEFINED> instruction: 0x0000a1ba
    9294:			; <UNDEFINED> instruction: 0x0000a5b4
    9298:	andeq	sl, r0, sl, ror #2
    929c:	andeq	sl, r0, r8, lsr #11
    92a0:	andeq	sl, r0, lr, ror #1
    92a4:	muleq	r0, ip, r5
    92a8:	strheq	sl, [r0], -r6
    92ac:	muleq	r0, r0, r5
    92b0:	andeq	sl, r0, r2, lsl r2
    92b4:	andeq	sl, r0, r4, lsl #11
    92b8:	andeq	sl, r0, r2, ror r0
    92bc:	andeq	sl, r0, r8, ror r5
    92c0:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    92c4:			; <UNDEFINED> instruction: 0x4604061b
    92c8:	stmibvs	r0!, {r3, sl, ip, lr, pc}^
    92cc:			; <UNDEFINED> instruction: 0xf7f8b108
    92d0:	strtmi	lr, [r0], -ip, lsr #26
    92d4:			; <UNDEFINED> instruction: 0x4010e8bd
    92d8:	stclt	7, cr15, [r4, #-992]!	; 0xfffffc20
    92dc:			; <UNDEFINED> instruction: 0xf7fd2001
    92e0:	bvs	ff84822c <fchmod@plt+0xff846014>
    92e4:	svc	0x0078f7f8
    92e8:	rscle	r2, lr, r0, lsl #16
    92ec:	andcs	r4, r5, #4, 18	; 0x10000
    92f0:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    92f4:			; <UNDEFINED> instruction: 0xf7f84478
    92f8:	bvs	fe8848a8 <fchmod@plt+0xfe882690>
    92fc:	ldc2l	7, cr15, [ip], #1012	; 0x3f4
    9300:	muleq	r0, sl, r1
    9304:	andeq	sl, r0, r8, ror #9
    9308:			; <UNDEFINED> instruction: 0x4694b4f0
    930c:	cmnlt	r7, pc, lsl #16
    9310:	strhlt	r6, [ip, #-140]	; 0xffffff74
    9314:			; <UNDEFINED> instruction: 0x5603e9d4
    9318:	rscsvs	fp, r5, r6, lsr r3
    931c:	smlattlt	r5, r5, r8, r6
    9320:	stmiavs	r4!, {r1, r2, r3, r5, r8, sp, lr}
    9324:	mvnsle	r2, r0, lsl #24
    9328:	svccs	0x0000687f
    932c:			; <UNDEFINED> instruction: 0x4662d1f0
    9330:			; <UNDEFINED> instruction: 0xf1bc2700
    9334:	eorle	r0, r2, r0, lsl #30
    9338:	mulsvs	r0, r4, r8
    933c:	ands	fp, fp, r4, ror #18
    9340:	strbeq	pc, [r0, #262]!	; 0x106	; <UNPREDICTABLE>
    9344:	ldrdvs	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    9348:	strvs	lr, [r3, -r4, asr #19]
    934c:	tstlt	r6, lr, lsr #16
    9350:	eorvs	r6, ip, r4, lsr r1
    9354:	cmnlt	ip, r4, lsr #17
    9358:	blcs	234f8 <fchmod@plt+0x212e0>
    935c:			; <UNDEFINED> instruction: 0xf106d1f0
    9360:			; <UNDEFINED> instruction: 0xf8d605e4
    9364:	strb	r6, [pc, r4, ror #1]!
    9368:	tstlt	r3, r2, ror #16
    936c:	rscpl	pc, r0, r2, asr #17
    9370:			; <UNDEFINED> instruction: 0xf8c2e7d5
    9374:	ldrb	r5, [r2, r4, ror #1]
    9378:	bcs	234c8 <fchmod@plt+0x212b0>
    937c:	ldfltp	f5, [r0], #880	; 0x370
    9380:	andgt	pc, r0, r1, asr #17
    9384:	svclt	0x00004770
    9388:	svcmi	0x00f0e92d
    938c:	stc	6, cr4, [sp, #-16]!
    9390:			; <UNDEFINED> instruction: 0xf04f8b06
    9394:	stmdavs	r2, {r8, fp}^
    9398:			; <UNDEFINED> instruction: 0x3740f8df
    939c:			; <UNDEFINED> instruction: 0xf8df0792
    93a0:	rscslt	r2, r5, r0, asr #14
    93a4:	ldrbtmi	sl, [sl], #-3336	; 0xfffff2f8
    93a8:	sqtgee	f1, f3
    93ac:			; <UNDEFINED> instruction: 0x1734f8df
    93b0:	bcs	444be0 <fchmod@plt+0x4429c8>
    93b4:	vmla.f32	s18, s18, s6
    93b8:	ldrbtmi	r5, [r9], #-2704	; 0xfffff570
    93bc:	bvs	fe444be4 <fchmod@plt+0xfe4429cc>
    93c0:	beq	12457fc <fchmod@plt+0x12435e4>
    93c4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    93c8:			; <UNDEFINED> instruction: 0xf04f9373
    93cc:			; <UNDEFINED> instruction: 0xf04f0300
    93d0:	stmib	sp, {r8, r9}^
    93d4:	stmib	sp, {r3, r8, r9, ip, sp}^
    93d8:	movwls	r3, #49930	; 0xc30a
    93dc:	movwcc	lr, #22981	; 0x59c5
    93e0:			; <UNDEFINED> instruction: 0x3704f8df
    93e4:	svclt	0x005861ee
    93e8:	ldrbtmi	sl, [fp], #-3357	; 0xfffff2e3
    93ec:	stcge	15, cr11, [sp, #-288]!	; 0xfffffee0
    93f0:	bcc	2e00c <fchmod@plt+0x2bdf4>
    93f4:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    93f8:	svclt	0x0018ae10
    93fc:	andls	r2, r2, #268435456	; 0x10000000
    9400:			; <UNDEFINED> instruction: 0xf8df447b
    9404:	orrvs	r2, r5, ip, ror #13
    9408:	bcc	444c30 <fchmod@plt+0x442a18>
    940c:	blge	19a5fc <fchmod@plt+0x1983e4>
    9410:	andsge	pc, r8, sp, asr #17
    9414:	bcs	fe444c44 <fchmod@plt+0xfe442a2c>
    9418:	andsge	pc, r4, r0, asr #17
    941c:	bcc	444c48 <fchmod@plt+0x442a30>
    9420:	addscs	r6, r8, #93	; 0x5d
    9424:	mufe	f2, f0, f0
    9428:			; <UNDEFINED> instruction: 0xf7f80a90
    942c:			; <UNDEFINED> instruction: 0x4630edfa
    9430:			; <UNDEFINED> instruction: 0xf92ef001
    9434:	bcc	444ca0 <fchmod@plt+0x442a88>
    9438:	bcs	444ca0 <fchmod@plt+0x442a88>
    943c:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
    9440:			; <UNDEFINED> instruction: 0xf7ff1a90
    9444:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9448:	adchi	pc, r7, #0
    944c:			; <UNDEFINED> instruction: 0xf1b99b02
    9450:	svclt	0x00080f00
    9454:	blcs	1205c <fchmod@plt+0xfe44>
    9458:	sbcshi	pc, r8, #64	; 0x40
    945c:			; <UNDEFINED> instruction: 0x462068b3
    9460:	bcs	444cd0 <fchmod@plt+0x442ab8>
    9464:			; <UNDEFINED> instruction: 0xf0006859
    9468:	stmdavs	r3!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    946c:	strle	r0, [r4], #-1947	; 0xfffff865
    9470:			; <UNDEFINED> instruction: 0xf03369b3
    9474:			; <UNDEFINED> instruction: 0xf0000302
    9478:	mnfem	f0, #0.0
    947c:			; <UNDEFINED> instruction: 0xf1052a90
    9480:			; <UNDEFINED> instruction: 0x46200114
    9484:			; <UNDEFINED> instruction: 0xff9af000
    9488:			; <UNDEFINED> instruction: 0x2668f8df
    948c:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    9490:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    9494:			; <UNDEFINED> instruction: 0xff92f000
    9498:			; <UNDEFINED> instruction: 0x265cf8df
    949c:	strtmi	r6, [r0], -r9, lsr #22
    94a0:			; <UNDEFINED> instruction: 0xf000447a
    94a4:	stmdavs	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    94a8:			; <UNDEFINED> instruction: 0xf140079f
    94ac:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, pc}^
    94b0:	blcs	23724 <fchmod@plt+0x2150c>
    94b4:	mvnhi	pc, r0
    94b8:			; <UNDEFINED> instruction: 0xf0002b01
    94bc:	blcs	12991c <fchmod@plt+0x127704>
    94c0:	stmiavs	fp!, {r0, r1, r8, ip, lr, pc}
    94c4:			; <UNDEFINED> instruction: 0xf0002b01
    94c8:	strtmi	r8, [r9], -r6, asr #5
    94cc:			; <UNDEFINED> instruction: 0xf0014650
    94d0:	stmdavs	sl!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    94d4:	cmnlt	sl, r8, lsr #2
    94d8:	ldmdblt	r3, {r0, r1, r4, r7, fp, sp, lr}
    94dc:	ldmvs	fp, {r0, r3, sp, lr, pc}
    94e0:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    94e4:	mvnsle	r2, r0, lsl #18
    94e8:	cmpvs	r9, r9, ror #17
    94ec:	blcs	23760 <fchmod@plt+0x21548>
    94f0:	ldmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    94f4:	mvnle	r2, r0, lsl #20
    94f8:	ldrdgt	pc, [r4], -r4
    94fc:			; <UNDEFINED> instruction: 0xf01c69b3
    9500:	tstle	r9, r2, lsl #28
    9504:	svcne	0x00996af2
    9508:			; <UNDEFINED> instruction: 0xf0002a00
    950c:	blcs	29d94 <fchmod@plt+0x27b7c>
    9510:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    9514:	addhi	pc, r5, #64, 4
    9518:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    951c:			; <UNDEFINED> instruction: 0xf0002f00
    9520:	cosne<illegal precision>	f0, f0
    9524:	vpmax.s8	d2, d0, d3
    9528:			; <UNDEFINED> instruction: 0xf8d68221
    952c:	tstlt	sl, r8, asr #1
    9530:	blcs	5814c <fchmod@plt+0x55f34>
    9534:	subhi	pc, ip, #0, 4
    9538:	svceq	0x0000f1be
    953c:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    9540:	blcs	635d4 <fchmod@plt+0x613bc>
    9544:	ldmibvs	r1!, {r3, r8, r9, sl, fp, ip, sp, pc}
    9548:	bicshi	pc, sp, r0
    954c:	ldmdavs	r8, {r0, r1, r4, r5, r7, fp, sp, lr}^
    9550:	stc2	0, cr15, [sl, #-4]!
    9554:	blcs	635e8 <fchmod@plt+0x613d0>
    9558:	svclt	0x001c4680
    955c:	strmi	r2, [r3], -r0
    9560:	tsthi	r0, r0	; <UNPREDICTABLE>
    9564:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    9568:	strtmi	r2, [r4], r0, lsl #14
    956c:	teqlt	sl, sl, lsl #18
    9570:	strcc	r6, [r1, -ip, asr #22]
    9574:	svclt	0x00182a01
    9578:	svclt	0x000c2c01
    957c:	movwcc	r3, #4097	; 0x1001
    9580:	stmdbcs	r0, {r0, r3, r6, fp, sp, lr}
    9584:	blcs	7dd54 <fchmod@plt+0x7bb3c>
    9588:	vmax.u8	q2, q0, q10
    958c:			; <UNDEFINED> instruction: 0xf0038227
    9590:	stmdacs	r0, {r0, r8, r9}
    9594:	sadd16mi	fp, r8, r4
    9598:	stmdacs	r0, {sp}
    959c:	subshi	pc, r0, #64	; 0x40
    95a0:			; <UNDEFINED> instruction: 0xf0014640
    95a4:	adcsmi	pc, r8, #8978432	; 0x890000
    95a8:	eorhi	pc, r3, #64	; 0x40
    95ac:	strbmi	r6, [r0], -r3, lsr #16
    95b0:			; <UNDEFINED> instruction: 0xf0002b03
    95b4:	blcs	69c08 <fchmod@plt+0x679f0>
    95b8:	cmphi	fp, r0	; <UNPREDICTABLE>
    95bc:			; <UNDEFINED> instruction: 0xf87cf001
    95c0:	stcle	8, cr2, [r3, #-4]
    95c4:	blcs	63878 <fchmod@plt+0x61660>
    95c8:	rsbhi	pc, r0, #64	; 0x40
    95cc:	strbmi	r6, [r0], -r3, lsr #16
    95d0:			; <UNDEFINED> instruction: 0xf0002b01
    95d4:			; <UNDEFINED> instruction: 0xf0018085
    95d8:	stmdacs	r1, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    95dc:	cmnle	pc, r0, asr #12
    95e0:	ldc2	0, cr15, [sl, #-4]!
    95e4:	strmi	r6, [r7], -r3, asr #22
    95e8:	tstle	r3, r1, lsl #22
    95ec:	blcs	638a0 <fchmod@plt+0x61688>
    95f0:	mvnhi	pc, r0
    95f4:	ldreq	r6, [r8, r3, ror #16]
    95f8:			; <UNDEFINED> instruction: 0xf107bf4c
    95fc:			; <UNDEFINED> instruction: 0xf107086c
    9600:	ldreq	r0, [r9], ip, lsr #16
    9604:	addshi	pc, sp, r0, lsl #2
    9608:	bcs	e3698 <fchmod@plt+0xe1480>
    960c:	addshi	pc, r9, r0
    9610:	ldmibvs	r1!, {r1, r4, r5, r6, r9, fp, sp, lr}^
    9614:	subsle	r2, r5, r0, lsl #20
    9618:	stmdacs	r0, {r4, fp, ip, sp, lr}
    961c:			; <UNDEFINED> instruction: 0x0718d052
    9620:	ldmibvs	r8!, {r0, r1, r2, r3, r6, r8, sl, ip, lr, pc}^
    9624:	suble	r2, ip, r0, lsl #16
    9628:	stmdacs	r0, {fp, ip, sp, lr}
    962c:	stmdbcs	r6, {r0, r3, r6, ip, lr, pc}
    9630:	ldmdbvs	sl!, {r1, ip, lr, pc}^
    9634:	suble	r2, r9, r6, lsl #20
    9638:	stmdavs	sl!, {r0, r6, r9, sl, lr}
    963c:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    9640:			; <UNDEFINED> instruction: 0xf1054638
    9644:			; <UNDEFINED> instruction: 0xf7ff0b40
    9648:			; <UNDEFINED> instruction: 0x46c4fe5f
    964c:	strbmi	r4, [r6], r8, lsr #13
    9650:	ldfeqd	f7, [r0], {12}
    9654:			; <UNDEFINED> instruction: 0x000fe8be
    9658:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    965c:			; <UNDEFINED> instruction: 0xf84c45de
    9660:			; <UNDEFINED> instruction: 0xf84c0c10
    9664:			; <UNDEFINED> instruction: 0xf84c1c0c
    9668:			; <UNDEFINED> instruction: 0xf84c2c08
    966c:	mvnle	r3, r4, lsl #24
    9670:			; <UNDEFINED> instruction: 0xf0136863
    9674:			; <UNDEFINED> instruction: 0xf0000802
    9678:			; <UNDEFINED> instruction: 0x06db8094
    967c:			; <UNDEFINED> instruction: 0xf8d6bf5c
    9680:			; <UNDEFINED> instruction: 0xf8c730b8
    9684:	blls	d594c <fchmod@plt+0xd3734>
    9688:	andsvs	fp, pc, r3, lsl #2
    968c:			; <UNDEFINED> instruction: 0xf1096a22
    9690:	bvs	18cba9c <fchmod@plt+0x18c9884>
    9694:			; <UNDEFINED> instruction: 0xf4ff429a
    9698:	stmdage	sl, {r2, r6, r7, r9, sl, fp, sp, pc}
    969c:	mcrr2	0, 0, pc, ip, cr4	; <UNPREDICTABLE>
    96a0:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    96a4:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    96a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    96ac:	blls	1ce371c <fchmod@plt+0x1ce1504>
    96b0:			; <UNDEFINED> instruction: 0xf040405a
    96b4:			; <UNDEFINED> instruction: 0x46488211
    96b8:	ldc	0, cr11, [sp], #468	; 0x1d4
    96bc:	pop	{r1, r2, r8, r9, fp, pc}
    96c0:	ldrshvs	r8, [sl, #240]!	; 0xf0
    96c4:	adcsle	r2, r7, r6, lsl #18
    96c8:	ldrtle	r0, [r2], #1818	; 0x71a
    96cc:	ldmibvs	r3!, {r0, r3, r4, r5, r6, r8, sp, lr}^
    96d0:	svclt	0x00182b05
    96d4:			; <UNDEFINED> instruction: 0xd1af6863
    96d8:	stmdavs	r3!, {r1, r4, r5, r9, fp, sp, lr}^
    96dc:			; <UNDEFINED> instruction: 0xe7ab61ba
    96e0:			; <UNDEFINED> instruction: 0xf00168e9
    96e4:	strmi	pc, [r7], -r9, lsl #26
    96e8:			; <UNDEFINED> instruction: 0xf8dfe784
    96ec:	andcs	r1, r5, #20, 8	; 0x14000000
    96f0:	ldreq	pc, [r0], #-2271	; 0xfffff721
    96f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    96f8:	bl	1a476e0 <fchmod@plt+0x1a454c8>
    96fc:	strcs	pc, [r8], #-2271	; 0xfffff721
    9700:			; <UNDEFINED> instruction: 0x4601447a
    9704:			; <UNDEFINED> instruction: 0xf0004620
    9708:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    970c:	stmdblt	r3!, {r0, r1, r3, r4, r7, fp, sp, lr}
    9710:			; <UNDEFINED> instruction: 0xf7fa2001
    9714:	stmvs	r3, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    9718:	blcs	61ac0 <fchmod@plt+0x5f8a8>
    971c:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    9720:	blcs	639d4 <fchmod@plt+0x617bc>
    9724:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    9728:	andcs	r4, r5, #248, 18	; 0x3e0000
    972c:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    9730:			; <UNDEFINED> instruction: 0xf7f84478
    9734:	bmi	ffe0446c <fchmod@plt+0xffe02254>
    9738:			; <UNDEFINED> instruction: 0x4601447a
    973c:			; <UNDEFINED> instruction: 0xf0004620
    9740:			; <UNDEFINED> instruction: 0xf108fabb
    9744:	ldrbmi	r0, [r8], -ip, lsr #22
    9748:	ldc2	0, cr15, [lr], {4}
    974c:			; <UNDEFINED> instruction: 0xf0402800
    9750:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, pc}^
    9754:	ldmibvs	r1!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    9758:			; <UNDEFINED> instruction: 0xf0002900
    975c:	stmdavs	r3!, {r3, r5, r7, pc}
    9760:			; <UNDEFINED> instruction: 0xf43f2b01
    9764:			; <UNDEFINED> instruction: 0xf00caef3
    9768:	b	170c778 <fchmod@plt+0x170a560>
    976c:			; <UNDEFINED> instruction: 0xf47f0301
    9770:	ldmdbvs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    9774:	movwmi	r6, #47411	; 0xb933
    9778:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    977c:			; <UNDEFINED> instruction: 0xf0004628
    9780:	strbt	pc, [r3], r7, lsr #30	; <UNPREDICTABLE>
    9784:			; <UNDEFINED> instruction: 0x460369b0
    9788:			; <UNDEFINED> instruction: 0xf43f2800
    978c:	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    9790:	svclt	0x00182801
    9794:	svclt	0x000b2b01
    9798:	andcs	r2, r0, r1
    979c:	movwcs	r2, #4864	; 0x1300
    97a0:	ldmdbvs	r1!, {r5, r6, r7, r9, sl, sp, lr, pc}
    97a4:			; <UNDEFINED> instruction: 0xf0004638
    97a8:	uadd16mi	pc, r1, r1	; <UNPREDICTABLE>
    97ac:			; <UNDEFINED> instruction: 0xf0004638
    97b0:	ldmibvs	r1!, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    97b4:			; <UNDEFINED> instruction: 0xf0004638
    97b8:	bge	6c92e4 <fchmod@plt+0x6c70cc>
    97bc:	msreq	CPSR_, #-1073741823	; 0xc0000001
    97c0:	ldrd	pc, [r8], #134	; 0x86
    97c4:			; <UNDEFINED> instruction: 0xf107ca07
    97c8:	stm	r3, {r2, r4, r5, r7, sl, fp}
    97cc:	ldmib	sp, {r0, r1, r2}^
    97d0:			; <UNDEFINED> instruction: 0xf8c7013f
    97d4:			; <UNDEFINED> instruction: 0xf8c780b0
    97d8:	strmi	lr, [r3], -r0, asr #1
    97dc:	andeq	lr, r3, ip, lsl #17
    97e0:	ldrb	fp, [r0, -r8, lsr #18]
    97e4:	ldmvs	fp, {r0, r1, r2, r3, r4, sp, lr}^
    97e8:			; <UNDEFINED> instruction: 0xf43f2b00
    97ec:	ldmdavs	r8, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    97f0:	rscsle	r4, r7, r0, asr r5
    97f4:			; <UNDEFINED> instruction: 0xf0012103
    97f8:	strtmi	pc, [r9], -r9, lsr #29
    97fc:	strmi	r2, [r4], -r3, lsl #4
    9800:			; <UNDEFINED> instruction: 0xf0014650
    9804:	blmi	ff149210 <fchmod@plt+0xff146ff8>
    9808:	mvnne	pc, r0, asr #4
    980c:			; <UNDEFINED> instruction: 0xf103447b
    9810:	blmi	ff08a068 <fchmod@plt+0xff087e50>
    9814:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9818:	stmiami	r1, {lr}^
    981c:			; <UNDEFINED> instruction: 0xf7fd4478
    9820:	blcs	187e3c <fchmod@plt+0x185c24>
    9824:	msrhi	CPSR_sx, r0
    9828:	ldrdcs	pc, [r8], #134	; 0x86
    982c:			; <UNDEFINED> instruction: 0xf47f2a00
    9830:	blcs	1b5234 <fchmod@plt+0x1b301c>
    9834:	msrhi	CPSR_s, r0
    9838:	smlsdeq	r3, lr, sl, lr
    983c:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
    9840:	blcs	246f4 <fchmod@plt+0x224dc>
    9844:	ldmibmi	r7!, {r0, r1, r4, r5, ip, lr, pc}
    9848:	ldmmi	r7!, {r0, r2, r9, sp}
    984c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9850:	b	fef47838 <fchmod@plt+0xfef45620>
    9854:	ldrbmi	r9, [r0], -r4
    9858:	cdp2	0, 12, cr15, cr14, cr1, {0}
    985c:	strmi	r9, [r2], -r4, lsl #18
    9860:			; <UNDEFINED> instruction: 0xf0004620
    9864:			; <UNDEFINED> instruction: 0xf8d4fa41
    9868:			; <UNDEFINED> instruction: 0x63afc004
    986c:	cdpeq	0, 0, cr15, cr2, cr12, {0}
    9870:	ldmibvs	r3!, {r1, r5, r6, r9, sl, sp, lr, pc}
    9874:			; <UNDEFINED> instruction: 0xf47f2b00
    9878:			; <UNDEFINED> instruction: 0xf000aea1
    987c:	ssat	pc, #6, sp, lsl #30	; <UNPREDICTABLE>
    9880:	blcs	a3f54 <fchmod@plt+0xa1d3c>
    9884:	svcge	0x0041f67f
    9888:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    988c:			; <UNDEFINED> instruction: 0xf47f2b00
    9890:	stmibmi	r6!, {r0, r1, r4, r9, sl, fp, sp, pc}
    9894:	stmiami	r6!, {r0, r2, r9, sp}
    9898:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    989c:	b	fe5c7884 <fchmod@plt+0xfe5c566c>
    98a0:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
    98a4:	strtmi	r4, [r0], -r1, lsl #12
    98a8:	blx	7c58b0 <fchmod@plt+0x7c3698>
    98ac:	ldmdbvs	r1!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    98b0:	cmnle	fp, r0, lsl #18
    98b4:	blcc	a3d88 <fchmod@plt+0xa1b70>
    98b8:	ldmdble	sp, {r1, r8, r9, fp, sp}
    98bc:	blcs	63950 <fchmod@plt+0x61738>
    98c0:	svcge	0x0051f47f
    98c4:	blcs	63d98 <fchmod@plt+0x61b80>
    98c8:	tstcs	r0, r8, lsl pc
    98cc:			; <UNDEFINED> instruction: 0xf8d4d026
    98d0:			; <UNDEFINED> instruction: 0xf01cc004
    98d4:			; <UNDEFINED> instruction: 0xf43f0f02
    98d8:	ldrt	sl, [r7], -sp, asr #30
    98dc:	cdp2	0, 14, cr15, cr12, cr0, {0}
    98e0:	strbmi	r2, [r0], -r1, lsl #16
    98e4:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    98e8:	blcs	63b9c <fchmod@plt+0x61984>
    98ec:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
    98f0:	blx	fecc58fe <fchmod@plt+0xfecc36e6>
    98f4:	ldrbt	r4, [sp], -r7, lsl #12
    98f8:			; <UNDEFINED> instruction: 0xf0004650
    98fc:	stmdavs	r3!, {r0, r1, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    9900:	blcs	63fcc <fchmod@plt+0x61db4>
    9904:	stmdbcs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
    9908:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    990c:	stmdbcs	r0, {r0, r4, r5, r6, r8, fp, sp, lr}
    9910:	ldmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    9914:	svclt	0x00182b01
    9918:	bicsle	r2, r8, r0, lsl #2
    991c:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    9920:	svclt	0x001c2b01
    9924:	ldrdgt	pc, [r4], -r4
    9928:	bicsle	r2, r2, r0, lsl #2
    992c:	ldrbmi	r2, [r0], -r0, lsl #2
    9930:	cdp2	0, 4, cr15, cr12, cr0, {0}
    9934:			; <UNDEFINED> instruction: 0xf8d469b1
    9938:	ldr	ip, [r4, -r4]
    993c:	eoreq	pc, ip, r5, lsl #2
    9940:			; <UNDEFINED> instruction: 0xf0044659
    9944:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    9948:	svcge	0x0003f6bf
    994c:	stmdbcs	r1, {r0, r3, r5, r6, r8, sl, sp, lr, pc}
    9950:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    9954:	stclge	6, cr15, [r2, #252]!	; 0xfc
    9958:	eoreq	pc, ip, #1073741825	; 0x40000001
    995c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9960:	stm	r8, {r0, r1, r2, r9, fp, lr, pc}
    9964:	svccs	0x00000007
    9968:	svcge	0x005ef43f
    996c:	andcs	r4, r5, #1867776	; 0x1c8000
    9970:	ldrbtmi	r4, [r9], #-2162	; 0xfffff78e
    9974:			; <UNDEFINED> instruction: 0xf7f84478
    9978:	andls	lr, r2, sl, lsr #20
    997c:			; <UNDEFINED> instruction: 0xf0014650
    9980:	stmdbls	r2, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    9984:	strtmi	r4, [r0], -r2, lsl #12
    9988:			; <UNDEFINED> instruction: 0xf996f000
    998c:	blcs	63a20 <fchmod@plt+0x61808>
    9990:	tstcs	r0, r8, lsl pc
    9994:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    9998:	stmdage	sl, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    999c:	blx	ff3459b4 <fchmod@plt+0xff34379c>
    99a0:			; <UNDEFINED> instruction: 0xf1b99b02
    99a4:	svclt	0x00180f00
    99a8:	blcs	125b0 <fchmod@plt+0x10398>
    99ac:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    99b0:	andcs	r4, r5, #1622016	; 0x18c000
    99b4:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
    99b8:			; <UNDEFINED> instruction: 0xf7f84478
    99bc:	bvs	fe8841e4 <fchmod@plt+0xfe881fcc>
    99c0:			; <UNDEFINED> instruction: 0xf97cf7fd
    99c4:	strbmi	r6, [r0], -r9, ror #17
    99c8:	blx	fe5c59d6 <fchmod@plt+0xfe5c37be>
    99cc:	ldr	r4, [r1], -r7, lsl #12
    99d0:	andcs	r4, r5, #1523712	; 0x174000
    99d4:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    99d8:			; <UNDEFINED> instruction: 0xe7cc4478
    99dc:	andcs	r4, r5, #92, 18	; 0x170000
    99e0:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
    99e4:			; <UNDEFINED> instruction: 0xf7f84478
    99e8:			; <UNDEFINED> instruction: 0x4601e9f2
    99ec:			; <UNDEFINED> instruction: 0xf0004620
    99f0:			; <UNDEFINED> instruction: 0xf8d8f963
    99f4:	vst4.8	{d16-d19}, [pc], r4
    99f8:	blmi	15e60dc <fchmod@plt+0x15e3ec4>
    99fc:	andls	r4, r0, r7, asr sl
    9a00:	ldmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9a04:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    9a08:			; <UNDEFINED> instruction: 0xf890f7fd
    9a0c:	andcs	r4, r5, #1392640	; 0x154000
    9a10:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
    9a14:			; <UNDEFINED> instruction: 0xf7f84478
    9a18:			; <UNDEFINED> instruction: 0x4601e9da
    9a1c:			; <UNDEFINED> instruction: 0xf0004620
    9a20:	ldmdbmi	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    9a24:	ldmdami	r2, {r0, r2, r9, sp}^
    9a28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9a2c:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a30:	bmi	145c778 <fchmod@plt+0x145a560>
    9a34:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9a38:	strtmi	r4, [r0], -r1, lsl #12
    9a3c:			; <UNDEFINED> instruction: 0xf93cf000
    9a40:	andcs	r4, r5, #1277952	; 0x138000
    9a44:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
    9a48:			; <UNDEFINED> instruction: 0xf7f84478
    9a4c:	strmi	lr, [r1], -r0, asr #19
    9a50:			; <UNDEFINED> instruction: 0xf0004620
    9a54:	stmdbmi	fp, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
    9a58:	stmdami	fp, {r0, r2, r9, sp}^
    9a5c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9a60:	ldmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a64:	bmi	129c790 <fchmod@plt+0x129a578>
    9a68:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    9a6c:	strtmi	r4, [r0], -r1, lsl #12
    9a70:			; <UNDEFINED> instruction: 0xf922f000
    9a74:	ldrmi	r4, [sl], -r7, asr #18
    9a78:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    9a7c:			; <UNDEFINED> instruction: 0xe77a4478
    9a80:	andcs	r4, r5, #1146880	; 0x118000
    9a84:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
    9a88:			; <UNDEFINED> instruction: 0xe7744478
    9a8c:	andcs	r4, r5, #1130496	; 0x114000
    9a90:	strcs	r4, [ip], #-2117	; 0xfffff7bb
    9a94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9a98:	ldmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a9c:	strtmi	r2, [r9], -r3, lsl #4
    9aa0:	ldrbmi	r4, [r0], -r6, lsl #12
    9aa4:	ldc2	0, cr15, [r0, #-4]!
    9aa8:	strmi	r2, [r7], -r1, lsl #2
    9aac:	eoreq	pc, ip, r5, lsl #2
    9ab0:	blx	1ac5ab8 <fchmod@plt+0x1ac38a0>
    9ab4:	blmi	f63d70 <fchmod@plt+0xf61b58>
    9ab8:	blx	11b3a6 <fchmod@plt+0x11918e>
    9abc:	strmi	pc, [r2], -r5, lsl #8
    9ac0:	ldrdeq	pc, [r4], -r8
    9ac4:	stmdals	r5, {r0, ip, pc}
    9ac8:	ldrtmi	r5, [r0], -r5, asr #17
    9acc:	stmdbpl	ip!, {r3, r4, r5, r8, r9, fp, lr}
    9ad0:	strls	r4, [r0], #-1147	; 0xfffffb85
    9ad4:			; <UNDEFINED> instruction: 0xf8f2f7fd
    9ad8:	stmib	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9adc:	andeq	r0, r0, r4, lsl #4
    9ae0:	andeq	r9, r0, lr, ror #27
    9ae4:	andeq	sp, r1, sl, ror #19
    9ae8:			; <UNDEFINED> instruction: 0x0001d9ba
    9aec:			; <UNDEFINED> instruction: 0xfffff8b9
    9af0:	muleq	r0, r8, lr
    9af4:	andeq	sl, r0, sl, asr r0
    9af8:	strdeq	sl, [r0], -ip
    9afc:	strdeq	sp, [r1], -ip
    9b00:	andeq	r9, r0, r8, lsl lr
    9b04:	andeq	sl, r0, r6, ror #1
    9b08:	muleq	r0, r4, fp
    9b0c:	strdeq	r9, [r0], -sl
    9b10:	andeq	sl, r0, ip, lsr #1
    9b14:	andeq	r9, r0, r4, lsr #28
    9b18:	andeq	sl, r0, r0, ror #4
    9b1c:	andeq	sl, r0, r0, lsr #1
    9b20:	andeq	sl, r0, r4
    9b24:	andeq	r9, r0, ip, ror #28
    9b28:	andeq	r9, r0, lr, lsl #31
    9b2c:	andeq	r9, r0, r0, ror #24
    9b30:	andeq	r9, r0, r2, asr #30
    9b34:	strdeq	r7, [r0], -r2
    9b38:	andeq	r9, r0, r6, lsl #25
    9b3c:	andeq	r9, r0, r8, ror #28
    9b40:	andeq	r9, r0, r6, asr #30
    9b44:	andeq	r9, r0, r4, lsr #28
    9b48:	andeq	r9, r0, r2, lsl #25
    9b4c:	andeq	r9, r0, r4, lsl #28
    9b50:	andeq	r9, r0, r2, lsl sp
    9b54:	strdeq	r9, [r0], -r8
    9b58:	andeq	r9, r0, r4, ror #27
    9b5c:	andeq	sl, r0, r8, rrx
    9b60:	andeq	r9, r0, sl, lsl lr
    9b64:	andeq	r9, r0, r2, lsr #21
    9b68:	andeq	r9, r0, r8, asr #27
    9b6c:	andeq	r9, r0, r8, ror fp
    9b70:			; <UNDEFINED> instruction: 0x00009db2
    9b74:	andeq	r9, r0, ip, lsr #23
    9b78:			; <UNDEFINED> instruction: 0x00009bb2
    9b7c:	andeq	r9, r0, lr, lsl sp
    9b80:	muleq	r0, r4, sp
    9b84:	andeq	r9, r0, r4, lsl fp
    9b88:	andeq	r9, r0, lr, ror sp
    9b8c:	andeq	sl, r0, r4, asr #14
    9b90:	strdeq	r9, [r0], -r2
    9b94:	andeq	r9, r0, lr, lsr #23
    9b98:	andeq	r9, r0, r0, ror #26
    9b9c:	andeq	r9, r0, r2, lsl #24
    9ba0:	andeq	r9, r0, r4, asr sp
    9ba4:	andeq	r9, r0, r8, lsr #27
    9ba8:	andeq	r9, r0, r6, asr #26
    9bac:	andeq	r0, r0, r8, lsr r2
    9bb0:	ldrdeq	r9, [r0], -r8
    9bb4:			; <UNDEFINED> instruction: 0x4615b538
    9bb8:			; <UNDEFINED> instruction: 0xf940f7ff
    9bbc:			; <UNDEFINED> instruction: 0xf7ff4604
    9bc0:			; <UNDEFINED> instruction: 0x4629f979
    9bc4:			; <UNDEFINED> instruction: 0xf7ff4620
    9bc8:			; <UNDEFINED> instruction: 0x4605fbdf
    9bcc:			; <UNDEFINED> instruction: 0xf7ff4620
    9bd0:			; <UNDEFINED> instruction: 0x4628fb77
    9bd4:	svclt	0x0000bd38
    9bd8:			; <UNDEFINED> instruction: 0xf5adb5f0
    9bdc:	stcmi	13, cr7, [ip, #-28]!	; 0xffffffe4
    9be0:	blmi	b357fc <fchmod@plt+0xb335e4>
    9be4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    9be8:	ldrtmi	r4, [r8], -lr, lsl #12
    9bec:	stmiapl	fp!, {r0, r5, r7, r9, fp, sp, lr}^
    9bf0:	addvc	pc, r0, #1325400064	; 0x4f000000
    9bf4:	orrls	r6, r5, #1769472	; 0x1b0000
    9bf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9bfc:	blx	ec5c0c <fchmod@plt+0xec39f4>
    9c00:	tstlt	r0, #96, 18	; 0x180000
    9c04:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    9c08:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    9c0c:			; <UNDEFINED> instruction: 0xf0012201
    9c10:	stclge	12, cr15, [r5, #-492]	; 0xfffffe14
    9c14:	addvc	pc, r0, #1325400064	; 0x4f000000
    9c18:	strtmi	r4, [r8], -r1, lsl #12
    9c1c:	blx	ac5c2c <fchmod@plt+0xac3a14>
    9c20:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    9c24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9c28:			; <UNDEFINED> instruction: 0xf7f84478
    9c2c:	blvs	943f74 <fchmod@plt+0x941d5c>
    9c30:	addvs	pc, r0, #1325400064	; 0x4f000000
    9c34:	strls	r2, [r2, #-257]	; 0xfffffeff
    9c38:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    9c3c:	strmi	r7, [r3], -r0, lsl #8
    9c40:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    9c44:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c48:	ldmdbmi	r6, {r1, r4, sp, lr, pc}
    9c4c:	ldmdami	r6, {r0, r2, r9, sp}
    9c50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9c54:	ldm	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c58:			; <UNDEFINED> instruction: 0xf44f6b24
    9c5c:	smlabbcs	r1, r0, r2, r6
    9c60:	strls	r9, [r0, -r2, lsl #12]
    9c64:	strmi	r9, [r3], -r1, lsl #8
    9c68:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    9c6c:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c70:	blmi	21c4b4 <fchmod@plt+0x21a29c>
    9c74:	stmdami	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    9c78:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    9c7c:	blls	fe163cec <fchmod@plt+0xfe161ad4>
    9c80:	qaddle	r4, sl, r2
    9c84:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    9c88:			; <UNDEFINED> instruction: 0xf7f8bdf0
    9c8c:	svclt	0x0000e8ac
    9c90:			; <UNDEFINED> instruction: 0x0001d1be
    9c94:	andeq	r0, r0, r4, lsl #4
    9c98:	andeq	r9, r0, sl, ror #28
    9c9c:			; <UNDEFINED> instruction: 0x00009bb4
    9ca0:	andseq	r0, r2, sl, ror #13
    9ca4:	andeq	r9, r0, r0, lsl #29
    9ca8:	andeq	r9, r0, sl, lsl #23
    9cac:	andseq	r0, r2, r2, asr #13
    9cb0:	andeq	sp, r1, r0, lsr r1
    9cb4:			; <UNDEFINED> instruction: 0x001206b2
    9cb8:	stmdbmi	r9, {r1, r2, r3, sl, ip, sp, pc}
    9cbc:	addlt	fp, r2, r0, lsl #10
    9cc0:	blge	dc4e8 <fchmod@plt+0xda2d0>
    9cc4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9cc8:	blne	147e1c <fchmod@plt+0x145c04>
    9ccc:	andls	r6, r1, #1179648	; 0x120000
    9cd0:	andeq	pc, r0, #79	; 0x4f
    9cd4:			; <UNDEFINED> instruction: 0xf7ff9300
    9cd8:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9cdc:			; <UNDEFINED> instruction: 0xf806f7fd
    9ce0:	andeq	sp, r1, r0, ror #1
    9ce4:	andeq	r0, r0, r4, lsl #4
    9ce8:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
    9cec:	addlt	fp, r2, r0, lsl #10
    9cf0:	blge	dc538 <fchmod@plt+0xda320>
    9cf4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9cf8:	blne	147e4c <fchmod@plt+0x145c34>
    9cfc:	andls	r6, r1, #1179648	; 0x120000
    9d00:	andeq	pc, r0, #79	; 0x4f
    9d04:			; <UNDEFINED> instruction: 0xf7ff9300
    9d08:	stmdbls	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9d0c:			; <UNDEFINED> instruction: 0xf83cf002
    9d10:	blmi	21c53c <fchmod@plt+0x21a324>
    9d14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9d18:	blls	63d88 <fchmod@plt+0x61b70>
    9d1c:	qaddle	r4, sl, r4
    9d20:			; <UNDEFINED> instruction: 0xf85db002
    9d24:	andlt	lr, r3, r4, lsl #22
    9d28:			; <UNDEFINED> instruction: 0xf7f84770
    9d2c:	svclt	0x0000e85c
    9d30:	strheq	sp, [r1], -r0
    9d34:	andeq	r0, r0, r4, lsl #4
    9d38:	muleq	r1, r0, r0
    9d3c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    9d40:	ldcmi	0, cr11, [r9], {133}	; 0x85
    9d44:	bmi	674968 <fchmod@plt+0x672750>
    9d48:			; <UNDEFINED> instruction: 0xf853447c
    9d4c:	stmiapl	r2!, {r2, r8, r9, fp, ip}
    9d50:	ldmdavs	r2, {r2, r9, sl, lr}
    9d54:			; <UNDEFINED> instruction: 0xf04f9203
    9d58:	movwls	r0, #4608	; 0x1200
    9d5c:			; <UNDEFINED> instruction: 0xff3cf7ff
    9d60:	strmi	r9, [r1], -r1, lsl #20
    9d64:			; <UNDEFINED> instruction: 0xf7fea802
    9d68:	stmiavs	r3!, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
    9d6c:	blcs	641fc <fchmod@plt+0x61fe4>
    9d70:	tstle	r3, r2, lsl #18
    9d74:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    9d78:			; <UNDEFINED> instruction: 0xf83ef002
    9d7c:			; <UNDEFINED> instruction: 0xf7f79802
    9d80:	bmi	345cd8 <fchmod@plt+0x343ac0>
    9d84:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    9d88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9d8c:	subsmi	r9, sl, r3, lsl #22
    9d90:	andlt	sp, r5, r8, lsl #2
    9d94:			; <UNDEFINED> instruction: 0x4010e8bd
    9d98:	ldrbmi	fp, [r0, -r3]!
    9d9c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    9da0:			; <UNDEFINED> instruction: 0xff8cf7fc
    9da4:	ldmda	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9da8:	andeq	sp, r1, ip, asr r0
    9dac:	andeq	r0, r0, r4, lsl #4
    9db0:	andeq	r8, r0, r6, ror r0
    9db4:	andeq	sp, r1, lr, lsl r0
    9db8:	andeq	r8, r0, lr, asr #32
    9dbc:			; <UNDEFINED> instruction: 0x4603b538
    9dc0:	cmnlt	r8, r0, lsl #16
    9dc4:	and	r4, r1, sp, lsl #12
    9dc8:	cmplt	r8, r0, ror #18
    9dcc:	ldrmi	r4, [ip], -r9, lsr #12
    9dd0:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dd4:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    9dd8:	mvnsle	r2, r0, lsl #16
    9ddc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    9de0:	strtmi	r4, [r0], -r4, lsl #12
    9de4:	svclt	0x0000bd38
    9de8:			; <UNDEFINED> instruction: 0x4604b538
    9dec:	strmi	fp, [sp], -r8, asr #2
    9df0:	stmdavs	r4!, {r0, sp, lr, pc}
    9df4:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
    9df8:			; <UNDEFINED> instruction: 0xf7f84629
    9dfc:	stmdacs	r0, {r3, r5, fp, sp, lr, pc}
    9e00:			; <UNDEFINED> instruction: 0x4620d1f7
    9e04:	svclt	0x0000bd38
    9e08:			; <UNDEFINED> instruction: 0x4605b570
    9e0c:	addlt	r7, r4, r0, lsl #16
    9e10:	teqcs	r8, r0	; <illegal shifter operand>
    9e14:			; <UNDEFINED> instruction: 0xfff6f7f9
    9e18:	eorsle	r2, r7, r0, lsl #16
    9e1c:	blmi	87e78 <fchmod@plt+0x85c60>
    9e20:	mnfmi<illegal precision>	f3, f4
    9e24:	teqcs	r8, lr, ror r4
    9e28:			; <UNDEFINED> instruction: 0xf7f94620
    9e2c:	strtmi	pc, [r1], -fp, ror #31
    9e30:	ldrtmi	r4, [r0], -r3, lsl #12
    9e34:			; <UNDEFINED> instruction: 0xf7f8b913
    9e38:	teqlt	r0, r4	; <illegal shifter operand>
    9e3c:	blmi	87e98 <fchmod@plt+0x85c80>
    9e40:	mvnsle	r2, r0, lsl #24
    9e44:	andlt	r2, r4, r0
    9e48:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9e4c:	ldmdami	r6, {r0, r2, r9, sp}
    9e50:	cfldrsmi	mvf4, [r6, #-484]	; 0xfffffe1c
    9e54:			; <UNDEFINED> instruction: 0xf7f74478
    9e58:	ldrbtmi	lr, [sp], #-4026	; 0xfffff046
    9e5c:	strvs	pc, [r0, #1285]	; 0x505
    9e60:			; <UNDEFINED> instruction: 0x46192396
    9e64:	stmib	sp, {r0, r9, sp}^
    9e68:	andls	r4, r0, r1, lsl #12
    9e6c:			; <UNDEFINED> instruction: 0xf7f84628
    9e70:	strtmi	lr, [r8], -lr, asr #19
    9e74:	ldcllt	0, cr11, [r0, #-16]!
    9e78:	andcs	r4, r5, #212992	; 0x34000
    9e7c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    9e80:	andlt	r4, r4, r8, ror r4
    9e84:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9e88:	svclt	0x009ef7f7
    9e8c:	andcs	r4, r5, #163840	; 0x28000
    9e90:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    9e94:	andlt	r4, r4, r8, ror r4
    9e98:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9e9c:	svclt	0x0094f7f7
    9ea0:	strdeq	r9, [r0], -r4
    9ea4:	andeq	r7, r0, r8, asr #13
    9ea8:	andeq	r9, r0, r8, lsl #19
    9eac:			; <UNDEFINED> instruction: 0x001204d2
    9eb0:	andeq	r7, r0, r2, ror #12
    9eb4:	andeq	r9, r0, ip, asr r9
    9eb8:	andeq	r9, r0, sl, ror #24
    9ebc:	andeq	r9, r0, r8, asr #18
    9ec0:	ldrblt	r2, [r0, #2561]!	; 0xa01
    9ec4:	addlt	r4, r5, r6, lsl #12
    9ec8:	eorsle	r4, r6, ip, lsl #12
    9ecc:	andle	r2, ip, r2, lsl #20
    9ed0:	blmi	a76520 <fchmod@plt+0xa74308>
    9ed4:	stmdami	r9!, {r0, r5, r7, r8, sp}
    9ed8:	andls	r4, r0, #2063597568	; 0x7b000000
    9edc:			; <UNDEFINED> instruction: 0x461a4478
    9ee0:	andcc	r4, r8, #39936	; 0x9c00
    9ee4:			; <UNDEFINED> instruction: 0xf7fc447b
    9ee8:	stmdavs	pc, {r0, r5, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    9eec:	ldrtmi	r4, [sl], -r5, lsr #18
    9ef0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9ef4:			; <UNDEFINED> instruction: 0xff8ef003
    9ef8:	teqlt	sp, r5, ror #16
    9efc:			; <UNDEFINED> instruction: 0xf7f84628
    9f00:	strtmi	lr, [r9], -sl, asr #16
    9f04:	ldrtmi	r4, [r0], -r2, lsl #12
    9f08:			; <UNDEFINED> instruction: 0xffaaf003
    9f0c:	orrslt	r6, r5, r5, lsr #17
    9f10:	orrlt	r7, r3, fp, lsr #16
    9f14:			; <UNDEFINED> instruction: 0x212d4630
    9f18:	cdp2	0, 15, cr15, cr14, cr3, {0}
    9f1c:	strmi	r6, [r8], -r1, lsr #17
    9f20:			; <UNDEFINED> instruction: 0xf7f89103
    9f24:	stmdbls	r3, {r3, r4, r5, fp, sp, lr, pc}
    9f28:	ldrtmi	r4, [r0], -r2, lsl #12
    9f2c:	pop	{r0, r2, ip, sp, pc}
    9f30:			; <UNDEFINED> instruction: 0xf00340f0
    9f34:	mullt	r5, r5, pc	; <UNPREDICTABLE>
    9f38:	stmdavs	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    9f3c:	bicsle	r2, r5, r0, lsl #30
    9f40:	cmnlt	r5, sp, asr #16
    9f44:			; <UNDEFINED> instruction: 0x4628213a
    9f48:	stmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f4c:	bicle	r2, sp, r0, lsl #16
    9f50:	stmdacs	r0, {r5, r7, fp, sp, lr}
    9f54:	ldrsbcs	sp, [sl, -r2]!
    9f58:	stmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f5c:	bicle	r2, r5, r0, lsl #16
    9f60:	stmvs	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    9f64:	rscle	r2, r6, r0, lsl #26
    9f68:			; <UNDEFINED> instruction: 0x4628213a
    9f6c:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f70:			; <UNDEFINED> instruction: 0xd1bb2800
    9f74:	svclt	0x0000e7cc
    9f78:	andeq	r9, r0, r0, asr #28
    9f7c:	andeq	r9, r0, r8, ror ip
    9f80:	andeq	r9, r0, r8, asr #24
    9f84:	andeq	r9, r0, r6, lsr ip
    9f88:	addlt	fp, r2, r0, ror r5
    9f8c:	strmi	r4, [r5], -lr, lsl #12
    9f90:			; <UNDEFINED> instruction: 0xf87af004
    9f94:	bmi	676c3c <fchmod@plt+0x674a24>
    9f98:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
    9f9c:	addsmi	pc, ip, r2, lsl #4
    9fa0:	ldrmi	pc, [r8], #2258	; 0x8d2
    9fa4:			; <UNDEFINED> instruction: 0xf1042c09
    9fa8:	blx	ca3b6 <fchmod@plt+0xc819e>
    9fac:	svclt	0x00120004
    9fb0:	ldrne	pc, [r8], #2242	; 0x8c2
    9fb4:			; <UNDEFINED> instruction: 0xf8c22300
    9fb8:	mulls	r1, r8, r4
    9fbc:	cdp2	0, 8, cr15, cr4, cr3, {0}
    9fc0:	stmdals	r1, {r1, r4, r5, r9, sl, lr}
    9fc4:			; <UNDEFINED> instruction: 0xf7ff4629
    9fc8:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9fcc:			; <UNDEFINED> instruction: 0xff5af003
    9fd0:	andcs	r4, ip, #11264	; 0x2c00
    9fd4:	blx	9b1ca <fchmod@plt+0x98fb2>
    9fd8:			; <UNDEFINED> instruction: 0xf8d43404
    9fdc:	andlt	r0, r2, r4, lsr #9
    9fe0:	stcmi	13, cr11, [r8], {112}	; 0x70
    9fe4:	stmdami	r8, {r0, r2, r9, sp}
    9fe8:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    9fec:			; <UNDEFINED> instruction: 0xf7f74621
    9ff0:	adcmi	lr, r0, #3808	; 0xee0
    9ff4:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    9ff8:			; <UNDEFINED> instruction: 0xe7f04478
    9ffc:	mulseq	r2, r2, r3
    a000:	andseq	r0, r2, r8, asr r3
    a004:	andeq	r9, r0, ip, lsl #23
    a008:	strdeq	r9, [r0], -r2
    a00c:	andeq	r9, r0, r4, lsl #23
    a010:	mvnsmi	lr, #737280	; 0xb4000
    a014:	bmi	feb1b878 <fchmod@plt+0xfeb19660>
    a018:	blmi	feb1b838 <fchmod@plt+0xfeb19620>
    a01c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    a020:	strmi	r7, [ip], -r8, lsl #16
    a024:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a028:			; <UNDEFINED> instruction: 0xf04f9301
    a02c:	stmdblt	r8!, {r8, r9}
    a030:			; <UNDEFINED> instruction: 0xf814e096
    a034:	stmdacs	r0, {r0, r8, r9, sl, fp}
    a038:	addshi	pc, r2, r0
    a03c:			; <UNDEFINED> instruction: 0xf7f92101
    a040:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a044:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a048:			; <UNDEFINED> instruction: 0xf0002800
    a04c:	strtmi	r8, [r5], -r9, lsl #1
    a050:			; <UNDEFINED> instruction: 0xf815e002
    a054:			; <UNDEFINED> instruction: 0xb1a80f01
    a058:			; <UNDEFINED> instruction: 0xf7f92101
    a05c:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a060:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    a064:	ldmdblt	r8, {r3, r5, r7, r9, sl, lr}
    a068:			; <UNDEFINED> instruction: 0xf818e00c
    a06c:	cmplt	r8, r1, lsl #30
    a070:			; <UNDEFINED> instruction: 0xf7f92101
    a074:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a078:			; <UNDEFINED> instruction: 0xf898d1f7
    a07c:	blcs	16084 <fchmod@plt+0x13e6c>
    a080:	addhi	pc, r5, r0, asr #32
    a084:			; <UNDEFINED> instruction: 0x4620213a
    a088:	svc	0x008af7f7
    a08c:	mvnslt	r4, r0, lsl #13
    a090:	svc	0x009ef7f7
    a094:	andcs	r2, sl, #0, 6
    a098:	andvs	r4, r3, r9, ror #12
    a09c:	strtmi	r4, [r0], -r1, lsl #13
    a0a0:	mcr	7, 0, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    a0a4:	adcmi	r9, r2, #0, 20
    a0a8:	sbcshi	pc, ip, r0
    a0ac:	cmnle	sl, r2, asr #10
    a0b0:	vmlal.s8	q9, d0, d0
    a0b4:			; <UNDEFINED> instruction: 0xf8d980ef
    a0b8:	stmdbcs	r2!, {ip}
    a0bc:	rscshi	pc, r6, r0
    a0c0:	mrrcne	8, 5, r7, r4, cr1
    a0c4:			; <UNDEFINED> instruction: 0xf0002900
    a0c8:	ldrsbtvs	r8, [r0], -r9
    a0cc:	eorsvs	lr, r0, r0
    a0d0:	strtmi	r1, [r0], -r9, lsr #22
    a0d4:			; <UNDEFINED> instruction: 0xf866f7fe
    a0d8:	rsbsvs	r2, r0, sp, lsr #2
    a0dc:			; <UNDEFINED> instruction: 0xf7f84605
    a0e0:	stmdacs	r0, {r1, r3, fp, sp, lr, pc}
    a0e4:	addshi	pc, r3, r0
    a0e8:	andcs	r4, r0, #3145728	; 0x300000
    a0ec:	blcs	88100 <fchmod@plt+0x85ee8>
    a0f0:	bcs	28200 <fchmod@plt+0x25fe8>
    a0f4:	addshi	pc, lr, r0
    a0f8:	adcsvs	r6, r3, r5, ror r8
    a0fc:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    a100:	addhi	pc, ip, r0
    a104:	stfnee	f2, [ip], #-128	; 0xffffff80
    a108:	mrc2	7, 3, pc, cr12, cr9, {7}
    a10c:			; <UNDEFINED> instruction: 0xf0002800
    a110:	stmdavc	r8!, {r0, r2, r3, r4, r7, pc}^
    a114:	subsle	r2, r2, r0, lsl #16
    a118:	ldrbtmi	r4, [sp], #-3437	; 0xfffff293
    a11c:			; <UNDEFINED> instruction: 0xf814e003
    a120:	stmdacs	r0, {r0, r8, r9, sl, fp}
    a124:			; <UNDEFINED> instruction: 0x2120d04b
    a128:	mcr2	7, 3, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    a12c:	mvnsle	r2, r0, lsl #16
    a130:	tstcs	r8, r0, lsr #16
    a134:	mcr2	7, 3, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    a138:	mvnsle	r2, r0, lsl #16
    a13c:	strtmi	r7, [r8], -r1, lsr #16
    a140:	svc	0x002ef7f7
    a144:	mvnle	r2, r0, lsl #16
    a148:	andcs	r4, r5, #1605632	; 0x188000
    a14c:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
    a150:			; <UNDEFINED> instruction: 0xf7f74478
    a154:			; <UNDEFINED> instruction: 0x4601ee3c
    a158:			; <UNDEFINED> instruction: 0xf7fc4638
    a15c:	and	pc, sl, fp, lsl #31
    a160:	andcs	r4, r5, #1540096	; 0x178000
    a164:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    a168:			; <UNDEFINED> instruction: 0xf7f74478
    a16c:			; <UNDEFINED> instruction: 0x4601ee30
    a170:			; <UNDEFINED> instruction: 0xf7fc4638
    a174:	bmi	170a048 <fchmod@plt+0x1707e30>
    a178:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    a17c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a180:	subsmi	r9, sl, r1, lsl #22
    a184:	addshi	pc, lr, r0, asr #32
    a188:	pop	{r0, r1, ip, sp, pc}
    a18c:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
    a190:	ldmdami	r6, {r0, r2, r9, sp}^
    a194:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a198:	mrc	7, 0, APSR_nzcv, cr8, cr7, {7}
    a19c:	ldrtmi	r4, [r8], -r1, lsl #12
    a1a0:			; <UNDEFINED> instruction: 0xff9cf7fc
    a1a4:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a1a8:	ldmdami	r2, {r0, r2, r9, sp}^
    a1ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a1b0:	mcr	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    a1b4:	ldrtmi	r4, [r8], -r1, lsl #12
    a1b8:			; <UNDEFINED> instruction: 0xff90f7fc
    a1bc:	ldmvs	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a1c0:	tstlt	r0, #32, 16	; 0x200000
    a1c4:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
    a1c8:			; <UNDEFINED> instruction: 0xf814e002
    a1cc:	mvnlt	r0, r1, lsl #30
    a1d0:			; <UNDEFINED> instruction: 0xf7f92120
    a1d4:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    a1d8:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a1dc:			; <UNDEFINED> instruction: 0xf7f92118
    a1e0:	stmdacs	r0, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    a1e4:	stmdavc	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    a1e8:			; <UNDEFINED> instruction: 0xf7f74628
    a1ec:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    a1f0:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    a1f4:	stmdami	r2, {r0, r2, r9, sp}^
    a1f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a1fc:	stcl	7, cr15, [r6, #988]!	; 0x3dc
    a200:	ldrtmi	r4, [r8], -r1, lsl #12
    a204:			; <UNDEFINED> instruction: 0xff36f7fc
    a208:			; <UNDEFINED> instruction: 0x2000e7b5
    a20c:	blmi	f840e0 <fchmod@plt+0xf81ec8>
    a210:	adcsvs	r4, r3, fp, ror r4
    a214:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    a218:	svcge	0x0074f47f
    a21c:	andcs	r4, r5, #950272	; 0xe8000
    a220:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    a224:			; <UNDEFINED> instruction: 0xf7f74478
    a228:			; <UNDEFINED> instruction: 0x4601edd2
    a22c:			; <UNDEFINED> instruction: 0xf7fc4638
    a230:	sbfx	pc, r5, #30, #1
    a234:	andcs	r4, r5, #884736	; 0xd8000
    a238:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
    a23c:			; <UNDEFINED> instruction: 0xf7f74478
    a240:	strmi	lr, [r1], -r6, asr #27
    a244:			; <UNDEFINED> instruction: 0xf7fc4638
    a248:	ldr	pc, [r4, r9, asr #30]
    a24c:	andcs	r4, r5, #819200	; 0xc8000
    a250:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
    a254:			; <UNDEFINED> instruction: 0xf7f74478
    a258:			; <UNDEFINED> instruction: 0x4601edba
    a25c:			; <UNDEFINED> instruction: 0xf7fc4638
    a260:	str	pc, [r8, r9, lsl #30]
    a264:	andcs	r4, r5, #753664	; 0xb8000
    a268:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    a26c:			; <UNDEFINED> instruction: 0xf7f74478
    a270:	strmi	lr, [r1], -lr, lsr #27
    a274:			; <UNDEFINED> instruction: 0xf7fc4638
    a278:			; <UNDEFINED> instruction: 0xe77cff31
    a27c:	andcs	r4, r5, #688128	; 0xa8000
    a280:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    a284:			; <UNDEFINED> instruction: 0xf7f74478
    a288:	strmi	lr, [r1], -r2, lsr #27
    a28c:			; <UNDEFINED> instruction: 0xf7fc4638
    a290:	ldrb	pc, [r0, -r5, lsr #30]!	; <UNPREDICTABLE>
    a294:	andcs	r4, r5, #622592	; 0x98000
    a298:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    a29c:			; <UNDEFINED> instruction: 0xf7f74478
    a2a0:			; <UNDEFINED> instruction: 0x4601ed96
    a2a4:			; <UNDEFINED> instruction: 0xf7fc4638
    a2a8:			; <UNDEFINED> instruction: 0xe764ff19
    a2ac:	andcs	r4, r5, #557056	; 0x88000
    a2b0:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
    a2b4:			; <UNDEFINED> instruction: 0xf7f74478
    a2b8:	strmi	lr, [r1], -sl, lsl #27
    a2bc:			; <UNDEFINED> instruction: 0xf7fc4638
    a2c0:	ldrb	pc, [r8, -sp, lsl #30]	; <UNPREDICTABLE>
    a2c4:	stc	7, cr15, [lr, #988]	; 0x3dc
    a2c8:	andeq	ip, r1, r6, lsl #27
    a2cc:	andeq	r0, r0, r4, lsl #4
    a2d0:	andeq	r9, r0, lr, lsl #23
    a2d4:	andeq	r9, r0, r2, ror #22
    a2d8:	andeq	r9, r0, ip, lsl #13
    a2dc:	muleq	r0, sl, fp
    a2e0:	andeq	r9, r0, r4, ror r6
    a2e4:	andeq	ip, r1, sl, lsr #24
    a2e8:	strdeq	r9, [r0], -r0
    a2ec:	andeq	r9, r0, r6, asr #12
    a2f0:	andeq	r9, r0, r8, lsl sl
    a2f4:	andeq	r9, r0, lr, lsr #12
    a2f8:	andeq	r9, r0, lr, lsl #22
    a2fc:	andeq	r9, r0, r0, ror #21
    a300:	andeq	r9, r0, r2, ror #11
    a304:	andeq	r6, r0, r0, lsr r7
    a308:	andeq	r9, r0, r2, asr #20
    a30c:			; <UNDEFINED> instruction: 0x000095b8
    a310:	andeq	r9, r0, lr, lsl #20
    a314:	andeq	r9, r0, r0, lsr #11
    a318:	andeq	r9, r0, sl, lsr #20
    a31c:	andeq	r9, r0, r8, lsl #11
    a320:	andeq	r9, r0, lr, lsr r9
    a324:	andeq	r9, r0, r0, ror r5
    a328:	muleq	r0, lr, r9
    a32c:	andeq	r9, r0, r8, asr r5
    a330:	andeq	r9, r0, sl, asr #18
    a334:	andeq	r9, r0, r0, asr #10
    a338:	andeq	r9, r0, r2, asr r9
    a33c:	andeq	r9, r0, r8, lsr #10
    a340:			; <UNDEFINED> instruction: 0xf100b570
    a344:	addlt	r0, r2, r8, lsl #12
    a348:	strmi	r4, [r4], -sp, lsl #12
    a34c:	andls	r4, r1, #48, 12	; 0x3000000
    a350:			; <UNDEFINED> instruction: 0xff8cf7fc
    a354:	ldrtmi	r9, [r2], -r1, lsl #18
    a358:			; <UNDEFINED> instruction: 0xf7ff4628
    a35c:	cmplt	r0, r9, asr lr	; <UNPREDICTABLE>
    a360:	ldrbeq	r6, [fp], -r3, ror #16
    a364:			; <UNDEFINED> instruction: 0xf04fbf57
    a368:			; <UNDEFINED> instruction: 0xf04f30ff
    a36c:	movwcs	r3, #8447	; 0x20ff
    a370:	andlt	r6, r2, r3, lsr #1
    a374:	svclt	0x0000bd70
    a378:			; <UNDEFINED> instruction: 0x4604b538
    a37c:	tstlt	r1, r5, lsl r6
    a380:	cmnlt	r3, fp, lsl #16
    a384:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    a388:	stmdami	r9, {r0, r2, r9, sp}
    a38c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a390:	ldc	7, cr15, [ip, #-988]	; 0xfffffc24
    a394:	strmi	r4, [r1], -sl, lsr #12
    a398:			; <UNDEFINED> instruction: 0xf7ff4620
    a39c:	stmdbmi	r5, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    a3a0:	stmdami	r5, {r0, r2, r9, sp}
    a3a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a3a8:	svclt	0x0000e7f2
    a3ac:	andeq	r9, r0, ip, ror #2
    a3b0:	andeq	r9, r0, lr, asr #8
    a3b4:	andeq	r9, r0, r8, ror #2
    a3b8:	andeq	r9, r0, r6, lsr r4
    a3bc:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
    a3c0:	ldrmi	r4, [r6], -r5, lsl #12
    a3c4:	ldmdavc	fp, {r0, r1, r7, r8, ip, sp, pc}
    a3c8:	ldfltp	f3, [r0, #-12]!
    a3cc:	andcs	r4, r5, #245760	; 0x3c000
    a3d0:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    a3d4:			; <UNDEFINED> instruction: 0xf7f74478
    a3d8:			; <UNDEFINED> instruction: 0x4632ecfa
    a3dc:	strtmi	r4, [r8], -r1, lsl #12
    a3e0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a3e4:	stclt	7, cr15, [r0], {255}	; 0xff
    a3e8:	stmdami	sl, {r2, r3, r9, sl, lr}
    a3ec:	andcs	r4, r5, #163840	; 0x28000
    a3f0:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    a3f4:	stcl	7, cr15, [sl], #988	; 0x3dc
    a3f8:			; <UNDEFINED> instruction: 0x46014632
    a3fc:			; <UNDEFINED> instruction: 0xf7ff4628
    a400:	blmi	1c95d4 <fchmod@plt+0x1c73bc>
    a404:	tstcc	r8, #2063597568	; 0x7b000000
    a408:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    a40c:	andeq	r9, r0, sl, lsr r1
    a410:	andeq	r9, r0, r8, lsl #8
    a414:	andeq	r9, r0, ip, ror #7
    a418:	andeq	r9, r0, r6, lsl #2
    a41c:	andeq	r9, r0, r4, lsl r9
    a420:			; <UNDEFINED> instruction: 0x4604b538
    a424:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
    a428:			; <UNDEFINED> instruction: 0xf7f7b1ba
    a42c:	mcrne	13, 2, lr, cr2, cr4, {5}
    a430:	bcs	106c4 <fchmod@plt+0xe4ac>
    a434:	strcs	fp, [r0, #-4040]	; 0xfffff038
    a438:	and	sp, ip, r4, lsl #24
    a43c:	subsvc	r1, sp, sl, lsl fp
    a440:	vstrle	s4, [r8, #-0]
    a444:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    a448:	rscsle	r2, r7, pc, lsr #18
    a44c:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    a450:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
    a454:	mrrcne	0, 15, sp, r0, cr2
    a458:			; <UNDEFINED> instruction: 0x4610bd38
    a45c:	svclt	0x0000bd38
    a460:	and	r7, r5, r3, lsl #16
    a464:	blcs	be8578 <fchmod@plt+0xbe6360>
    a468:	andcc	sp, r1, r6, lsl #2
    a46c:	svccc	0x0001f810
    a470:	rscsle	r2, fp, pc, lsr #22
    a474:	rscsle	r2, r5, lr, lsr #22
    a478:	svclt	0x00004770
    a47c:			; <UNDEFINED> instruction: 0x212fb510
    a480:			; <UNDEFINED> instruction: 0xf7f74604
    a484:	tstlt	r8, r8, lsr lr
    a488:	ldclt	0, cr3, [r0, #-4]
    a48c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    a490:	stmdami	sl, {r1, r9, sl, lr}
    a494:	addlt	fp, r3, r0, lsl #10
    a498:	andls	r4, r1, #120, 8	; 0x78000000
    a49c:	ldc	7, cr15, [r0, #-988]!	; 0xfffffc24
    a4a0:	strmi	r9, [r1], -r1, lsl #20
    a4a4:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
    a4a8:	andlt	r4, r3, r8, ror r4
    a4ac:	bl	148628 <fchmod@plt+0x146410>
    a4b0:	ldclt	0, cr15, [r6, #4]!
    a4b4:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    a4b8:	svclt	0x0000e7f5
    a4bc:	andeq	r9, r0, r4, lsr #17
    a4c0:	muleq	r0, ip, r8
    a4c4:	andeq	r9, r0, lr, ror r8
    a4c8:	mvnsmi	lr, #737280	; 0xb4000
    a4cc:	addlt	r4, r3, r0, lsl #13
    a4d0:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
    a4d4:			; <UNDEFINED> instruction: 0xf8dfb3ac
    a4d8:	mcrrne	0, 7, r9, pc, cr0
    a4dc:			; <UNDEFINED> instruction: 0x46064615
    a4e0:	strd	r4, [ip], -r9
    a4e4:	svceq	0x0080f014
    a4e8:	tstle	ip, r3, lsr r6
    a4ec:	stccs	13, cr3, [r0, #-4]
    a4f0:			; <UNDEFINED> instruction: 0xf803dd13
    a4f4:	ldrmi	r4, [lr], -r1, lsl #22
    a4f8:	blmi	8855c <fchmod@plt+0x86344>
    a4fc:	ldfcsp	f3, [ip], {108}	; 0x6c
    a500:	stfccd	f5, [r2, #-960]	; 0xfffffc40
    a504:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
    a508:			; <UNDEFINED> instruction: 0xf803dd07
    a50c:	rsbsvc	r4, r4, r2, lsl #22
    a510:			; <UNDEFINED> instruction: 0xf817461e
    a514:			; <UNDEFINED> instruction: 0x2c004b01
    a518:	movwcs	sp, #497	; 0x1f1
    a51c:			; <UNDEFINED> instruction: 0x46407033
    a520:	pop	{r0, r1, ip, sp, pc}
    a524:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
    a528:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    a52c:			; <UNDEFINED> instruction: 0xf04f464b
    a530:			; <UNDEFINED> instruction: 0xf04f32ff
    a534:	ldflee	f0, [r0, #4]!
    a538:	strcc	r9, [r4], -r0, lsl #8
    a53c:	ldcl	7, cr15, [r4, #-988]	; 0xfffffc24
    a540:			; <UNDEFINED> instruction: 0x4606e7da
    a544:	svclt	0x0000e7e9
    a548:	andeq	r9, r0, r4, ror r8
    a54c:	addmi	r6, sl, #32768	; 0x8000
    a550:	ldrlt	sp, [r0, #-22]	; 0xffffffea
    a554:	stmdavs	r4, {r1, r7, ip, sp, pc}
    a558:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    a55c:	movwcc	fp, #6482	; 0x1952
    a560:	rsccc	pc, r8, r4, asr #17
    a564:	blle	31516c <fchmod@plt+0x312f54>
    a568:	tstvs	r1, r1, lsl #6
    a56c:	sbcscc	pc, r1, r0, lsl #17
    a570:	ldclt	0, cr11, [r0, #-8]
    a574:	mvnsle	r2, r0, lsl #18
    a578:			; <UNDEFINED> instruction: 0xf8c43b01
    a57c:	ldrb	r3, [r1, r8, ror #1]!
    a580:	movwls	r4, #6000	; 0x1770
    a584:	stmdavs	r0!, {r1, r2, r3, r5, r8, sp}^
    a588:	bmi	15d1a0 <fchmod@plt+0x15af88>
    a58c:	ldrbtmi	r9, [fp], #-0
    a590:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    a594:			; <UNDEFINED> instruction: 0xf7fc4478
    a598:	svclt	0x0000fac9
    a59c:	andeq	r9, r0, lr, asr #15
    a5a0:	andeq	r9, r0, r6, lsl r8
    a5a4:	strdeq	r9, [r0], -ip
    a5a8:	tstmi	r9, #12779520	; 0xc30000
    a5ac:	ldrbmi	r6, [r0, -r1, asr #1]!
    a5b0:	b	8e48c4 <fchmod@plt+0x8e26ac>
    a5b4:	sbcvs	r0, r1, r1, lsl #2
    a5b8:	svclt	0x00004770
    a5bc:	sbcvs	r2, r3, r0, lsl #6
    a5c0:	svclt	0x00004770
    a5c4:	sbcvs	r6, r3, fp, asr #17
    a5c8:	svclt	0x00004770
    a5cc:	ldrbmi	r6, [r0, -r1, lsl #1]!
    a5d0:			; <UNDEFINED> instruction: 0x4604b538
    a5d4:	eorcc	r2, ip, r0, lsl #10
    a5d8:	eorvs	r7, r5, r5, lsr #2
    a5dc:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    a5e0:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    a5e4:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
    a5e8:			; <UNDEFINED> instruction: 0xf0035509
    a5ec:	stmib	r4, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
    a5f0:	cfldr32lt	mvfx5, [r8, #-56]!	; 0xffffffc8
    a5f4:			; <UNDEFINED> instruction: 0x4604b538
    a5f8:	movwcs	r2, #25856	; 0x6500
    a5fc:			; <UNDEFINED> instruction: 0xf8403020
    a600:			; <UNDEFINED> instruction: 0x61253c0c
    a604:	sbcspl	pc, r1, r4, lsl #17
    a608:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    a60c:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    a610:	ldc2	0, cr15, [r4, #-12]!
    a614:	movwcs	r2, #512	; 0x200
    a618:	subseq	pc, r8, r4, lsl #2
    a61c:	teqcs	r2, #196, 18	; 0x310000
    a620:	sbcspl	pc, r0, r4, lsl #17
    a624:	sbcpl	pc, r4, r4, asr #17
    a628:	adcspl	pc, r0, r4, asr #17
    a62c:	adcpl	pc, ip, r4, asr #17
    a630:	strpl	lr, [sp, #-2500]!	; 0xfffff63c
    a634:	strpl	lr, [pc, #-2500]!	; 9c78 <fchmod@plt+0x7a60>
    a638:	eorspl	pc, r0, r4, lsl #17
    a63c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sp, lr}^
    a640:	stmib	r4, {r0, r1, r2, r3, r8, sl, ip, lr}^
    a644:	strbtvs	r5, [r5], #1297	; 0x511
    a648:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
    a64c:	ldc2	0, cr15, [r6, #-12]
    a650:	addseq	pc, r8, r4, lsl #2
    a654:	ldrpl	lr, [r9, #-2500]	; 0xfffff63c
    a658:	rsbspl	pc, r0, r4, lsl #17
    a65c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sl, sp, lr}^
    a660:	stmib	r4, {r0, r1, r2, r3, r4, r8, sl, ip, lr}^
    a664:			; <UNDEFINED> instruction: 0xf8c45521
    a668:	stmib	r4, {r2, r3, r7, ip, lr}^
    a66c:			; <UNDEFINED> instruction: 0xf0035524
    a670:	strtmi	pc, [r8], -r5, lsl #26
    a674:	strpl	lr, [r9, #-2500]!	; 0xfffff63c
    a678:			; <UNDEFINED> instruction: 0xf91af7f9
    a67c:	strmi	r6, [r3], -r5, ror #6
    a680:			; <UNDEFINED> instruction: 0x63a34628
    a684:			; <UNDEFINED> instruction: 0xf914f7f9
    a688:	andspl	lr, sp, r4, asr #19
    a68c:	svclt	0x0000bd38
    a690:			; <UNDEFINED> instruction: 0x4604b538
    a694:	andcc	r2, r8, r0, lsl #10
    a698:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
    a69c:			; <UNDEFINED> instruction: 0xf7ff5538
    a6a0:			; <UNDEFINED> instruction: 0xf8c4ffa9
    a6a4:	stmib	r4, {r3, r5, r6, r7, ip, lr}^
    a6a8:	cfldr32lt	mvfx4, [r8, #-8]!
    a6ac:	stmib	r1, {r0, r1, r6, r7, fp, sp, lr}^
    a6b0:	sbcvs	r0, r1, r0, lsl #6
    a6b4:	svclt	0x00004770
    a6b8:	ldrdeq	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    a6bc:	svclt	0x00004770
    a6c0:	msreq	CPSR_fs, #0, 2
    a6c4:	strlt	r4, [r0, #-665]	; 0xfffffd67
    a6c8:	eorsle	fp, r3, r3, lsl #1
    a6cc:	tstlt	fp, fp, lsl #16
    a6d0:	andlt	r2, r3, r1
    a6d4:	blx	148852 <fchmod@plt+0x14663a>
    a6d8:	tstlt	r3, fp, asr #18
    a6dc:	blcs	28750 <fchmod@plt+0x26538>
    a6e0:	stmibvs	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a6e4:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    a6e8:	mvnsle	r2, r0, lsl #22
    a6ec:	tstlt	r3, fp, asr #20
    a6f0:	blcs	28764 <fchmod@plt+0x2654c>
    a6f4:	bvs	fe2feeac <fchmod@plt+0xfe2fcc94>
    a6f8:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    a6fc:	mvnle	r2, r0, lsl #22
    a700:	tstlt	r3, fp, lsl #20
    a704:	blcs	28778 <fchmod@plt+0x26560>
    a708:	stmibvs	fp, {r1, r5, r6, r7, r8, ip, lr, pc}^
    a70c:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    a710:	bicsle	r2, sp, r0, lsl #22
    a714:	eoreq	pc, ip, r1, lsl #2
    a718:			; <UNDEFINED> instruction: 0xf0039101
    a71c:	stmdbls	r1, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    a720:	bicsle	r2, r5, r0, lsl #16
    a724:	blcs	25558 <fchmod@plt+0x23340>
    a728:	blvs	ff23ee78 <fchmod@plt+0xff23cc60>
    a72c:	svclt	0x00183800
    a730:	strb	r2, [lr, r1]
    a734:	blcs	24948 <fchmod@plt+0x22730>
    a738:	stmiavs	r3, {r1, r3, r6, r7, r8, ip, lr, pc}^
    a73c:	blcs	2eb48 <fchmod@plt+0x2c930>
    a740:	stmdbvs	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
    a744:	bicle	r2, r3, r0, lsl #22
    a748:			; <UNDEFINED> instruction: 0xf0033020
    a74c:	stmdbls	r1, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    a750:	adcsle	r2, fp, r0, lsl #16
    a754:	svclt	0x0000e7bc
    a758:	mvnsmi	lr, #737280	; 0xb4000
    a75c:	ldmdavs	r3, {r2, r4, r9, sl, lr}
    a760:	strmi	r4, [pc], -r6, lsl #12
    a764:	movwcs	fp, #787	; 0x313
    a768:	svcne	0x0004f852
    a76c:	addseq	r3, r8, r1, lsl #6
    a770:	mvnsle	r2, r0, lsl #18
    a774:			; <UNDEFINED> instruction: 0xf7fd6033
    a778:	stmdavs	r3!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
    a77c:	rsbsvs	r4, r0, r5, lsl #12
    a780:			; <UNDEFINED> instruction: 0xf64fb193
    a784:			; <UNDEFINED> instruction: 0xf6cf79fc
    a788:	bl	fea68f8c <fchmod@plt+0xfea66d74>
    a78c:	strcc	r0, [r4], #-2308	; 0xfffff6fc
    a790:	ldmdavs	r5!, {sp, lr, pc}^
    a794:	bl	25bffc <fchmod@plt+0x259de4>
    a798:	ldrmi	r0, [r8, r4, lsl #16]!
    a79c:	blcc	1488f4 <fchmod@plt+0x1466dc>
    a7a0:	andeq	pc, r8, r5, asr #16
    a7a4:	mvnsle	r2, r0, lsl #22
    a7a8:	mvnshi	lr, #12386304	; 0xbd0000
    a7ac:			; <UNDEFINED> instruction: 0xe7e14618
    a7b0:	addlt	fp, r2, r0, ror r5
    a7b4:			; <UNDEFINED> instruction: 0xf0004605
    a7b8:	strcs	pc, [r0], #-3331	; 0xfffff2fd
    a7bc:	addeq	r6, r0, r8, lsr #32
    a7c0:	blx	ff9c87bc <fchmod@plt+0xff9c65a4>
    a7c4:			; <UNDEFINED> instruction: 0xf0006068
    a7c8:	strmi	pc, [r6], -r1, lsl #26
    a7cc:	stmdavs	fp!, {r0, r1, sp, lr, pc}^
    a7d0:	eoreq	pc, r4, r3, asr #16
    a7d4:	ldrtmi	r3, [r0], -r1, lsl #8
    a7d8:	stc2	0, cr15, [r6, #-0]
    a7dc:	mvnsle	r2, r0, lsl #16
    a7e0:			; <UNDEFINED> instruction: 0xf0004630
    a7e4:	stmdavs	fp!, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    a7e8:	smlatble	r1, r3, r2, r4
    a7ec:	ldcllt	0, cr11, [r0, #-8]!
    a7f0:	cmpcs	sp, r5, lsl #20
    a7f4:	movwls	r4, #6149	; 0x1805
    a7f8:	blmi	15b9e8 <fchmod@plt+0x1597d0>
    a7fc:	strls	r4, [r0], #-1144	; 0xfffffb88
    a800:			; <UNDEFINED> instruction: 0xf7fc447b
    a804:	svclt	0x0000f993
    a808:	andeq	r9, r0, r4, lsl r6
    a80c:	strdeq	r9, [r0], -r0
    a810:			; <UNDEFINED> instruction: 0x000095b8
    a814:	blcs	24828 <fchmod@plt+0x22610>
    a818:	push	{r1, r4, r8, sl, fp, ip, lr, pc}
    a81c:			; <UNDEFINED> instruction: 0x460541f0
    a820:	ldrmi	r4, [r7], -r8, lsl #13
    a824:	stmdavs	lr!, {sl, sp}^
    a828:			; <UNDEFINED> instruction: 0x4628463a
    a82c:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    a830:	tstlt	r9, r1, lsl #8
    a834:	stmdavs	fp!, {r6, r7, r8, r9, sl, lr}
    a838:	lfmle	f4, 2, [r4], #652	; 0x28c
    a83c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a840:	svclt	0x00004770
    a844:	andcs	r4, r4, #11534336	; 0xb00000
    a848:	stmdavs	r0, {r0, fp, sp, lr}^
    a84c:	ldcllt	7, cr15, [r6], #-988	; 0xfffffc24
    a850:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    a854:	andvs	r4, r5, r4, lsl #12
    a858:			; <UNDEFINED> instruction: 0xf7f76840
    a85c:	rsbvs	lr, r5, r6, ror #20
    a860:	svclt	0x0000bd38
    a864:			; <UNDEFINED> instruction: 0xf8d0b430
    a868:	orrlt	r5, r5, r4, asr #1
    a86c:			; <UNDEFINED> instruction: 0xf103686b
    a870:	ldmvs	fp, {r3, sl}
    a874:	and	fp, r7, r3, lsl r9
    a878:			; <UNDEFINED> instruction: 0xb12b460c
    a87c:			; <UNDEFINED> instruction: 0x4619685a
    a880:	addmi	r6, r2, #1769472	; 0x1b0000
    a884:	strdvs	sp, [r3], -r8	; <UNPREDICTABLE>
    a888:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    a88c:	movwcs	sp, #494	; 0x1ee
    a890:	sbccc	pc, r4, r0, asr #17
    a894:			; <UNDEFINED> instruction: 0x4770bc30
    a898:			; <UNDEFINED> instruction: 0xf100b5f8
    a89c:	strmi	r0, [r6], -r4, asr #9
    a8a0:	tstlt	r2, pc, lsl #12
    a8a4:	stmdavs	r3!, {r2, r4, r9, sl, lr}
    a8a8:	ldrmi	fp, [sl], -r3, lsr #2
    a8ac:	blcs	24920 <fchmod@plt+0x22708>
    a8b0:			; <UNDEFINED> instruction: 0x4614d1fb
    a8b4:			; <UNDEFINED> instruction: 0xf7fd2008
    a8b8:	movwcs	pc, #3009	; 0xbc1	; <UNPREDICTABLE>
    a8bc:	subvs	r4, r7, r5, lsl #12
    a8c0:	andcs	r6, r8, fp, lsr #32
    a8c4:			; <UNDEFINED> instruction: 0xf7fd6025
    a8c8:	stmdavs	sl!, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    a8cc:			; <UNDEFINED> instruction: 0x46036891
    a8d0:	andsvs	r6, r9, r6, asr #32
    a8d4:	addsvs	r4, r3, r8, lsr #12
    a8d8:	svclt	0x0000bdf8
    a8dc:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a8e0:	ldrbtmi	r4, [ip], #2836	; 0xb14
    a8e4:	addlt	fp, r6, r0, lsl r5
    a8e8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    a8ec:	stmdage	r2, {r2, r9, sl, lr}
    a8f0:	movwls	r6, #22555	; 0x581b
    a8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8f8:	cdp2	0, 14, cr15, cr10, cr0, {0}
    a8fc:	strmi	r9, [r8], -r3, lsl #18
    a900:			; <UNDEFINED> instruction: 0xf7f79101
    a904:	stmdbls	r1, {r3, r6, r8, r9, fp, sp, lr, pc}
    a908:	strtmi	r4, [r0], -r2, lsl #12
    a90c:	blx	fea46920 <fchmod@plt+0xfea44708>
    a910:			; <UNDEFINED> instruction: 0xf0034620
    a914:	bmi	2493f8 <fchmod@plt+0x2471e0>
    a918:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a91c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a920:	subsmi	r9, sl, r5, lsl #22
    a924:	andlt	sp, r6, r1, lsl #2
    a928:			; <UNDEFINED> instruction: 0xf7f7bd10
    a92c:	svclt	0x0000ea5c
    a930:	andeq	ip, r1, r2, asr #9
    a934:	andeq	r0, r0, r4, lsl #4
    a938:	andeq	ip, r1, sl, lsl #9
    a93c:	cdplt	0, 10, cr15, cr8, cr0, {0}
    a940:			; <UNDEFINED> instruction: 0x4605b538
    a944:	ldrsblt	r6, [ip, #-148]	; 0xffffff6c
    a948:	strtmi	r4, [r0], -r7, lsl #18
    a94c:			; <UNDEFINED> instruction: 0xf7f74479
    a950:			; <UNDEFINED> instruction: 0x4621e9ba
    a954:	strtmi	r4, [r8], -r2, lsl #12
    a958:	ldrhtmi	lr, [r8], -sp
    a95c:	blt	fe046970 <fchmod@plt+0xfe044758>
    a960:	ldmdavs	ip, {r0, r1, r3, fp, sp, lr}^
    a964:	svclt	0x0000e7f0
    a968:	andeq	r7, r0, r0, asr #21
    a96c:			; <UNDEFINED> instruction: 0xf8df460b
    a970:	ldrlt	ip, [r0, #-68]	; 0xffffffbc
    a974:	ldrmi	r4, [r8], -r4, lsl #12
    a978:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    a97c:	ldrmi	fp, [r1], -r2, lsl #1
    a980:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    a984:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    a988:			; <UNDEFINED> instruction: 0xf04f9301
    a98c:			; <UNDEFINED> instruction: 0xf0000300
    a990:	bls	4a124 <fchmod@plt+0x47f0c>
    a994:	strtmi	r4, [r0], -r1, lsl #12
    a998:	blx	18c69ac <fchmod@plt+0x18c4794>
    a99c:	blmi	19d1c0 <fchmod@plt+0x19afa8>
    a9a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9a4:	blls	64a14 <fchmod@plt+0x627fc>
    a9a8:	qaddle	r4, sl, r1
    a9ac:	ldclt	0, cr11, [r0, #-8]
    a9b0:	b	648994 <fchmod@plt+0x64677c>
    a9b4:	andeq	ip, r1, sl, lsr #8
    a9b8:	andeq	r0, r0, r4, lsl #4
    a9bc:	andeq	ip, r1, r4, lsl #8
    a9c0:			; <UNDEFINED> instruction: 0xf0002301
    a9c4:	svclt	0x0000bd25
    a9c8:			; <UNDEFINED> instruction: 0x460cb570
    a9cc:	ldrmi	r6, [r6], -fp, lsl #18
    a9d0:	addslt	r4, ip, r0, lsr #18
    a9d4:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
    a9d8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    a9dc:			; <UNDEFINED> instruction: 0xf04f921b
    a9e0:	stmdblt	fp, {r9}^
    a9e4:	blmi	71d260 <fchmod@plt+0x71b048>
    a9e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9ec:	blls	6e4a5c <fchmod@plt+0x6e2844>
    a9f0:	qsuble	r4, sl, ip
    a9f4:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
    a9f8:			; <UNDEFINED> instruction: 0x46314a19
    a9fc:	strtmi	r4, [r0], -r5, lsl #12
    aa00:			; <UNDEFINED> instruction: 0xf7fa447a
    aa04:			; <UNDEFINED> instruction: 0x466af993
    aa08:	andcs	r4, r3, r1, lsl #12
    aa0c:	bl	ff1489f0 <fchmod@plt+0xff1467d8>
    aa10:	ble	554a18 <fchmod@plt+0x552800>
    aa14:	b	ff7489f8 <fchmod@plt+0xff7467e0>
    aa18:	blcs	a4a2c <fchmod@plt+0xa2814>
    aa1c:	ldmdbmi	r1, {r1, r5, r6, r7, ip, lr, pc}
    aa20:	ldmdami	r1, {r0, r2, r9, sp}
    aa24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    aa28:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa2c:	andcs	r4, r1, #51380224	; 0x3100000
    aa30:	strtmi	r4, [r0], -r5, lsl #12
    aa34:	stc2l	0, cr15, [r2, #-0]
    aa38:	strtmi	r4, [r8], -r1, lsl #12
    aa3c:			; <UNDEFINED> instruction: 0xf95cf7fc
    aa40:	strtmi	r4, [r8], -sl, lsl #18
    aa44:	ldrbtmi	r9, [r9], #-2580	; 0xfffff5ec
    aa48:			; <UNDEFINED> instruction: 0xf9e4f003
    aa4c:			; <UNDEFINED> instruction: 0xf7f7e7ca
    aa50:	svclt	0x0000e9ca
    aa54:	andeq	ip, r1, lr, asr #7
    aa58:	andeq	r0, r0, r4, lsl #4
    aa5c:			; <UNDEFINED> instruction: 0x0001c3bc
    aa60:	andeq	r6, r0, r8, lsr sl
    aa64:	andeq	r9, r0, r4, lsl #8
    aa68:			; <UNDEFINED> instruction: 0x00008db6
    aa6c:	andeq	r9, r0, sl, lsl r4
    aa70:			; <UNDEFINED> instruction: 0x460cb530
    aa74:	strmi	fp, [r5], -r3, lsl #1
    aa78:			; <UNDEFINED> instruction: 0xf7fa4608
    aa7c:			; <UNDEFINED> instruction: 0xf894fb51
    aa80:	ldrdlt	r3, [r3]
    aa84:	ldrdmi	pc, [r4], #132	; 0x84
    aa88:			; <UNDEFINED> instruction: 0x2120b1ac
    aa8c:			; <UNDEFINED> instruction: 0xf0034628
    aa90:	stmdavs	r3!, {r0, r1, r6, r8, fp, ip, sp, lr, pc}^
    aa94:			; <UNDEFINED> instruction: 0x46086859
    aa98:			; <UNDEFINED> instruction: 0xf7f79101
    aa9c:	stmdbls	r1, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    aaa0:	strtmi	r4, [r8], -r2, lsl #12
    aaa4:			; <UNDEFINED> instruction: 0xf9dcf003
    aaa8:	strtmi	r2, [r8], -sl, lsl #2
    aaac:			; <UNDEFINED> instruction: 0xf934f003
    aab0:	stccs	8, cr6, [r0], {36}	; 0x24
    aab4:	andlt	sp, r3, r9, ror #3
    aab8:	svclt	0x0000bd30
    aabc:	msreq	CPSR_fs, #1073741824	; 0x40000000
    aac0:	mulle	r0, r3, r2
    aac4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    aac8:	addlt	r4, r3, r5, lsl #12
    aacc:	strmi	r4, [ip], -r8, lsl #12
    aad0:	stc2	0, cr15, [r4]
    aad4:	strtmi	r4, [r0], -r1, lsl #12
    aad8:			; <UNDEFINED> instruction: 0xf0009101
    aadc:			; <UNDEFINED> instruction: 0xf7f7fd7f
    aae0:	stmdbls	r1, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
    aae4:	strtmi	r4, [r8], -r2, lsl #12
    aae8:	pop	{r0, r1, ip, sp, pc}
    aaec:			; <UNDEFINED> instruction: 0xf0034030
    aaf0:	svclt	0x0000b9b7
    aaf4:	msreq	CPSR_fs, #1073741824	; 0x40000000
    aaf8:	mulle	r0, r3, r2
    aafc:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    ab00:	addlt	r4, r3, r5, lsl #12
    ab04:	strmi	r4, [ip], -r8, lsl #12
    ab08:	ldc2l	0, cr15, [r6, #-0]
    ab0c:	strtmi	r4, [r0], -r1, lsl #12
    ab10:			; <UNDEFINED> instruction: 0xf0009101
    ab14:			; <UNDEFINED> instruction: 0xf7f7fd71
    ab18:	stmdbls	r1, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    ab1c:	strtmi	r4, [r8], -r2, lsl #12
    ab20:	pop	{r0, r1, ip, sp, pc}
    ab24:			; <UNDEFINED> instruction: 0xf0034030
    ab28:	svclt	0x0000b99b
    ab2c:	msreq	CPSR_fs, #1073741824	; 0x40000000
    ab30:	mulle	r0, r3, r2
    ab34:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    ab38:	addlt	r4, r3, r5, lsl #12
    ab3c:	strmi	r4, [ip], -r8, lsl #12
    ab40:	ldc2	0, cr15, [lr, #-0]
    ab44:	strtmi	r4, [r0], -r1, lsl #12
    ab48:			; <UNDEFINED> instruction: 0xf0009101
    ab4c:			; <UNDEFINED> instruction: 0xf7f7fd39
    ab50:	stmdbls	r1, {r1, r5, r9, fp, sp, lr, pc}
    ab54:	strtmi	r4, [r8], -r2, lsl #12
    ab58:	pop	{r0, r1, ip, sp, pc}
    ab5c:			; <UNDEFINED> instruction: 0xf0034030
    ab60:	svclt	0x0000b97f
    ab64:			; <UNDEFINED> instruction: 0xf101b538
    ab68:	addsmi	r0, r3, #44, 6	; 0xb0000000
    ab6c:	ldclt	0, cr13, [r8, #-0]
    ab70:	strmi	r4, [r8], -r5, lsl #12
    ab74:			; <UNDEFINED> instruction: 0xf000460c
    ab78:	strmi	pc, [r1], -fp, lsl #26
    ab7c:			; <UNDEFINED> instruction: 0xf0034628
    ab80:	strtmi	pc, [r0], -fp, asr #17
    ab84:	stc2	0, cr15, [ip, #-0]
    ab88:	strtmi	r4, [r8], -r1, lsl #12
    ab8c:			; <UNDEFINED> instruction: 0xf8c4f003
    ab90:			; <UNDEFINED> instruction: 0xf0004620
    ab94:	strmi	pc, [r1], -sp, lsl #26
    ab98:	pop	{r3, r5, r9, sl, lr}
    ab9c:			; <UNDEFINED> instruction: 0xf0034038
    aba0:	svclt	0x0000b8bb
    aba4:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    aba8:	strtmi	r4, [r5], -r4, lsl #12
    abac:	stmdbvs	r8!, {r2, r5, fp, sp, lr}
    abb0:	ldm	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    abb4:			; <UNDEFINED> instruction: 0xf7f74628
    abb8:	stccs	8, cr14, [r0], {184}	; 0xb8
    abbc:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    abc0:	svclt	0x00004770
    abc4:	svcmi	0x00f0e92d
    abc8:	ldmdbmi	pc!, {r0, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    abcc:	bmi	1ff6de0 <fchmod@plt+0x1ff4bc8>
    abd0:	stmdavc	r3, {r0, r3, r4, r5, r6, sl, lr}
    abd4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    abd8:			; <UNDEFINED> instruction: 0xf04f9201
    abdc:	blcs	b3e4 <fchmod@plt+0x91cc>
    abe0:	adchi	pc, r0, r0
    abe4:	strmi	r2, [r5], -r0, lsl #12
    abe8:	stmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    abec:	sub	r4, r5, r7, lsr r6
    abf0:	blcs	1ee8da4 <fchmod@plt+0x1ee6b8c>
    abf4:	cmncs	sp, r2, asr r1
    abf8:			; <UNDEFINED> instruction: 0xf7f74628
    abfc:			; <UNDEFINED> instruction: 0x4604e9d2
    ac00:			; <UNDEFINED> instruction: 0xf0002800
    ac04:			; <UNDEFINED> instruction: 0xf10580cf
    ac08:	teqcs	fp, r2, lsl #22
    ac0c:	beq	305a94 <fchmod@plt+0x30387c>
    ac10:			; <UNDEFINED> instruction: 0x46524658
    ac14:	b	c48bf8 <fchmod@plt+0xc469e0>
    ac18:	mvnlt	r4, r5, lsl #12
    ac1c:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac20:	strbtmi	r2, [r9], -r0, lsl #4
    ac24:	strmi	r6, [r2], r2
    ac28:			; <UNDEFINED> instruction: 0xf7f71c68
    ac2c:	blls	44d4c <fchmod@plt+0x42b34>
    ac30:	blcs	1f68ca4 <fchmod@plt+0x1f66a8c>
    ac34:	addhi	pc, sp, r0, asr #32
    ac38:	ldrdcc	pc, [r0], -sl
    ac3c:			; <UNDEFINED> instruction: 0xf0002b22
    ac40:	stmdacs	r0, {r0, r2, r5, r7, pc}
    ac44:	beq	305ae0 <fchmod@plt+0x3038c8>
    ac48:	submi	fp, r0, #732	; 0x2dc
    ac4c:	movwcs	r6, #4272	; 0x10b0
    ac50:	svclt	0x00b860b0
    ac54:	movwcs	r6, #8435	; 0x20f3
    ac58:	andeq	pc, r1, sl, lsl #2
    ac5c:	stclne	0, cr6, [r5], #-460	; 0xfffffe34
    ac60:			; <UNDEFINED> instruction: 0xf896f7fd
    ac64:			; <UNDEFINED> instruction: 0x46594652
    ac68:			; <UNDEFINED> instruction: 0xf7f76130
    ac6c:	ldmdbvs	r3!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    ac70:			; <UNDEFINED> instruction: 0xf8032200
    ac74:	stmdavc	fp!, {r1, r3, sp}
    ac78:	subsle	r2, r2, r0, lsl #22
    ac7c:	mcrcs	0, 0, r2, cr0, cr4, {0}
    ac80:			; <UNDEFINED> instruction: 0xf7fdd05d
    ac84:	movwcs	pc, #2181	; 0x885	; <UNPREDICTABLE>
    ac88:	movwcc	lr, #2496	; 0x9c0
    ac8c:	stmib	r0, {r0, r1, r8, sp, lr}^
    ac90:	eorsvs	r3, r0, r2, lsl #6
    ac94:	stmdavc	fp!, {r1, r2, r9, sl, lr}
    ac98:	adcle	r2, r9, r4, lsr #22
    ac9c:	and	r4, r2, ip, lsr #12
    aca0:	blcs	1ee8db4 <fchmod@plt+0x1ee6b9c>
    aca4:	stclne	0, cr13, [r0], #-28	; 0xffffffe4
    aca8:			; <UNDEFINED> instruction: 0xf7f72124
    acac:	stmdavc	r3, {r1, r2, r4, r5, fp, sp, lr, pc}
    acb0:	blcs	1c4c8 <fchmod@plt+0x1a2b0>
    acb4:			; <UNDEFINED> instruction: 0xf104d1f4
    acb8:	movwcs	r3, #6911	; 0x1aff
    acbc:	andeq	lr, r5, sl, lsr #23
    acc0:	andcc	r6, r2, r3, ror r0
    acc4:			; <UNDEFINED> instruction: 0xf864f7fd
    acc8:	teqvs	r0, sl, lsr #11
    accc:			; <UNDEFINED> instruction: 0xf04fd323
    acd0:	tstcs	sl, r9, lsl #24
    acd4:	strmi	lr, [sl, #3]!
    acd8:	andeq	pc, r1, r0, lsl #2
    acdc:			; <UNDEFINED> instruction: 0x462bd31b
    ace0:	blcs	88d34 <fchmod@plt+0x86b1c>
    ace4:	svclt	0x001c2a5c
    ace8:	ldrmi	r7, [sp], -r2
    acec:	stmdavc	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    acf0:	blcs	1c98100 <fchmod@plt+0x1c95ee8>
    acf4:			; <UNDEFINED> instruction: 0xf880bf08
    acf8:	rscle	r8, ip, r0
    acfc:	svclt	0x00082b74
    ad00:	andgt	pc, r0, r0, lsl #17
    ad04:	blcs	1bbf0a8 <fchmod@plt+0x1bbce90>
    ad08:	andvc	fp, r1, ip, lsl #30
    ad0c:	strmi	r7, [sl, #3]!
    ad10:	andeq	pc, r1, r0, lsl #2
    ad14:	strtmi	sp, [r5], -r3, ror #5
    ad18:	andvc	r2, r3, r0, lsl #6
    ad1c:	blcs	28dd0 <fchmod@plt+0x26bb8>
    ad20:	bllt	fff3d8 <fchmod@plt+0xffd1c0>
    ad24:	andcs	r4, r5, #688128	; 0xa8000
    ad28:	strcs	r4, [r0, -sl, lsr #16]
    ad2c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ad30:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad34:	strbmi	r4, [r8], -r1, lsl #12
    ad38:			; <UNDEFINED> instruction: 0xf9d0f7fc
    ad3c:			; <UNDEFINED> instruction: 0xf7fde01a
    ad40:	stmib	r0, {r0, r1, r2, r5, fp, ip, sp, lr, pc}^
    ad44:	strmi	r6, [r7], -r0, lsl #12
    ad48:	stmib	r0, {r1, r2, r8, sp, lr}^
    ad4c:	strmi	r6, [r6], -r2, lsl #12
    ad50:	stmdbmi	r1!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    ad54:	stmdami	r1!, {r0, r2, r9, sp}
    ad58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ad5c:	ldmda	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad60:	ldmdavc	sl, {r8, r9, fp, ip, pc}
    ad64:	strbmi	r4, [r8], -r1, lsl #12
    ad68:			; <UNDEFINED> instruction: 0xf9b8f7fc
    ad6c:	smladxcs	r0, r8, r6, r4
    ad70:			; <UNDEFINED> instruction: 0xff18f7ff
    ad74:	blmi	55d5e4 <fchmod@plt+0x55b3cc>
    ad78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ad7c:	blls	64dec <fchmod@plt+0x62bd4>
    ad80:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    ad84:	andlt	r4, r3, r8, lsr r6
    ad88:	svchi	0x00f0e8bd
    ad8c:	andcs	r4, r5, #344064	; 0x54000
    ad90:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    ad94:			; <UNDEFINED> instruction: 0xf7f74478
    ad98:			; <UNDEFINED> instruction: 0x4601e81a
    ad9c:			; <UNDEFINED> instruction: 0xf7fc4648
    ada0:			; <UNDEFINED> instruction: 0xe7e3f99d
    ada4:	andcs	r4, r5, #278528	; 0x44000
    ada8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    adac:			; <UNDEFINED> instruction: 0xf7f74478
    adb0:	strmi	lr, [r1], -lr, lsl #16
    adb4:			; <UNDEFINED> instruction: 0xf7fc4648
    adb8:			; <UNDEFINED> instruction: 0x4638f991
    adbc:	mrc2	7, 7, pc, cr2, cr15, {7}
    adc0:	ldrb	r4, [r7, r7, lsr #12]
    adc4:	stmda	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adc8:	ldrdeq	ip, [r1], -r4
    adcc:	andeq	r0, r0, r4, lsl #4
    add0:			; <UNDEFINED> instruction: 0x000067b4
    add4:	andeq	r8, r0, lr, lsr #21
    add8:	andeq	r9, r0, r4, lsr #2
    addc:	andeq	r8, r0, r2, lsl #21
    ade0:	andeq	ip, r1, ip, lsr #32
    ade4:	andeq	r9, r0, r2, lsl r1
    ade8:	andeq	r8, r0, r8, asr #20
    adec:	strheq	r9, [r0], -sl
    adf0:	andeq	r8, r0, r0, lsr sl
    adf4:	svcmi	0x00f0e92d
    adf8:	blhi	c62b4 <fchmod@plt+0xc409c>
    adfc:			; <UNDEFINED> instruction: 0xf8df4b5f
    ae00:	addslt	fp, r7, r0, lsl #3
    ae04:	cfstrsge	mvf4, [fp, #-1004]	; 0xfffffc14
    ae08:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    ae0c:			; <UNDEFINED> instruction: 0xf10d9207
    ae10:	bmi	170ce98 <fchmod@plt+0x170ac80>
    ae14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae18:	tstls	r5, #1769472	; 0x1b0000
    ae1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae20:	stmib	sp, {r8, r9, sp}^
    ae24:	stmib	sp, {r3, r8, r9, ip, sp}^
    ae28:	stmib	sp, {r1, r3, r8, r9, ip, sp}^
    ae2c:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
    ae30:	tstls	r0, #939524096	; 0x38000000
    ae34:	subsle	r2, r8, r0, lsl #16
    ae38:	ldrdge	pc, [ip, #-143]	; 0xffffff71
    ae3c:	bne	446664 <fchmod@plt+0x44444c>
    ae40:	mrcge	15, 0, r4, cr1, cr2, {2}
    ae44:	ldrbtmi	r4, [sl], #2898	; 0xb52
    ae48:	cfstrsge	mvf4, [fp, #-508]	; 0xfffffe04
    ae4c:			; <UNDEFINED> instruction: 0xf10d447b
    ae50:			; <UNDEFINED> instruction: 0xf10d0938
    ae54:	strmi	r0, [r4], -r0, lsr #16
    ae58:	strls	r9, [r5, -r6, lsl #6]
    ae5c:	stmiavs	r3!, {r3, r4, sp, lr, pc}^
    ae60:	stmdblt	fp, {r1, r2, r8, fp, ip, pc}
    ae64:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
    ae68:	andne	lr, r1, #3358720	; 0x334000
    ae6c:	bls	153ab4 <fchmod@plt+0x15189c>
    ae70:			; <UNDEFINED> instruction: 0x46304619
    ae74:	andcs	r9, r1, #0, 4
    ae78:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ae7c:	blcs	65010 <fchmod@plt+0x62df8>
    ae80:	blcs	beed0 <fchmod@plt+0xbccb8>
    ae84:	strtmi	sp, [r8], -r7, asr #32
    ae88:			; <UNDEFINED> instruction: 0xff1ef002
    ae8c:	movwlt	r6, #18468	; 0x4824
    ae90:	bcs	25120 <fchmod@plt+0x22f08>
    ae94:			; <UNDEFINED> instruction: 0xf8dad1e3
    ae98:	eorshi	r3, r3, r0
    ae9c:			; <UNDEFINED> instruction: 0xf88d0c1b
    aea0:	stmdavs	r3!, {r1, r2, r6, ip, sp}^
    aea4:	mvnle	r2, r1, lsl #22
    aea8:	ldrtmi	r6, [r1], -r2, lsr #18
    aeac:			; <UNDEFINED> instruction: 0xf0024628
    aeb0:	stmiavs	r3!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    aeb4:	tstlt	r3, fp, lsl #20
    aeb8:	svclt	0x0028429a
    aebc:	stmdbls	sp, {r1, r3, r4, r9, sl, lr}
    aec0:			; <UNDEFINED> instruction: 0xf0024640
    aec4:	strtmi	pc, [r8], -sp, asr #31
    aec8:	cdp2	0, 15, cr15, cr14, cr2, {0}
    aecc:	stccs	8, cr6, [r0], {36}	; 0x24
    aed0:	blls	2bf650 <fchmod@plt+0x2bd438>
    aed4:	strbmi	fp, [r0], -fp, asr #2
    aed8:			; <UNDEFINED> instruction: 0xffd4f002
    aedc:	stmdals	sl, {r1, r2, r3, r5, r8, r9, fp, lr}
    aee0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    aee4:			; <UNDEFINED> instruction: 0xf7f76819
    aee8:	strbmi	lr, [r8], -r4, ror #18
    aeec:			; <UNDEFINED> instruction: 0xf824f003
    aef0:			; <UNDEFINED> instruction: 0xf0034628
    aef4:	strbmi	pc, [r0], -r1, lsr #16	; <UNPREDICTABLE>
    aef8:			; <UNDEFINED> instruction: 0xf81ef003
    aefc:	blmi	7dd7a0 <fchmod@plt+0x7db588>
    af00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    af04:	blls	564f74 <fchmod@plt+0x562d5c>
    af08:	teqle	r4, sl, asr r0
    af0c:	ldc	0, cr11, [sp], #92	; 0x5c
    af10:	pop	{r1, r8, r9, fp, pc}
    af14:	blmi	8aeedc <fchmod@plt+0x8accc4>
    af18:			; <UNDEFINED> instruction: 0xf85b6921
    af1c:			; <UNDEFINED> instruction: 0xf7fe0003
    af20:	asrlt	pc, sp, #30	; <UNPREDICTABLE>
    af24:	movwcs	r9, #0
    af28:	strbmi	r6, [r8], -r2, asr #17
    af2c:	bne	446794 <fchmod@plt+0x44457c>
    af30:	bls	1dc794 <fchmod@plt+0x1da57c>
    af34:			; <UNDEFINED> instruction: 0x464847b8
    af38:			; <UNDEFINED> instruction: 0xffa4f002
    af3c:			; <UNDEFINED> instruction: 0x46319a10
    af40:			; <UNDEFINED> instruction: 0xf0024628
    af44:	strbmi	pc, [r8], -r7, ror #30	; <UNPREDICTABLE>
    af48:	cdp2	0, 11, cr15, cr14, cr2, {0}
    af4c:	ldmdami	r5, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    af50:	ldrbtmi	r6, [r8], #-2337	; 0xfffff6df
    af54:			; <UNDEFINED> instruction: 0xff32f7fe
    af58:	mvnle	r2, r0, lsl #16
    af5c:	stmdbvs	r1!, {r0, r1, r2, r8, r9, fp, ip, pc}
    af60:			; <UNDEFINED> instruction: 0xf7fe6bd8
    af64:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    af68:	stmvs	r2, {r0, r2, r3, r7, ip, lr, pc}
    af6c:			; <UNDEFINED> instruction: 0x46284631
    af70:			; <UNDEFINED> instruction: 0xff50f002
    af74:			; <UNDEFINED> instruction: 0xf7f6e79d
    af78:	svclt	0x0000ef36
    af7c:	andeq	r0, r0, r4, lsl #4
    af80:	andeq	fp, r1, r0, lsr #31
    af84:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    af88:	andeq	r8, r0, lr, asr #2
    af8c:	andeq	r9, r0, r8, ror r0
    af90:	andeq	r6, r0, r4, lsl r7
    af94:	ldrdeq	r5, [r0], -sl
    af98:	andeq	r0, r0, r4, lsr r2
    af9c:	andeq	fp, r1, r4, lsr #29
    afa0:	andeq	r0, r0, r8, lsl r2
    afa4:	andeq	fp, r1, r2, asr #10
    afa8:			; <UNDEFINED> instruction: 0xf7fcb570
    afac:	stmdavc	r4, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    afb0:	strmi	r4, [r5], -r6, lsl #12
    afb4:	tstcs	r8, ip, asr r1
    afb8:			; <UNDEFINED> instruction: 0xf7f84620
    afbc:	tstlt	r8, r3, lsr #30	; <UNPREDICTABLE>
    afc0:	strteq	pc, [r0], #-68	; 0xffffffbc
    afc4:			; <UNDEFINED> instruction: 0xf815702c
    afc8:	stccs	15, cr4, [r0], {1}
    afcc:			; <UNDEFINED> instruction: 0x4630d1f3
    afd0:			; <UNDEFINED> instruction: 0xf0014d1f
    afd4:	vtst.8	d31, d24, d31
    afd8:	vrsra.s8	q8, <illegal reg q8.5>, #8
    afdc:			; <UNDEFINED> instruction: 0xf64f0307
    afe0:	ldrbtmi	r7, [sp], #-497	; 0xfffffe0f
    afe4:	andcc	pc, r0, #166912	; 0x28c00
    afe8:	blx	4df3a <fchmod@plt+0x4bd22>
    afec:			; <UNDEFINED> instruction: 0xf8550312
    aff0:	bl	15b084 <fchmod@plt+0x158e6c>
    aff4:	ldmdblt	ip, {r0, r1, r7, r8, sl}
    aff8:	strtmi	lr, [r5], -lr
    affc:	cmplt	ip, r4, lsr #16
    b000:	ldrtmi	r6, [r1], -r0, ror #16
    b004:	svc	0x0022f7f6
    b008:	mvnsle	r2, r0, lsl #16
    b00c:			; <UNDEFINED> instruction: 0xf7f64630
    b010:	stmdavs	ip!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    b014:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    b018:			; <UNDEFINED> instruction: 0xf7fd20f0
    b01c:	strmi	pc, [r4], -pc, lsl #16
    b020:	blx	dc9026 <fchmod@plt+0xdc6e0e>
    b024:			; <UNDEFINED> instruction: 0xf7fd4630
    b028:	blmi	2c919c <fchmod@plt+0x2c6f84>
    b02c:			; <UNDEFINED> instruction: 0x4602447b
    b030:	andcs	r6, r0, #98	; 0x62
    b034:	ldmib	r3, {r1, r5, sp, lr}^
    b038:	ldrtmi	r1, [r0], -r0, lsl #4
    b03c:	tstcc	r1, ip, lsr #32
    b040:	stmib	r3, {r0, r9, ip, sp}^
    b044:			; <UNDEFINED> instruction: 0xf7f61200
    b048:			; <UNDEFINED> instruction: 0x4620ee70
    b04c:	svclt	0x0000bd70
    b050:	andseq	pc, r1, r6, ror #16
    b054:	andseq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
    b058:	addlt	fp, r2, r0, lsl r5
    b05c:			; <UNDEFINED> instruction: 0xf7ff4604
    b060:	cmnlt	r0, fp, lsr #22	; <UNPREDICTABLE>
    b064:	svclt	0x00182801
    b068:	mrsle	r2, (UNDEF: 8)
    b06c:			; <UNDEFINED> instruction: 0xf10469a3
    b070:	stmdblt	r3!, {r3}
    b074:			; <UNDEFINED> instruction: 0xb1b86840
    b078:	blcs	2548c <fchmod@plt+0x23274>
    b07c:	strdlt	sp, [r2], -sl
    b080:			; <UNDEFINED> instruction: 0xf104bd10
    b084:	strmi	r0, [r3], -r8
    b088:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    b08c:	bcs	598a4 <fchmod@plt+0x5768c>
    b090:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, lr, pc}^
    b094:	rscsle	r2, r2, r0, lsl #22
    b098:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    b09c:	bcs	598b4 <fchmod@plt+0x5769c>
    b0a0:			; <UNDEFINED> instruction: 0x4618d8f7
    b0a4:	ldclt	0, cr11, [r0, #-8]
    b0a8:	orrcs	r6, r4, r0, ror #16
    b0ac:	bmi	15dcc4 <fchmod@plt+0x15baac>
    b0b0:	ldrbtmi	r9, [fp], #-0
    b0b4:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    b0b8:			; <UNDEFINED> instruction: 0xf7fb4478
    b0bc:	svclt	0x0000fd37
    b0c0:	strdeq	r8, [r0], -r2
    b0c4:	andeq	r9, r0, sl, lsr r0
    b0c8:	andeq	r8, r0, ip, lsl pc
    b0cc:			; <UNDEFINED> instruction: 0xf7ffb510
    b0d0:	strmi	pc, [r4], -fp, ror #30
    b0d4:			; <UNDEFINED> instruction: 0xffc0f7ff
    b0d8:	ldfltd	f3, [r0, #-0]
    b0dc:	andcs	r4, r5, #4, 18	; 0x10000
    b0e0:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    b0e4:			; <UNDEFINED> instruction: 0xf7f64478
    b0e8:	stmdavs	r1!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    b0ec:	stc2l	7, cr15, [r6, #1004]!	; 0x3ec
    b0f0:	andeq	r8, r0, r2, lsl pc
    b0f4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    b0f8:	mvnsmi	lr, sp, lsr #18
    b0fc:	stmvs	fp, {r0, r5, r6, r8, r9, ip, sp, pc}
    b100:	blcs	1c940 <fchmod@plt+0x1a728>
    b104:	stcvs	0, cr13, [r3], {50}	; 0x32
    b108:	streq	pc, [r8, #-256]	; 0xffffff00
    b10c:	ldmvs	sl, {r7, r9, sl, lr}
    b110:	stmiavs	r2, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    b114:	strvs	fp, [r1], #-2378	; 0xfffff6b6
    b118:	addne	pc, r0, r0, asr #17
    b11c:	pop	{r3, r5, r9, sl, lr}
    b120:	stmdavs	ip!, {r4, r5, r6, r7, r8, pc}^
    b124:	blvs	fe8f75bc <fchmod@plt+0xfe8f53a4>
    b128:	addsmi	r4, lr, #38797312	; 0x2500000
    b12c:	udf	#23833	; 0x5d19
    b130:			; <UNDEFINED> instruction: 0xf7fc20d8
    b134:	strmi	pc, [r7], -r3, lsl #31
    b138:	blx	174913c <fchmod@plt+0x1746f24>
    b13c:	stmib	r7, {r4, r9, fp, lr}^
    b140:	ldrbtmi	r8, [sl], #-1024	; 0xfffffc00
    b144:			; <UNDEFINED> instruction: 0x67be63be
    b148:	rsbvs	r6, pc, r3, asr r8	; <UNPREDICTABLE>
    b14c:	movwcc	r4, #5693	; 0x163d
    b150:	subsvs	r4, r3, r8, lsr #12
    b154:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b158:			; <UNDEFINED> instruction: 0x21b34a0a
    b15c:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    b160:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b164:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    b168:	stc2l	7, cr15, [r0], #1004	; 0x3ec
    b16c:			; <UNDEFINED> instruction: 0x21b54a08
    b170:	stmdami	r9, {r3, r8, r9, fp, lr}
    b174:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b178:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    b17c:	ldc2l	7, cr15, [r6], {251}	; 0xfb
    b180:			; <UNDEFINED> instruction: 0x0011f6fe
    b184:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    b188:	ldrdeq	r8, [r0], -r6
    b18c:	andeq	r8, r0, lr, ror #28
    b190:	andeq	r8, r0, ip, ror pc
    b194:	ldrdeq	r8, [r0], -sl
    b198:	andeq	r8, r0, sl, asr lr
    b19c:	addlt	fp, r3, r0, lsl #10
    b1a0:			; <UNDEFINED> instruction: 0xf7ff9101
    b1a4:	stmdbls	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    b1a8:			; <UNDEFINED> instruction: 0xf85db003
    b1ac:			; <UNDEFINED> instruction: 0xf7ffeb04
    b1b0:	svclt	0x0000bfa3
    b1b4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b1b8:			; <UNDEFINED> instruction: 0x47706818
    b1bc:	andseq	pc, r1, sl, lsl #13
    b1c0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b1c4:			; <UNDEFINED> instruction: 0x47706858
    b1c8:	andseq	pc, r1, lr, ror r6	; <UNPREDICTABLE>
    b1cc:	andcs	fp, r8, r8, lsl #10
    b1d0:	ldc2l	7, cr15, [lr, #1008]	; 0x3f0
    b1d4:	stmib	r0, {r9, sp}^
    b1d8:	sfmlt	f2, 4, [r8, #-0]
    b1dc:	stmdavs	r4, {r4, r5, sl, ip, sp, pc}
    b1e0:	stmdavs	r3, {r2, r7, r8, fp, ip, sp, pc}^
    b1e4:	ldrbvc	pc, [r0, #1615]!	; 0x64f	; <UNPREDICTABLE>
    b1e8:	addseq	r4, sl, lr, lsl #18
    b1ec:	bcc	11c3d8 <fchmod@plt+0x11a1c0>
    b1f0:	adcmi	r4, fp, #285212672	; 0x11000000
    b1f4:			; <UNDEFINED> instruction: 0xf851dc0b
    b1f8:	cmplt	sl, r4, lsl #30
    b1fc:	streq	pc, [r8], #-258	; 0xfffffefe
    b200:	subvs	r3, r3, r1, lsl #6
    b204:	stmdavs	r3!, {r2, r5, fp, sp, lr}
    b208:	movwcc	fp, #33083	; 0x813b
    b20c:	strtmi	r6, [r0], -r3
    b210:			; <UNDEFINED> instruction: 0x4770bc30
    b214:	subvs	r3, r3, r1, lsl #6
    b218:	andvs	lr, r3, fp, ror #15
    b21c:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
    b220:	svclt	0x00004770
    b224:	andseq	pc, r1, ip, asr r6	; <UNPREDICTABLE>
    b228:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    b22c:	stmdavs	r3, {r0, r2, r7, r8, fp, ip, sp, pc}^
    b230:	ldrbtvc	pc, [r0], #1615	; 0x64f	; <UNPREDICTABLE>
    b234:	addseq	r4, sl, pc, lsl #18
    b238:	bcc	11c424 <fchmod@plt+0x11a20c>
    b23c:	adcmi	r4, r3, #285212672	; 0x11000000
    b240:			; <UNDEFINED> instruction: 0xf851dc09
    b244:	cmplt	sl, r4, lsl #30
    b248:	streq	pc, [r8, #-258]	; 0xfffffefe
    b24c:	subvs	r3, r3, r1, lsl #6
    b250:	teqlt	r3, fp, ror #16
    b254:	strtmi	r6, [r8], -r3
    b258:			; <UNDEFINED> instruction: 0x4770bc30
    b25c:	subvs	r3, r3, r1, lsl #6
    b260:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b264:	blcs	252d8 <fchmod@plt+0x230c0>
    b268:	movwcc	sp, #33012	; 0x80f4
    b26c:	strtmi	r6, [r8], -r3
    b270:			; <UNDEFINED> instruction: 0x4770bc30
    b274:	andseq	pc, r1, r0, lsl r6	; <UNPREDICTABLE>
    b278:	ldcllt	7, cr15, [r4, #-984]	; 0xfffffc28
    b27c:			; <UNDEFINED> instruction: 0xf7f8b510
    b280:	strcs	pc, [r0], #-2903	; 0xfffff4a9
    b284:			; <UNDEFINED> instruction: 0xffecf7fc
    b288:	stmdami	r9, {r3, r8, r9, fp, lr}
    b28c:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    b290:	rsbscc	pc, pc, #12582912	; 0xc00000
    b294:	blcc	11c47c <fchmod@plt+0x11a264>
    b298:	rsbsvc	pc, r0, #8388608	; 0x800000
    b29c:	strmi	lr, [r0], #-2496	; 0xfffff640
    b2a0:	svcne	0x0004f843
    b2a4:			; <UNDEFINED> instruction: 0xd1fb4293
    b2a8:	svclt	0x0000bd10
    b2ac:			; <UNDEFINED> instruction: 0x0011f5ba
    b2b0:	andseq	pc, r1, ip, lsr #11
    b2b4:	svcmi	0x00f0e92d
    b2b8:	mcrrmi	6, 0, r4, ip, cr7
    b2bc:	blhi	c6778 <fchmod@plt+0xc4560>
    b2c0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    b2c4:	addseq	fp, fp, r5, lsl #1
    b2c8:			; <UNDEFINED> instruction: 0xf7fc1c58
    b2cc:	stmdavs	r2!, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    b2d0:	svclt	0x00a22a00
    b2d4:	bl	136dc <fchmod@plt+0x114c4>
    b2d8:	svcne	0x00030282
    b2dc:	blle	dcce4 <fchmod@plt+0xdaacc>
    b2e0:	svcne	0x0004f843
    b2e4:			; <UNDEFINED> instruction: 0xd1fb429a
    b2e8:	stclmi	3, cr2, [r1, #-0]
    b2ec:			; <UNDEFINED> instruction: 0x469a461e
    b2f0:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    b2f4:			; <UNDEFINED> instruction: 0xf5059302
    b2f8:	blmi	f998fc <fchmod@plt+0xf976e4>
    b2fc:			; <UNDEFINED> instruction: 0xf8df3d04
    b300:			; <UNDEFINED> instruction: 0xf509b0f8
    b304:	ldrbtmi	r7, [fp], #-2416	; 0xfffff690
    b308:	mcr	4, 0, r4, cr8, cr11, {7}
    b30c:			; <UNDEFINED> instruction: 0xf8553a10
    b310:	bcs	16f28 <fchmod@plt+0x14d10>
    b314:	strcs	sp, [r0], #-90	; 0xffffffa6
    b318:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    b31c:	mvnsle	r2, r0, lsl #20
    b320:	tstcs	r1, r3, asr r6
    b324:			; <UNDEFINED> instruction: 0x4638465a
    b328:	strmi	r9, [lr], #-1024	; 0xfffffc00
    b32c:	mrc	7, 4, APSR_nzcv, cr14, cr6, {7}
    b330:	bl	21633c <fchmod@plt+0x214124>
    b334:	svclt	0x001e0184
    b338:	movwcc	r9, #6915	; 0x1b03
    b33c:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    b340:			; <UNDEFINED> instruction: 0xf10a45a9
    b344:			; <UNDEFINED> instruction: 0xf1020a01
    b348:	andvs	r0, sl, r1, lsl #4
    b34c:	blmi	affad0 <fchmod@plt+0xafd8b8>
    b350:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    b354:	svclt	0x00c82c00
    b358:	orreq	lr, r4, #8, 22	; 0x2000
    b35c:	sub	sp, r2, r2, lsl #24
    b360:	andle	r3, r3, r1, lsl #24
    b364:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    b368:	rscsle	r2, r9, r0, lsl #20
    b36c:			; <UNDEFINED> instruction: 0x9090f8df
    b370:	streq	lr, [r4, #2824]	; 0xb08
    b374:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    b378:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    b37c:	strbmi	r4, [sl], -r3, lsr #12
    b380:	tstcs	r1, r1, lsl #24
    b384:			; <UNDEFINED> instruction: 0x96004638
    b388:	mrc	7, 3, APSR_nzcv, cr0, cr6, {7}
    b38c:	mvnsle	r1, r3, ror #24
    b390:	bmi	71ccf0 <fchmod@plt+0x71aad8>
    b394:	blls	937a0 <fchmod@plt+0x91588>
    b398:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    b39c:	mcr	7, 3, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    b3a0:	bmi	671fb4 <fchmod@plt+0x66fd9c>
    b3a4:	ldrtmi	r2, [r8], -r1, lsl #2
    b3a8:	movwls	r4, #1146	; 0x47a
    b3ac:			; <UNDEFINED> instruction: 0xf7f64633
    b3b0:	ldmdbmi	r6, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    b3b4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b3b8:	ldc2l	7, cr15, [r4, #1008]!	; 0x3f0
    b3bc:	andlt	r4, r5, r0, asr #12
    b3c0:	blhi	c66bc <fchmod@plt+0xc44a4>
    b3c4:	svcmi	0x00f0e8bd
    b3c8:	stclt	7, cr15, [ip], #984	; 0x3d8
    b3cc:	tstcs	r1, r2, lsl #24
    b3d0:	ldrbmi	r9, [r3], -r0, lsl #4
    b3d4:	bcs	446c3c <fchmod@plt+0x444a24>
    b3d8:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    b3dc:			; <UNDEFINED> instruction: 0xf7f69402
    b3e0:	strbmi	lr, [r1], -r6, asr #28
    b3e4:	blle	ff545298 <fchmod@plt+0xff543080>
    b3e8:	svclt	0x0000e7c0
    b3ec:	andseq	pc, r1, r0, lsl #11
    b3f0:	andseq	pc, r1, r6, asr r5	; <UNPREDICTABLE>
    b3f4:	andeq	r8, r0, r2, ror #26
    b3f8:	andeq	r8, r0, r0, ror #26
    b3fc:			; <UNDEFINED> instruction: 0x0011f4f0
    b400:	andeq	r8, r0, r2, asr sp
    b404:	andeq	r8, r0, sl, ror #25
    b408:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    b40c:	andeq	r7, r0, r2, ror #17
    b410:	ldrblt	r6, [r0, #-2057]!	; 0xfffff7f7
    b414:	stmdavs	r9, {r1, r7, ip, sp, pc}^
    b418:	ldrmi	r4, [r6], -r4, lsl #12
    b41c:			; <UNDEFINED> instruction: 0x4608461d
    b420:			; <UNDEFINED> instruction: 0xf7f69101
    b424:	stmdbls	r1, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    b428:	strtmi	r4, [r0], -r2, lsl #12
    b42c:	ldc2	0, cr15, [r8, #-8]
    b430:	stmvs	fp, {r0, r4, r5, r6, r7, fp, sp, lr}
    b434:	stmdble	r6, {r0, r8, r9, fp, sp}
    b438:	ldmvs	r2!, {r1, r8, sl, fp, sp}
    b43c:	stccs	0, cr13, [r3, #-44]	; 0xffffffd4
    b440:	stccs	0, cr13, [r1, #-48]	; 0xffffffd0
    b444:	strtmi	sp, [r0], -r5
    b448:	pop	{r1, ip, sp, pc}
    b44c:			; <UNDEFINED> instruction: 0xf0024070
    b450:	bcs	7a8bc <fchmod@plt+0x786a4>
    b454:	blcc	13f464 <fchmod@plt+0x13d24c>
    b458:	ldmible	r4!, {r0, r8, r9, fp, sp}^
    b45c:			; <UNDEFINED> instruction: 0xf7f84620
    b460:			; <UNDEFINED> instruction: 0x4620fa75
    b464:	pop	{r1, ip, sp, pc}
    b468:			; <UNDEFINED> instruction: 0xf0024070
    b46c:	svclt	0x0000bd0b
    b470:	strdlt	fp, [r3], r0
    b474:	stmdavs	r2, {r0, r1, r2, r3, r6, r7, fp, sp, lr}
    b478:	ldmdavs	r6, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    b47c:	ldmdble	r7, {r0, r8, r9, fp, sp}
    b480:	ldrtmi	r4, [r0], -r4, lsl #12
    b484:			; <UNDEFINED> instruction: 0xf7f6460d
    b488:	strmi	lr, [r6], -r6, lsl #27
    b48c:			; <UNDEFINED> instruction: 0xf7f66878
    b490:	ldrtmi	lr, [r0], #-3458	; 0xfffff27e
    b494:			; <UNDEFINED> instruction: 0xf7fc3002
    b498:	stmiavs	fp!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    b49c:	strcs	r6, [r0, #-2081]	; 0xfffff7df
    b4a0:	ldmdavs	fp, {r0, r2, r9, fp, lr}^
    b4a4:	ldrbtmi	r6, [sl], #-2121	; 0xfffff7b7
    b4a8:	strmi	r9, [r6], -r0, lsl #10
    b4ac:	stc2l	0, cr15, [r8, #-0]
    b4b0:	andlt	r4, r3, r0, lsr r6
    b4b4:	svclt	0x0000bdf0
    b4b8:	andeq	r7, r0, r6, asr r2
    b4bc:			; <UNDEFINED> instruction: 0x4603b410
    b4c0:	stmiavs	r0!, {r2, r3, r6, r7, fp, sp, lr}
    b4c4:	stmdble	r6, {r0, fp, sp}
    b4c8:	stmvs	ip, {r1, r9, fp, sp}
    b4cc:	bcs	ff4fc <fchmod@plt+0xfd2e4>
    b4d0:	bcs	7f504 <fchmod@plt+0x7d2ec>
    b4d4:	ldmdavs	fp, {r2, ip, lr, pc}
    b4d8:			; <UNDEFINED> instruction: 0xf85d6858
    b4dc:	ldrbmi	r4, [r0, -r4, lsl #22]!
    b4e0:	andle	r2, r2, r1, lsl #24
    b4e4:	stmdacs	r1, {r2, fp, ip, sp}
    b4e8:	stmdbvs	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    b4ec:	mvnsle	r2, r0, lsl #16
    b4f0:	blmi	14966c <fchmod@plt+0x147454>
    b4f4:			; <UNDEFINED> instruction: 0xf7ff4618
    b4f8:	svclt	0x0000bfbb
    b4fc:			; <UNDEFINED> instruction: 0xf100460a
    b500:			; <UNDEFINED> instruction: 0xf7ff012c
    b504:	svclt	0x0000bfdb
    b508:			; <UNDEFINED> instruction: 0x4603b510
    b50c:	addlt	r6, r2, ip, asr #17
    b510:	stmdacs	r1, {r5, r7, fp, sp, lr}
    b514:	bcs	c1934 <fchmod@plt+0xbf71c>
    b518:	andle	r6, r9, ip, lsl #17
    b51c:	andle	r2, sl, r3, lsl #20
    b520:	andle	r2, r3, r1, lsl #20
    b524:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}^
    b528:	ldclt	0, cr11, [r0, #-8]
    b52c:	andle	r2, r2, r1, lsl #24
    b530:	stmdacs	r1, {r2, fp, ip, sp}
    b534:	stmdbvs	r8, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    b538:	mvnsle	r2, r0, lsl #16
    b53c:	tstls	r1, r8, lsl r6
    b540:			; <UNDEFINED> instruction: 0xff96f7ff
    b544:	tstvs	r8, r1, lsl #18
    b548:	svclt	0x0000e7ee
    b54c:			; <UNDEFINED> instruction: 0xf100460a
    b550:			; <UNDEFINED> instruction: 0xf7ff012c
    b554:	svclt	0x0000bfd9
    b558:			; <UNDEFINED> instruction: 0x4615b538
    b55c:	cmplt	r4, ip, asr #18
    b560:	strtmi	r4, [r0], -r8, lsl #18
    b564:			; <UNDEFINED> instruction: 0xf7f64479
    b568:	strmi	lr, [r3], -lr, lsr #23
    b56c:	eorvs	r4, fp, r0, lsr #12
    b570:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    b574:	stmdami	r5, {r0, r2, r9, sp}
    b578:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b57c:	stc	7, cr15, [r6], #-984	; 0xfffffc28
    b580:	strb	r4, [sp, r4, lsl #12]!
    b584:	andeq	r5, r0, ip, lsl #14
    b588:	muleq	r0, ip, ip
    b58c:	andeq	r8, r0, r2, ror #4
    b590:	stmvs	r2, {r1, r8, r9, fp, lr}
    b594:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    b598:	svclt	0x00004770
    b59c:	muleq	r0, ip, ip
    b5a0:	stmdbvs	r2, {r1, r8, r9, fp, lr}
    b5a4:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    b5a8:	svclt	0x00004770
    b5ac:	muleq	r0, r4, ip
    b5b0:	stmiavs	r2, {r1, r8, r9, fp, lr}^
    b5b4:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    b5b8:	svclt	0x00004770
    b5bc:	muleq	r0, r0, ip
    b5c0:	movwcs	r6, #51328	; 0xc880
    b5c4:	bmi	11d9d8 <fchmod@plt+0x11b7c0>
    b5c8:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    b5cc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    b5d0:			; <UNDEFINED> instruction: 0x477058d0
    b5d4:	ldrdeq	fp, [r1], -r8
    b5d8:	strdeq	r0, [r0], -r8
    b5dc:	movwcs	r6, #51392	; 0xc8c0
    b5e0:	bmi	11d9f4 <fchmod@plt+0x11b7dc>
    b5e4:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    b5e8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    b5ec:			; <UNDEFINED> instruction: 0x477058d0
    b5f0:			; <UNDEFINED> instruction: 0x0001b7bc
    b5f4:	andeq	r0, r0, r0, asr r2
    b5f8:	movwcs	r6, #51456	; 0xc900
    b5fc:	bmi	11da10 <fchmod@plt+0x11b7f8>
    b600:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    b604:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    b608:			; <UNDEFINED> instruction: 0x477058d0
    b60c:	andeq	fp, r1, r0, lsr #15
    b610:	andeq	r0, r0, ip, ror #3
    b614:	blmi	1a5b24 <fchmod@plt+0x1a390c>
    b618:	ldrbtmi	r2, [fp], #-2565	; 0xfffff5fb
    b61c:	tstcs	ip, r6
    b620:	blx	5d63a <fchmod@plt+0x5b422>
    b624:	ldmdapl	fp, {r1, r9, ip, sp, lr, pc}
    b628:			; <UNDEFINED> instruction: 0x47705898
    b62c:	ldrbmi	r6, [r0, -r0, lsl #19]!
    b630:	andeq	fp, r1, sl, lsl #15
    b634:	andeq	r0, r0, ip, lsl r2
    b638:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    b63c:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
    b640:	ldmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}^
    b644:			; <UNDEFINED> instruction: 0xf7f66859
    b648:	stmiblt	r0!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    b64c:	blvs	fea664dc <fchmod@plt+0xfea642c4>
    b650:	andsle	r4, r8, sl, lsl #5
    b654:	blcs	658a8 <fchmod@plt+0x63690>
    b658:	blvs	1841ab8 <fchmod@plt+0x183f8a0>
    b65c:	andle	r2, r2, r1, lsl #16
    b660:	blcs	5a278 <fchmod@plt+0x58060>
    b664:	stmvs	fp, {r4, r8, fp, ip, lr, pc}
    b668:	stmdble	fp, {r0, r8, r9, fp, sp}
    b66c:	stmdacs	r1, {r3, r5, r6, r8, r9, fp, sp, lr}
    b670:	blcc	13f680 <fchmod@plt+0x13d468>
    b674:	stmdble	r5, {r0, r8, r9, fp, sp}
    b678:	ldrhtmi	lr, [r8], -sp
    b67c:	ldmdavs	r0, {r0, r3, r6, fp, sp, lr}^
    b680:	bllt	349660 <fchmod@plt+0x347448>
    b684:	ldclt	0, cr2, [r8, #-4]!
    b688:	rscscc	pc, pc, pc, asr #32
    b68c:	svclt	0x0000bd38
    b690:			; <UNDEFINED> instruction: 0x4605b538
    b694:			; <UNDEFINED> instruction: 0x461469d0
    b698:	smlawbcs	r8, r0, r1, fp
    b69c:	stc	7, cr15, [r0], {246}	; 0xf6
    b6a0:	stfnep	f3, [r4], {96}	; 0x60
    b6a4:	strtmi	r4, [r0], -r9, lsl #18
    b6a8:			; <UNDEFINED> instruction: 0xf7f64479
    b6ac:	strtmi	lr, [r1], -ip, lsl #22
    b6b0:	strtmi	r4, [r8], -r2, lsl #12
    b6b4:	ldrhtmi	lr, [r8], -sp
    b6b8:	bllt	ff4c76c8 <fchmod@plt+0xff4c54b0>
    b6bc:	msreq	CPSR_fs, r4, lsl #2
    b6c0:	andcs	r4, r1, #40, 12	; 0x2800000
    b6c4:	ldrhtmi	lr, [r8], -sp
    b6c8:	bllt	ffec96c8 <fchmod@plt+0xffec74b0>
    b6cc:			; <UNDEFINED> instruction: 0x00005eb4
    b6d0:			; <UNDEFINED> instruction: 0x4604b510
    b6d4:	addlt	r4, sl, r8, lsl r8
    b6d8:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    b6dc:	stmdage	r6, {r0, r1, r6, r7, fp, ip, lr}
    b6e0:	movwls	r6, #38939	; 0x981b
    b6e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b6e8:	andls	r2, r1, r0, lsl #6
    b6ec:	movwcc	lr, #27085	; 0x69cd
    b6f0:			; <UNDEFINED> instruction: 0xf7ff9308
    b6f4:	stmdals	r1, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b6f8:	blx	ff14770a <fchmod@plt+0xff1454f2>
    b6fc:	bge	f1b24 <fchmod@plt+0xef90c>
    b700:			; <UNDEFINED> instruction: 0xf7fe4620
    b704:	stmdacs	r0, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
    b708:	bmi	382334 <fchmod@plt+0x38011c>
    b70c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    b710:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b714:	subsmi	r9, sl, r9, lsl #22
    b718:	andlt	sp, sl, ip, lsl #2
    b71c:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    b720:	stmdami	r9, {r0, r2, r9, sp}
    b724:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b728:	bl	1449708 <fchmod@plt+0x14474f0>
    b72c:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
    b730:	blx	ff149724 <fchmod@plt+0xff14750c>
    b734:	bl	15c9714 <fchmod@plt+0x15c74fc>
    b738:	andeq	fp, r1, sl, asr #13
    b73c:	andeq	r0, r0, r4, lsl #4
    b740:	muleq	r1, r6, r6
    b744:	andeq	r8, r0, r4, lsr #22
    b748:	strheq	r8, [r0], -r6
    b74c:	addlt	fp, r2, r0, lsl r5
    b750:	stmdavs	r3, {r2, r6, r8, r9, fp, ip, sp, lr}^
    b754:	ldmvs	ip, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
    b758:	stmvs	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
    b75c:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
    b760:	svcvc	0x0080f5b3
    b764:			; <UNDEFINED> instruction: 0xf5b3d006
    b768:	svclt	0x00087f00
    b76c:	tstle	sl, r1
    b770:	ldclt	0, cr11, [r0, #-8]
    b774:			; <UNDEFINED> instruction: 0xf7fe6808
    b778:	stmdacs	r1, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b77c:	andcs	fp, r0, ip, asr #31
    b780:	andlt	r2, r2, r1
    b784:	bne	ff43abcc <fchmod@plt+0xff4389b4>
    b788:			; <UNDEFINED> instruction: 0xf080fab0
    b78c:	andlt	r0, r2, r0, asr #18
    b790:	ldmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}^
    b794:	ldmdavs	r8, {r9, sp}^
    b798:	bl	fe849778 <fchmod@plt+0xfe847560>
    b79c:			; <UNDEFINED> instruction: 0xf080fab0
    b7a0:	andlt	r0, r2, r0, asr #18
    b7a4:	bmi	17abec <fchmod@plt+0x1789d4>
    b7a8:	stmdami	r5, {r1, r4, r5, r7, r8, sp}
    b7ac:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    b7b0:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
    b7b4:			; <UNDEFINED> instruction: 0xf7fb447b
    b7b8:	svclt	0x0000f9b9
    b7bc:	andeq	r8, r0, lr, ror #22
    b7c0:	andeq	r8, r0, r6, ror #21
    b7c4:			; <UNDEFINED> instruction: 0x00008ab4
    b7c8:	addvs	r2, r1, r0, lsl #6
    b7cc:	movwcc	lr, #2496	; 0x9c0
    b7d0:	stmib	r0, {r0, r1, r7, r8, pc}^
    b7d4:	ldrbmi	r3, [r0, -r4, lsl #6]!
    b7d8:	ldrblt	r7, [r0, #2819]!	; 0xb03
    b7dc:	addlt	r4, r7, r4, lsl #12
    b7e0:	eorsle	r2, ip, r0, lsl #22
    b7e4:	blvc	1865974 <fchmod@plt+0x186375c>
    b7e8:	ldmiblt	r1!, {r0, r1, r4, r7, fp, sp, lr}
    b7ec:	blcs	5a3f8 <fchmod@plt+0x581e0>
    b7f0:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, lr, pc}
    b7f4:	strle	r0, [pc, #-1499]!	; b221 <fchmod@plt+0x9009>
    b7f8:			; <UNDEFINED> instruction: 0xf7ff6820
    b7fc:	stmdavs	r3!, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    b800:	bllt	1365a7c <fchmod@plt+0x1363864>
    b804:			; <UNDEFINED> instruction: 0xff58f7fe
    b808:	stcle	8, cr2, [r5, #-4]!
    b80c:			; <UNDEFINED> instruction: 0xf7f82005
    b810:	strmi	pc, [r3], -pc, asr #16
    b814:	rsbvs	r4, r3, r8, lsr #12
    b818:	blcs	83890 <fchmod@plt+0x81678>
    b81c:	ldmdavs	r0, {r2, r3, r4, r8, ip, lr, pc}^
    b820:			; <UNDEFINED> instruction: 0xffb2f7f7
    b824:	andcs	r4, r5, #557056	; 0x88000
    b828:			; <UNDEFINED> instruction: 0x46054479
    b82c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    b830:	b	ff349810 <fchmod@plt+0xff3475f8>
    b834:	strls	r6, [r3, #-2150]	; 0xfffff79a
    b838:	orrvs	pc, r0, #1325400064	; 0x4f000000
    b83c:	ldrmi	r6, [r9], -r5, lsr #16
    b840:	andcs	r4, r1, #7424	; 0x1d00
    b844:	ldrbtmi	r6, [ip], #-2166	; 0xfffff78a
    b848:	rsbeq	lr, r1, sp, lsl #17
    b84c:			; <UNDEFINED> instruction: 0xf7f64620
    b850:			; <UNDEFINED> instruction: 0x4620ecde
    b854:	ldcllt	0, cr11, [r0, #28]!
    b858:	andlt	r2, r7, r0
    b85c:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    b860:	blx	ff4c9860 <fchmod@plt+0xff4c7648>
    b864:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b868:	stmdavs	r3!, {r2, r3, r4, r5, r7, ip, lr, pc}^
    b86c:			; <UNDEFINED> instruction: 0xb1e3689b
    b870:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
    b874:	andcs	r4, r5, #294912	; 0x48000
    b878:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    b87c:			; <UNDEFINED> instruction: 0xf7f64478
    b880:	stmdavs	r7!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}^
    b884:	vst3.8	{d25,d27,d29}, [pc], r4
    b888:	stmdavs	r5!, {r7, r8, r9, sp, lr}
    b88c:	stcmi	6, cr4, [lr], {25}
    b890:	ldmdavs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
    b894:	strls	r4, [r1, #-1148]	; 0xfffffb84
    b898:	strls	r9, [r3, -r2, lsl #12]
    b89c:	strtmi	r9, [r0], -r0
    b8a0:	ldc	7, cr15, [r4], #984	; 0x3d8
    b8a4:	andlt	r4, r7, r0, lsr #12
    b8a8:	mcrmi	13, 0, fp, cr8, cr0, {7}
    b8ac:			; <UNDEFINED> instruction: 0xe7e1447e
    b8b0:	andeq	r8, r0, r0, asr #21
    b8b4:	andeq	r7, r0, lr, lsr #31
    b8b8:	andseq	lr, r5, r6, asr #31
    b8bc:	andeq	r6, r0, sl, lsl #29
    b8c0:	andeq	r8, r0, lr, lsr sl
    b8c4:	andeq	r7, r0, r0, ror #30
    b8c8:	andseq	lr, r5, r8, ror pc
    b8cc:	muleq	r0, r4, r0
    b8d0:			; <UNDEFINED> instruction: 0x4604b538
    b8d4:	ldrmi	r6, [r0], -r1, lsr #32
    b8d8:			; <UNDEFINED> instruction: 0xffdaf7f7
    b8dc:	andcs	r6, r0, #10682368	; 0xa30000
    b8e0:	ldrbeq	r8, [fp, r2, lsr #3]
    b8e4:	ldrle	r6, [r0, #-96]	; 0xffffffa0
    b8e8:	strmi	r4, [r5], -sl, lsl #18
    b8ec:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    b8f0:	stc	7, cr15, [ip], #-984	; 0xfffffc28
    b8f4:	movwcs	fp, #4360	; 0x1108
    b8f8:	stmdbmi	r7, {r0, r1, r5, r8, r9, ip, sp, lr}
    b8fc:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    b900:	stc	7, cr15, [r4], #-984	; 0xfffffc28
    b904:	movwcs	fp, #4360	; 0x1108
    b908:	strtmi	r7, [r0], -r3, ror #6
    b90c:	ldrhtmi	lr, [r8], -sp
    b910:	svclt	0x0062f7ff
    b914:	andeq	r5, r0, r2, lsr #15
    b918:	muleq	r0, r2, r7
    b91c:	addlt	fp, r2, r0, lsl r5
    b920:	strmi	r4, [r8], -r4, lsl #12
    b924:			; <UNDEFINED> instruction: 0xf7fc9201
    b928:	bls	8a25c <fchmod@plt+0x88044>
    b92c:	strtmi	r4, [r0], -r1, lsl #12
    b930:	pop	{r1, ip, sp, pc}
    b934:	bfi	r4, r0, #0, #12
    b938:			; <UNDEFINED> instruction: 0x460db570
    b93c:	teqcs	sl, r6, lsl #12
    b940:			; <UNDEFINED> instruction: 0xf7f64628
    b944:	strmi	lr, [r4], -lr, lsr #22
    b948:	blne	1077e90 <fchmod@plt+0x1075c78>
    b94c:			; <UNDEFINED> instruction: 0xf7fc4628
    b950:	strcc	pc, [r1], #-2623	; 0xfffff5c1
    b954:	strmi	r4, [r1], -r2, lsr #12
    b958:	pop	{r4, r5, r9, sl, lr}
    b95c:			; <UNDEFINED> instruction: 0xe7b74070
    b960:			; <UNDEFINED> instruction: 0xf7fc4628
    b964:	strtmi	pc, [r2], -sp, lsr #20
    b968:	ldrtmi	r4, [r0], -r1, lsl #12
    b96c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b970:	svclt	0x0000e7ae
    b974:			; <UNDEFINED> instruction: 0x460db570
    b978:	strmi	r7, [r4], -r3, lsl #22
    b97c:	ldrmi	r6, [r6], -r9, lsl #16
    b980:	stmdavs	r9, {fp, sp, lr}^
    b984:			; <UNDEFINED> instruction: 0xf7f6b933
    b988:	blx	fec45fc0 <fchmod@plt+0xfec43da8>
    b98c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    b990:			; <UNDEFINED> instruction: 0xbd70b940
    b994:			; <UNDEFINED> instruction: 0xf7f62200
    b998:	blx	fec46428 <fchmod@plt+0xfec44210>
    b99c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    b9a0:	rscsle	r2, r6, r0, lsl #16
    b9a4:			; <UNDEFINED> instruction: 0x462968f2
    b9a8:	pop	{r5, r9, sl, lr}
    b9ac:	uxtab16	r4, sp, r0
    b9b0:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
    b9b4:	tstlt	fp, r4, lsl #12
    b9b8:	stc2	7, cr15, [r8], {255}	; 0xff
    b9bc:	ldflts	f6, [r0, #-128]	; 0xffffff80
    b9c0:			; <UNDEFINED> instruction: 0xf7ff6800
    b9c4:	strdcc	pc, [r8], -r1
    b9c8:	ldflts	f6, [r0, #-384]	; 0xfffffe80
    b9cc:			; <UNDEFINED> instruction: 0x4605b538
    b9d0:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, sp, lr}
    b9d4:			; <UNDEFINED> instruction: 0xf7ffe016
    b9d8:	ldmdblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    b9dc:			; <UNDEFINED> instruction: 0xf7ff6928
    b9e0:	strmi	pc, [r4], -r3, lsr #24
    b9e4:			; <UNDEFINED> instruction: 0xf1044628
    b9e8:	strtmi	r0, [r1], -ip, lsr #4
    b9ec:	mvnsle	r2, r0, lsl #24
    b9f0:	strtmi	r2, [r0], -r0, lsl #8
    b9f4:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    b9f8:	cmnvs	fp, r2, lsr #23
    b9fc:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    ba00:	mvnsle	r2, r0, lsl #16
    ba04:	strtmi	r6, [r8], -ip, ror #18
    ba08:	stccs	6, cr4, [r0], {33}	; 0x21
    ba0c:			; <UNDEFINED> instruction: 0xe7efd1f3
    ba10:			; <UNDEFINED> instruction: 0x4604b510
    ba14:			; <UNDEFINED> instruction: 0xf7ff6900
    ba18:	movwcs	pc, #3119	; 0xc2f	; <UNPREDICTABLE>
    ba1c:	movwcc	lr, #18884	; 0x49c4
    ba20:	svclt	0x0000bd10
    ba24:			; <UNDEFINED> instruction: 0x4604b538
    ba28:	strcs	r6, [r0, #-2048]	; 0xfffff800
    ba2c:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba30:	stmib	r4, {r5, r8, fp, sp, lr}^
    ba34:			; <UNDEFINED> instruction: 0x81a55500
    ba38:	ldc2	7, cr15, [lr], {255}	; 0xff
    ba3c:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    ba40:	svclt	0x0000bd38
    ba44:	blmi	7de2c4 <fchmod@plt+0x7dc0ac>
    ba48:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    ba4c:	strmi	fp, [sp], -r8, lsl #1
    ba50:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    ba54:	strcs	r4, [r0], #-1537	; 0xfffff9ff
    ba58:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    ba5c:			; <UNDEFINED> instruction: 0xf04f9307
    ba60:	vst2.8	{d16-d19}, [pc], r0
    ba64:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    ba68:			; <UNDEFINED> instruction: 0xf8ad4401
    ba6c:	stmib	sp, {r4, lr}^
    ba70:	movwls	r4, #13317	; 0x3405
    ba74:			; <UNDEFINED> instruction: 0xff60f7ff
    ba78:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    ba7c:	stmvs	fp, {r0, r8}
    ba80:			; <UNDEFINED> instruction: 0xf7ffb183
    ba84:	strmi	pc, [r4], -fp, lsl #23
    ba88:			; <UNDEFINED> instruction: 0xf7ff4630
    ba8c:	bmi	3cb9c0 <fchmod@plt+0x3c97a8>
    ba90:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    ba94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba98:	subsmi	r9, sl, r7, lsl #22
    ba9c:	strtmi	sp, [r0], -sp, lsl #2
    baa0:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    baa4:	blx	4c9aaa <fchmod@plt+0x4c7892>
    baa8:	strb	r4, [sp, r4, lsl #12]!
    baac:	strmi	r4, [r2], -r7, lsl #18
    bab0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bab4:	blx	4c9aaa <fchmod@plt+0x4c7892>
    bab8:			; <UNDEFINED> instruction: 0xf7f6e7e6
    babc:	svclt	0x0000e994
    bac0:	andeq	fp, r1, sl, asr r3
    bac4:	andeq	r0, r0, r4, lsl #4
    bac8:	andeq	fp, r1, r2, lsl r3
    bacc:	andeq	r7, r0, r2, ror #9
    bad0:			; <UNDEFINED> instruction: 0x4617b5f0
    bad4:	addlt	r4, r9, pc, lsl sl
    bad8:			; <UNDEFINED> instruction: 0x460d4b1f
    badc:	strcs	r4, [r0], #-1146	; 0xfffffb86
    bae0:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
    bae4:	movwls	r6, #30747	; 0x781b
    bae8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    baec:	orrvc	pc, r0, #1325400064	; 0x4f000000
    baf0:	strmi	lr, [r1], #-2509	; 0xfffff633
    baf4:	andsmi	pc, r0, sp, lsr #17
    baf8:	strmi	lr, [r5], #-2509	; 0xfffff633
    bafc:			; <UNDEFINED> instruction: 0xf7fc9303
    bb00:			; <UNDEFINED> instruction: 0x462af95f
    bb04:	ldrtmi	r4, [r0], -r1, lsl #12
    bb08:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    bb0c:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
    bb10:	stmvs	fp, {r0, r8}
    bb14:			; <UNDEFINED> instruction: 0xf7ffb183
    bb18:	strmi	pc, [r4], -r1, asr #22
    bb1c:			; <UNDEFINED> instruction: 0xf7ff4630
    bb20:	bmi	3cb92c <fchmod@plt+0x3c9714>
    bb24:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    bb28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bb2c:	subsmi	r9, sl, r7, lsl #22
    bb30:	strtmi	sp, [r0], -sp, lsl #2
    bb34:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    bb38:	blx	ff249b3c <fchmod@plt+0xff247924>
    bb3c:	strb	r4, [sp, r4, lsl #12]!
    bb40:	strmi	r4, [r2], -r7, lsl #18
    bb44:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    bb48:	blx	ff249b3c <fchmod@plt+0xff247924>
    bb4c:			; <UNDEFINED> instruction: 0xf7f6e7e6
    bb50:	svclt	0x0000e94a
    bb54:	andeq	fp, r1, r8, asr #5
    bb58:	andeq	r0, r0, r4, lsl #4
    bb5c:	andeq	fp, r1, lr, ror r2
    bb60:	andeq	r7, r0, lr, asr #8
    bb64:			; <UNDEFINED> instruction: 0xf7feb508
    bb68:	blmi	cad94 <fchmod@plt+0xc8b7c>
    bb6c:	andsvs	r4, r8, fp, ror r4
    bb70:	svclt	0x0000bd08
    bb74:	andseq	pc, r5, r0, lsr #1
    bb78:	bmi	19e794 <fchmod@plt+0x19c57c>
    bb7c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bb80:	tstlt	r0, r8, lsl r8
    bb84:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
    bb88:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
    bb8c:			; <UNDEFINED> instruction: 0x47706018
    bb90:	mulseq	r5, r0, r0
    bb94:	andeq	fp, r1, r6, lsr #4
    bb98:	andeq	r0, r0, r8, asr #4
    bb9c:			; <UNDEFINED> instruction: 0xf7ffb508
    bba0:	blmi	20bb2c <fchmod@plt+0x209914>
    bba4:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    bba8:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    bbac:			; <UNDEFINED> instruction: 0xf8bef000
    bbb0:			; <UNDEFINED> instruction: 0xf916f7fb
    bbb4:			; <UNDEFINED> instruction: 0x4008e8bd
    bbb8:			; <UNDEFINED> instruction: 0xf7f62012
    bbbc:	svclt	0x0000bad3
    bbc0:	strdeq	fp, [r1], -lr
    bbc4:	andeq	r0, r0, r4, lsr r2
    bbc8:			; <UNDEFINED> instruction: 0xf7fa2001
    bbcc:	svclt	0x0000bf87
    bbd0:			; <UNDEFINED> instruction: 0x4604b538
    bbd4:	subvs	r2, r2, r0, lsl #6
    bbd8:	andcs	r6, r1, r1
    bbdc:	movwcc	lr, #10692	; 0x29c4
    bbe0:			; <UNDEFINED> instruction: 0xf7f6460d
    bbe4:	strtmi	lr, [sl], -r0, ror #21
    bbe8:	svclt	0x00142800
    bbec:	movwcs	r2, #769	; 0x301
    bbf0:	andle	r7, r6, r3, lsr #8
    bbf4:	andcs	r4, r1, r6, lsl #18
    bbf8:	ldrhtmi	lr, [r8], -sp
    bbfc:			; <UNDEFINED> instruction: 0xf7f64479
    bc00:	stmdbmi	r4, {r0, r1, r3, r4, r9, fp, ip, sp, pc}
    bc04:	pop	{r0, sp}
    bc08:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
    bc0c:	blt	549bec <fchmod@plt+0x5479d4>
    bc10:	andeq	r8, r0, r4, lsr r7
    bc14:	andeq	r7, r0, sl, lsl #7
    bc18:			; <UNDEFINED> instruction: 0xb32b7c03
    bc1c:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    bc20:	strmi	r3, [r4], -r1, lsl #6
    bc24:	blx	13dbe <fchmod@plt+0x11ba6>
    bc28:	adcvs	pc, r3, r3
    bc2c:			; <UNDEFINED> instruction: 0xf0046861
    bc30:	stmiavs	r3!, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    bc34:	ble	59c648 <fchmod@plt+0x59a430>
    bc38:	bicmi	pc, sp, #76, 12	; 0x4c00000
    bc3c:	addsne	pc, r9, #76546048	; 0x4900000
    bc40:	bicmi	pc, ip, #204, 12	; 0xcc00000
    bc44:	addsne	pc, r9, #202375168	; 0xc100000
    bc48:	movwcs	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    bc4c:	svccc	0x0033f1b3
    bc50:	stmdbmi	r6, {r0, r3, r9, ip, lr, pc}
    bc54:	rscvs	r4, r0, r3, lsl #12
    bc58:	stmdavs	r2!, {r0, sp}
    bc5c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    bc60:			; <UNDEFINED> instruction: 0xf7f64010
    bc64:	vldrlt.16	s22, [r0, #-466]	; 0xfffffe2e	; <UNPREDICTABLE>
    bc68:	svclt	0x00004770
    bc6c:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    bc70:	stmdblt	r3, {r0, r1, sl, fp, ip, sp, lr}
    bc74:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    bc78:	andcs	r6, r1, r2, lsl #16
    bc7c:			; <UNDEFINED> instruction: 0xf7f64479
    bc80:	svclt	0x0000b9db
    bc84:	andeq	r7, r0, r8, lsl r3
    bc88:	bmi	79e904 <fchmod@plt+0x79c6ec>
    bc8c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    bc90:			; <UNDEFINED> instruction: 0x468043f0
    bc94:	umulllt	r5, r9, fp, r8
    bc98:	ldcmi	8, cr4, [ip], {27}
    bc9c:			; <UNDEFINED> instruction: 0xf8d34478
    bca0:			; <UNDEFINED> instruction: 0xf0029000
    bca4:	ldrbtmi	pc, [ip], #-3337	; 0xfffff2f7	; <UNPREDICTABLE>
    bca8:			; <UNDEFINED> instruction: 0xf7ff9007
    bcac:	strmi	pc, [r5], -r5, ror #30
    bcb0:			; <UNDEFINED> instruction: 0xf0024620
    bcb4:	strmi	pc, [r6], -r1, lsl #26
    bcb8:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    bcbc:	ldc2l	0, cr15, [ip], #8
    bcc0:	andcs	r4, r5, #20, 18	; 0x50000
    bcc4:			; <UNDEFINED> instruction: 0x46074479
    bcc8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    bccc:	ldmda	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bcd0:	strtmi	r4, [r0], -r2, lsl #12
    bcd4:			; <UNDEFINED> instruction: 0xf0024614
    bcd8:	blls	20b09c <fchmod@plt+0x208e84>
    bcdc:			; <UNDEFINED> instruction: 0xf8cd2101
    bce0:	strls	r8, [r3], #-20	; 0xffffffec
    bce4:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    bce8:	strmi	r5, [r2], -r0, lsl #12
    bcec:	bmi	2f0504 <fchmod@plt+0x2ee2ec>
    bcf0:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    bcf4:	ldmib	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bcf8:	pop	{r0, r3, ip, sp, pc}
    bcfc:	svclt	0x000083f0
    bd00:	andeq	fp, r1, r8, lsl r1
    bd04:	andeq	r0, r0, ip, lsl #4
    bd08:	andeq	r6, r0, ip, asr fp
    bd0c:	andeq	r6, r0, sl, asr fp
    bd10:	andeq	r8, r0, r2, lsl #13
    bd14:	andeq	r8, r0, r0, lsl #13
    bd18:	andeq	r7, r0, r2, lsl fp
    bd1c:	andeq	r6, r0, r6, lsr #22
    bd20:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    bd24:			; <UNDEFINED> instruction: 0x47706018
    bd28:	andeq	fp, r1, r6, asr #6
    bd2c:			; <UNDEFINED> instruction: 0x4604b510
    bd30:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bd34:	b	dc9d14 <fchmod@plt+0xdc7afc>
    bd38:	movwcs	fp, #312	; 0x138
    bd3c:	ldrmi	r4, [r9], -r0, lsr #12
    bd40:	pop	{r1, r9, sp}
    bd44:			; <UNDEFINED> instruction: 0xf7f64010
    bd48:	bmi	17a2d4 <fchmod@plt+0x1780bc>
    bd4c:	ldrmi	r4, [r9], -r3, lsl #12
    bd50:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    bd54:			; <UNDEFINED> instruction: 0x4010e8bd
    bd58:			; <UNDEFINED> instruction: 0xf7f66812
    bd5c:	svclt	0x0000b957
    bd60:	andeq	fp, r1, r6, lsl r3
    bd64:	blmi	11e578 <fchmod@plt+0x11c360>
    bd68:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    bd6c:	andsvs	r6, r9, r0, lsl r0
    bd70:	svclt	0x00004770
    bd74:	andeq	fp, r1, r4, lsl #6
    bd78:	andseq	lr, r5, r6, lsr #29
    bd7c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    bd80:			; <UNDEFINED> instruction: 0x47706858
    bd84:	mulseq	r5, r2, lr
    bd88:			; <UNDEFINED> instruction: 0x4603b530
    bd8c:	addlt	r4, r3, r5, lsl ip
    bd90:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    bd94:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
    bd98:	ldrbtmi	r4, [ip], #1148	; 0x47c
    bd9c:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
    bda0:			; <UNDEFINED> instruction: 0xf85c4668
    bda4:	movwcc	r5, #4101	; 0x1005
    bda8:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    bdac:	streq	pc, [r0, #-79]	; 0xffffffb1
    bdb0:	strcs	r6, [r0, #-99]	; 0xffffff9d
    bdb4:			; <UNDEFINED> instruction: 0xf7fc9500
    bdb8:	blmi	389e0c <fchmod@plt+0x387bf4>
    bdbc:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
    bdc0:	ldmdavs	fp, {fp, ip, pc}
    bdc4:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
    bdc8:	svc	0x00aef7f5
    bdcc:	blmi	1de5f8 <fchmod@plt+0x1dc3e0>
    bdd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bdd4:	blls	65e44 <fchmod@plt+0x63c2c>
    bdd8:	qaddle	r4, sl, r1
    bddc:	ldclt	0, cr11, [r0, #-12]!
    bde0:	stmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bde4:	andseq	lr, r5, r8, ror lr
    bde8:	andeq	fp, r1, sl
    bdec:	andeq	r0, r0, r4, lsl #4
    bdf0:	andeq	fp, r1, lr, lsr #5
    bdf4:	ldrdeq	sl, [r1], -r4
    bdf8:	bmi	3f8e3c <fchmod@plt+0x3f6c24>
    bdfc:	addlt	fp, r3, r0, lsl #10
    be00:	blmi	3b6218 <fchmod@plt+0x3b4000>
    be04:			; <UNDEFINED> instruction: 0xf851447a
    be08:	ldmpl	r3, {r2, r8, r9, fp}^
    be0c:	movwls	r6, #6171	; 0x181b
    be10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be14:			; <UNDEFINED> instruction: 0xf7ff9100
    be18:	bmi	28bcfc <fchmod@plt+0x289ae4>
    be1c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    be20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    be24:	subsmi	r9, sl, r1, lsl #22
    be28:	andlt	sp, r3, r4, lsl #2
    be2c:	bl	149fa8 <fchmod@plt+0x147d90>
    be30:	ldrbmi	fp, [r0, -r4]!
    be34:	svc	0x00d6f7f5
    be38:	andeq	sl, r1, r0, lsr #31
    be3c:	andeq	r0, r0, r4, lsl #4
    be40:	andeq	sl, r1, r6, lsl #31
    be44:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
    be48:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
    be4c:	blmi	83668c <fchmod@plt+0x834474>
    be50:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
    be54:	blne	149fa4 <fchmod@plt+0x147d8c>
    be58:	ldcmi	8, cr5, [lr], {227}	; 0xe3
    be5c:	movwls	r6, #38939	; 0x981b
    be60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be64:	movwcs	r9, #520	; 0x208
    be68:			; <UNDEFINED> instruction: 0xf7fb9307
    be6c:	blmi	6cbd58 <fchmod@plt+0x6c9b40>
    be70:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
    be74:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    be78:			; <UNDEFINED> instruction: 0xf002681d
    be7c:	andls	pc, r5, sp, lsl ip	; <UNPREDICTABLE>
    be80:	mrc2	7, 3, pc, cr10, cr15, {7}
    be84:	ldmdami	r6, {r2, r9, sl, lr}
    be88:			; <UNDEFINED> instruction: 0xf0024478
    be8c:	bls	20aee8 <fchmod@plt+0x208cd0>
    be90:	strls	r9, [r0], #-2821	; 0xfffff4fb
    be94:	stmib	sp, {r0, r9, sl, lr}^
    be98:	bmi	4906a4 <fchmod@plt+0x48e48c>
    be9c:	strtmi	r2, [r8], -r1, lsl #2
    bea0:			; <UNDEFINED> instruction: 0xf7f6447a
    bea4:	stmdals	r7, {r2, r5, r6, r7, fp, sp, lr, pc}
    bea8:	svc	0x003ef7f5
    beac:	blmi	21e6ec <fchmod@plt+0x21c4d4>
    beb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    beb4:	blls	265f24 <fchmod@plt+0x263d0c>
    beb8:	qaddle	r4, sl, r4
    bebc:	pop	{r0, r1, r3, ip, sp, pc}
    bec0:	andlt	r4, r4, r0, lsr r0
    bec4:			; <UNDEFINED> instruction: 0xf7f54770
    bec8:	svclt	0x0000ef8e
    becc:	andeq	sl, r1, r2, asr pc
    bed0:	andeq	r0, r0, r4, lsl #4
    bed4:	andeq	sl, r1, r4, lsr pc
    bed8:	andeq	r0, r0, ip, lsl #4
    bedc:	andeq	r6, r0, r2, lsl #19
    bee0:	andeq	r6, r0, r8, ror r9
    bee4:	andeq	r6, r0, r0, lsl #19
    bee8:	strdeq	sl, [r1], -r4
    beec:			; <UNDEFINED> instruction: 0xf8dfb40f
    bef0:	strlt	ip, [r0, #-120]	; 0xffffff88
    bef4:	bge	2b8120 <fchmod@plt+0x2b5f08>
    bef8:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    befc:			; <UNDEFINED> instruction: 0xf852a805
    bf00:			; <UNDEFINED> instruction: 0xf85c1b04
    bf04:	ldmdavs	fp, {r0, r1, ip, sp}
    bf08:			; <UNDEFINED> instruction: 0xf04f9307
    bf0c:	andls	r0, r6, #0, 6
    bf10:			; <UNDEFINED> instruction: 0xff66f7fb
    bf14:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    bf18:	blx	ff3c7f2a <fchmod@plt+0xff3c5d12>
    bf1c:			; <UNDEFINED> instruction: 0xf7ff9003
    bf20:	strmi	pc, [r3], -fp, lsr #28
    bf24:	movwls	r4, #10259	; 0x2813
    bf28:			; <UNDEFINED> instruction: 0xf0024478
    bf2c:	stmdbls	r5, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    bf30:	andcc	lr, r2, #3620864	; 0x374000
    bf34:	ldmdbmi	r0, {r0, r8, ip, pc}
    bf38:	andls	r4, r0, r9, ror r4
    bf3c:			; <UNDEFINED> instruction: 0xf7f62001
    bf40:	stmdals	r5, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    bf44:	mrc	7, 7, APSR_nzcv, cr0, cr5, {7}
    bf48:	blmi	21e780 <fchmod@plt+0x21c568>
    bf4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bf50:	blls	1e5fc0 <fchmod@plt+0x1e3da8>
    bf54:	qaddle	r4, sl, r4
    bf58:			; <UNDEFINED> instruction: 0xf85db009
    bf5c:	andlt	lr, r4, r4, lsl #22
    bf60:			; <UNDEFINED> instruction: 0xf7f54770
    bf64:	svclt	0x0000ef40
    bf68:	andeq	sl, r1, sl, lsr #29
    bf6c:	andeq	r0, r0, r4, lsl #4
    bf70:	andeq	r6, r0, r2, ror #17
    bf74:	ldrdeq	r6, [r0], -r8
    bf78:	andeq	r6, r0, r8, ror #17
    bf7c:	andeq	sl, r1, r8, asr lr
    bf80:	bmi	678fc4 <fchmod@plt+0x676dac>
    bf84:	strdlt	fp, [r3], r0
    bf88:	vstrge	d4, [r8, #-96]	; 0xffffffa0
    bf8c:	mcrls	4, 0, r4, cr9, cr10, {3}
    bf90:	blvc	14a0ec <fchmod@plt+0x147ed4>
    bf94:	strcc	r5, [r4, #-2259]	; 0xfffff72d
    bf98:	movwls	r6, #6171	; 0x181b
    bf9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bfa0:	cmnlt	lr, r0, lsl #10
    bfa4:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
    bfa8:	svc	0x00f4f7f5
    bfac:			; <UNDEFINED> instruction: 0x46044631
    bfb0:	ldrtmi	r4, [r8], -r2, lsl #12
    bfb4:			; <UNDEFINED> instruction: 0xf7f54427
    bfb8:			; <UNDEFINED> instruction: 0xf855eed8
    bfbc:	strls	r6, [r0, #-3076]	; 0xfffff3fc
    bfc0:	mvnle	r2, r0, lsl #28
    bfc4:	movwcs	r4, #2570	; 0xa0a
    bfc8:	blmi	2280bc <fchmod@plt+0x225ea4>
    bfcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bfd0:	blls	66040 <fchmod@plt+0x63e28>
    bfd4:	qaddle	r4, sl, r5
    bfd8:	andlt	r4, r3, r8, lsr r6
    bfdc:	ldrhtmi	lr, [r0], #141	; 0x8d
    bfe0:	ldrbmi	fp, [r0, -r4]!
    bfe4:	mrc	7, 7, APSR_nzcv, cr14, cr5, {7}
    bfe8:	andeq	sl, r1, r8, lsl lr
    bfec:	andeq	r0, r0, r4, lsl #4
    bff0:	ldrdeq	sl, [r1], -r8
    bff4:			; <UNDEFINED> instruction: 0x460db570
    bff8:			; <UNDEFINED> instruction: 0xf7f54606
    bffc:	strmi	lr, [r4], -ip, asr #31
    c000:			; <UNDEFINED> instruction: 0xf7f54628
    c004:	addmi	lr, r4, #200, 30	; 0x320
    c008:	andcs	fp, r0, r8, lsr pc
    c00c:	bne	840c30 <fchmod@plt+0x83ea18>
    c010:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    c014:	mcr	7, 2, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    c018:			; <UNDEFINED> instruction: 0xf080fab0
    c01c:			; <UNDEFINED> instruction: 0xbd700940
    c020:			; <UNDEFINED> instruction: 0xf8dfb40f
    c024:	strlt	ip, [r0, #-68]	; 0xffffffbc
    c028:	bge	1b8244 <fchmod@plt+0x1b602c>
    c02c:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    c030:			; <UNDEFINED> instruction: 0xf852a802
    c034:			; <UNDEFINED> instruction: 0xf85c1b04
    c038:	ldmdavs	fp, {r0, r1, ip, sp}
    c03c:			; <UNDEFINED> instruction: 0xf04f9303
    c040:	andls	r0, r1, #0, 6
    c044:	mcr2	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    c048:	blmi	21e874 <fchmod@plt+0x21c65c>
    c04c:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    c050:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c054:	subsmi	r9, sl, r3, lsl #22
    c058:	andlt	sp, r5, r4, lsl #2
    c05c:	bl	14a1d8 <fchmod@plt+0x147fc0>
    c060:	ldrbmi	fp, [r0, -r4]!
    c064:	mrc	7, 5, APSR_nzcv, cr14, cr5, {7}
    c068:	andeq	sl, r1, r6, ror sp
    c06c:	andeq	r0, r0, r4, lsl #4
    c070:	andeq	sl, r1, r8, asr sp
    c074:			; <UNDEFINED> instruction: 0x4605b470
    c078:	ands	fp, fp, sl, lsr r9
    c07c:	strtmi	r2, [r8], -r1, lsl #22
    c080:			; <UNDEFINED> instruction: 0xf811d916
    c084:			; <UNDEFINED> instruction: 0xf8003b01
    c088:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
    c08c:	lognedp	f3, #4.0
    c090:	strmi	r2, [r5], -r5, lsr #24
    c094:	svclt	0x001c461e
    c098:			; <UNDEFINED> instruction: 0x46324613
    c09c:	bcs	c085c <fchmod@plt+0xbe644>
    c0a0:	andeq	pc, r2, #-2147483608	; 0x80000028
    c0a4:	blcs	824d0 <fchmod@plt+0x802b8>
    c0a8:	blmi	8a0c4 <fchmod@plt+0x87eac>
    c0ac:	stmiale	r8!, {r3, r5, r9, sl, lr}^
    c0b0:	eorvc	r2, fp, r0, lsl #6
    c0b4:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
    c0b8:			; <UNDEFINED> instruction: 0x46054770
    c0bc:	eorvc	r2, fp, r0, lsl #6
    c0c0:	svclt	0x0000e7f8
    c0c4:	mvnsmi	lr, sp, lsr #18
    c0c8:			; <UNDEFINED> instruction: 0xf7f54605
    c0cc:	subeq	lr, r0, r4, ror #30
    c0d0:	mrc2	7, 2, pc, cr14, cr11, {7}
    c0d4:	strmi	r7, [r7], -fp, lsr #16
    c0d8:	mvnslt	r4, r6, lsl #12
    c0dc:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    c0e0:	strtmi	lr, [r3], -r7
    c0e4:			; <UNDEFINED> instruction: 0x461e4634
    c0e8:	blcc	8a144 <fchmod@plt+0x87f2c>
    c0ec:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    c0f0:	ldrmi	fp, [r8], -r3, lsr #3
    c0f4:			; <UNDEFINED> instruction: 0xf7f72120
    c0f8:	ldclne	14, cr15, [r4], #-532	; 0xfffffdec
    c0fc:	mvnsle	r2, r0, lsl #16
    c100:	tstcs	r8, r8, lsr #16
    c104:	mrc2	7, 3, pc, cr14, cr7, {7}
    c108:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
    c10c:	blhi	ca12c <fchmod@plt+0xc7f14>
    c110:	blcc	8a16c <fchmod@plt+0x87f54>
    c114:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    c118:	mvnle	r2, r0, lsl #22
    c11c:	ldrtmi	r2, [r8], -r0, lsl #6
    c120:	pop	{r0, r1, r4, r5, ip, sp, lr}
    c124:			; <UNDEFINED> instruction: 0x463481f0
    c128:	bfi	r4, lr, #12, #18
    c12c:			; <UNDEFINED> instruction: 0x4604b538
    c130:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
    c134:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
    c138:			; <UNDEFINED> instruction: 0xf7f5d109
    c13c:	stmdacc	r1, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    c140:	adcmi	r5, fp, #8960	; 0x2300
    c144:	movwcs	fp, #3843	; 0xf03
    c148:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    c14c:	strtmi	r2, [r0], -r0, lsl #8
    c150:	svclt	0x0000bd38
    c154:	strmi	r7, [r2], -r3, lsl #16
    c158:	sbcpl	pc, r5, r9, asr #12
    c15c:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    c160:	vsra.s64	d17, d3, #56
    c164:	vmov.i32	d17, #12	; 0x0000000c
    c168:	subsmi	r1, r8, r0, lsl #2
    c16c:	svccc	0x0001f812
    c170:			; <UNDEFINED> instruction: 0xf000fb01
    c174:	mvnsle	r2, r0, lsl #22
    c178:	vqshl.s8	q10, q8, #0
    c17c:			; <UNDEFINED> instruction: 0x4770101c
    c180:	blmi	79e9fc <fchmod@plt+0x79c7e4>
    c184:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    c188:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    c18c:	strcs	r4, [r0], -r5, lsl #12
    c190:	movwls	r6, #14363	; 0x381b
    c194:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c198:			; <UNDEFINED> instruction: 0xf7f59000
    c19c:	mcrrne	14, 15, lr, r4, cr12
    c1a0:			; <UNDEFINED> instruction: 0xf7fb00a0
    c1a4:	blge	8b980 <fchmod@plt+0x89768>
    c1a8:	strbtmi	r4, [r9], -r2, lsr #12
    c1ac:			; <UNDEFINED> instruction: 0x4604605e
    c1b0:			; <UNDEFINED> instruction: 0xf7f59601
    c1b4:	mcrrne	13, 6, lr, r3, cr14
    c1b8:			; <UNDEFINED> instruction: 0x4601d013
    c1bc:			; <UNDEFINED> instruction: 0xf7f54620
    c1c0:			; <UNDEFINED> instruction: 0x4603ef94
    c1c4:	ldrmi	r4, [ip], -r0, lsr #12
    c1c8:	stc	7, cr15, [lr, #980]!	; 0x3d4
    c1cc:	blmi	2dea04 <fchmod@plt+0x2dc7ec>
    c1d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c1d4:	blls	e6244 <fchmod@plt+0xe402c>
    c1d8:	qaddle	r4, sl, sl
    c1dc:	andlt	r4, r4, r0, lsr #12
    c1e0:			; <UNDEFINED> instruction: 0x4620bd70
    c1e4:	stc	7, cr15, [r0, #980]!	; 0x3d4
    c1e8:			; <UNDEFINED> instruction: 0xf7f54628
    c1ec:			; <UNDEFINED> instruction: 0x4604eed4
    c1f0:			; <UNDEFINED> instruction: 0xf7f5e7ec
    c1f4:	svclt	0x0000edf8
    c1f8:	andeq	sl, r1, r0, lsr #24
    c1fc:	andeq	r0, r0, r4, lsl #4
    c200:	ldrdeq	sl, [r1], -r4
    c204:	svcmi	0x00f0e92d
    c208:	blmi	97842c <fchmod@plt+0x976214>
    c20c:	andls	r4, r1, #136, 12	; 0x8800000
    c210:	bmi	91da2c <fchmod@plt+0x91b814>
    c214:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    c218:	beq	248654 <fchmod@plt+0x24643c>
    c21c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c220:	movwls	r6, #22555	; 0x581b
    c224:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c228:	mrc	7, 5, APSR_nzcv, cr4, cr5, {7}
    c22c:	movwls	r2, #13056	; 0x3300
    c230:			; <UNDEFINED> instruction: 0x461f461e
    c234:	andcc	pc, r4, r9, asr #17
    c238:	bleq	88640 <fchmod@plt+0x86428>
    c23c:	bicslt	lr, r8, sp
    c240:			; <UNDEFINED> instruction: 0xf7f59802
    c244:	stmdacs	r0, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    c248:	ldrtmi	sp, [r0], #-2838	; 0xfffff4ea
    c24c:	cfldr32le	mvfx4, [r3], {64}	; 0x40
    c250:	bl	feadd2f4 <fchmod@plt+0xfeadb0dc>
    c254:	strtmi	r0, [r5], #-2820	; 0xfffff4fc
    c258:	strbmi	r4, [fp], -r6, lsl #12
    c25c:			; <UNDEFINED> instruction: 0x4629465a
    c260:			; <UNDEFINED> instruction: 0xf7f54650
    c264:	stclne	14, cr14, [r3], {48}	; 0x30
    c268:	stmible	r8!, {r2, r9, sl, lr}^
    c26c:			; <UNDEFINED> instruction: 0xf8c39b01
    c270:			; <UNDEFINED> instruction: 0xf8c38004
    c274:	and	r8, r5, r0
    c278:	ldrtmi	r9, [r8], #2817	; 0xb01
    c27c:	streq	lr, [r6], -r8, lsr #23
    c280:	subsvs	r6, lr, pc, lsl r0
    c284:	blmi	19eaac <fchmod@plt+0x19c894>
    c288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c28c:	blls	1662fc <fchmod@plt+0x1640e4>
    c290:	qaddle	r4, sl, r2
    c294:	pop	{r0, r1, r2, ip, sp, pc}
    c298:			; <UNDEFINED> instruction: 0xf7f58ff0
    c29c:	svclt	0x0000eda4
    c2a0:	andeq	r0, r0, r4, lsl #4
    c2a4:	andeq	sl, r1, r8, lsl #23
    c2a8:	andeq	sl, r1, ip, lsl fp
    c2ac:	ldrbmi	lr, [r0, sp, lsr #18]!
    c2b0:	ldcmi	0, cr11, [pc], {132}	; 0x84
    c2b4:			; <UNDEFINED> instruction: 0xf8df2602
    c2b8:	strcs	r9, [r3, #-124]	; 0xffffff84
    c2bc:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c2c0:	svcmi	0x001e447c
    c2c4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    c2c8:			; <UNDEFINED> instruction: 0x4621447f
    c2cc:	strtmi	r2, [r8], -r0, lsl #4
    c2d0:			; <UNDEFINED> instruction: 0xf7f5348c
    c2d4:	stmdblt	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    c2d8:			; <UNDEFINED> instruction: 0xf04f2e01
    c2dc:			; <UNDEFINED> instruction: 0xf04f0502
    c2e0:	mvnsle	r0, r1, lsl #12
    c2e4:	pop	{r2, ip, sp, pc}
    c2e8:	blmi	56e2b0 <fchmod@plt+0x56c098>
    c2ec:	andcs	r4, r5, #76546048	; 0x4900000
    c2f0:	ldmpl	fp!, {r6, r9, sl, lr}^
    c2f4:	ldrdge	pc, [r0], -r3
    c2f8:	stcl	7, cr15, [r8, #-980]!	; 0xfffffc2c
    c2fc:	strtmi	r4, [r8], -r2, lsl #12
    c300:			; <UNDEFINED> instruction: 0xf7f59203
    c304:			; <UNDEFINED> instruction: 0x9002edb0
    c308:	mcr	7, 3, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    c30c:			; <UNDEFINED> instruction: 0xf7f56800
    c310:	ldmib	sp, {r1, r4, r9, sl, fp, sp, lr, pc}^
    c314:	strmi	r3, [r1], -r2, lsl #4
    c318:	tstls	r0, r0, asr r6
    c31c:			; <UNDEFINED> instruction: 0xf7f52101
    c320:	blmi	247dc0 <fchmod@plt+0x245ba8>
    c324:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    c328:	andsvs	r3, r3, r1, lsl #6
    c32c:	svclt	0x0000e7d4
    c330:	andseq	lr, r5, r8, asr r9
    c334:	andeq	r8, r0, r8, lsl #1
    c338:	andeq	r7, r0, r6, lsl r5
    c33c:	ldrdeq	sl, [r1], -ip
    c340:	andeq	r0, r0, ip, lsl #4
    c344:	andeq	r0, r0, r4, asr r2
    c348:	andcs	r4, r5, #13312	; 0x3400
    c34c:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    c350:	strmi	r4, [r4], -ip, lsl #26
    c354:	addlt	r4, r5, ip, lsl #18
    c358:	ldmdbpl	fp, {r2, r3, fp, lr}^
    c35c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c360:			; <UNDEFINED> instruction: 0xf7f5681d
    c364:	andls	lr, r3, r4, lsr sp
    c368:	stc2	7, cr15, [r6], {255}	; 0xff
    c36c:	tstcs	r1, r3, lsl #20
    c370:	strmi	r9, [r3], -r0, lsl #8
    c374:			; <UNDEFINED> instruction: 0xf7f54628
    c378:	andlt	lr, r5, sl, ror lr
    c37c:	svclt	0x0000bd30
    c380:	andeq	sl, r1, r6, asr sl
    c384:	andeq	r0, r0, ip, lsl #4
    c388:	andeq	r8, r0, r4, lsl r0
    c38c:	andeq	r7, r0, lr, ror r4
    c390:	bmi	b1e844 <fchmod@plt+0xb1c62c>
    c394:	blmi	b1d580 <fchmod@plt+0xb1b368>
    c398:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    c39c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    c3a0:	strbtmi	r4, [sp], -sl, lsr #18
    c3a4:	eorls	r6, r3, #1179648	; 0x120000
    c3a8:	andeq	pc, r0, #79	; 0x4f
    c3ac:	addcs	r4, ip, #40, 30	; 0xa0
    c3b0:	ldmdapl	ip, {r1, r2, r9, sl, lr}^
    c3b4:	tstcs	r0, pc, ror r4
    c3b8:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    c3bc:	eorvs	r3, r3, r1, lsl #6
    c3c0:	mcr	7, 1, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    c3c4:			; <UNDEFINED> instruction: 0xf7f5a801
    c3c8:	strtmi	lr, [r9], -r4, lsl #29
    c3cc:	andcs	r4, r3, sl, lsr r6
    c3d0:	movwls	r2, #769	; 0x301
    c3d4:			; <UNDEFINED> instruction: 0x93212300
    c3d8:	ldcl	7, cr15, [r0, #-980]	; 0xfffffc2c
    c3dc:			; <UNDEFINED> instruction: 0xf107b9d0
    c3e0:	strtmi	r0, [r9], -ip, lsl #5
    c3e4:			; <UNDEFINED> instruction: 0xf7f52002
    c3e8:	strmi	lr, [r2], -sl, asr #26
    c3ec:	ldmdami	r9, {r3, r5, r8, r9, fp, ip, sp, pc}
    c3f0:	mvnscc	pc, pc, asr #32
    c3f4:			; <UNDEFINED> instruction: 0xf7fa4478
    c3f8:	stmdavs	r3!, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c3fc:	blcc	5ec5c <fchmod@plt+0x5ca44>
    c400:	blmi	424494 <fchmod@plt+0x42227c>
    c404:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c408:	blls	8e6478 <fchmod@plt+0x8e4260>
    c40c:	tstle	r2, sl, asr r0
    c410:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    c414:	ldmdbmi	r1, {r0, r1, r8, sl, sp}
    c418:	ldmdami	r1, {r0, r2, r9, sp}
    c41c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c420:	ldcl	7, cr15, [r4], {245}	; 0xf5
    c424:	strtmi	r4, [r8], -r4, lsl #12
    c428:	ldc	7, cr15, [ip, #-980]	; 0xfffffc2c
    c42c:			; <UNDEFINED> instruction: 0x46014632
    c430:			; <UNDEFINED> instruction: 0xf7fa4620
    c434:			; <UNDEFINED> instruction: 0xf7f5fc61
    c438:	strcs	lr, [r2, #-3286]	; 0xfffff32a
    c43c:	svclt	0x0000e7eb
    c440:	andeq	sl, r1, r0, lsl sl
    c444:	andeq	r0, r0, r4, lsl #4
    c448:	andeq	sl, r1, r6, lsl #20
    c44c:	andeq	r0, r0, r4, asr r2
    c450:	andseq	lr, r5, r4, ror #16
    c454:			; <UNDEFINED> instruction: 0xfffffeb5
    c458:	andeq	sl, r1, r0, lsr #19
    c45c:	andeq	r7, r0, ip, ror #30
    c460:			; <UNDEFINED> instruction: 0x000073be
    c464:			; <UNDEFINED> instruction: 0xf7fa2001
    c468:	svclt	0x0000bb0d
    c46c:			; <UNDEFINED> instruction: 0xf7f5b510
    c470:	blmi	407d50 <fchmod@plt+0x405b38>
    c474:	cfstrdne	mvd4, [r2], {123}	; 0x7b
    c478:	stmdacs	r0, {r0, r1, r3, ip, lr, pc}
    c47c:	stcle	6, cr4, [r6], {4}
    c480:	andcs	r4, r0, #12, 16	; 0xc0000
    c484:	ldmdapl	r8, {r2, r3, r8, fp, lr}
    c488:			; <UNDEFINED> instruction: 0xf7fa4479
    c48c:			; <UNDEFINED> instruction: 0x4620fc97
    c490:	stcmi	13, cr11, [sl], {16}
    c494:	stmdbmi	sl, {r0, r2, r9, sp}
    c498:	ldmdbpl	ip, {r1, r3, fp, lr}
    c49c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c4a0:	movwcc	r6, #6179	; 0x1823
    c4a4:			; <UNDEFINED> instruction: 0xf7f56023
    c4a8:			; <UNDEFINED> instruction: 0xf7faec92
    c4ac:	svclt	0x0000fc25
    c4b0:	andeq	sl, r1, r0, lsr r9
    c4b4:	andeq	r0, r0, r4, lsl r2
    c4b8:			; <UNDEFINED> instruction: 0xfffffebd
    c4bc:	andeq	r0, r0, r4, asr r2
    c4c0:	andeq	r7, r0, r0, lsr #30
    c4c4:	andeq	r7, r0, lr, lsr r3
    c4c8:	mvnsmi	lr, #737280	; 0xb4000
    c4cc:	bmi	155dd2c <fchmod@plt+0x155bb14>
    c4d0:	blmi	15786ec <fchmod@plt+0x15764d4>
    c4d4:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    c4d8:	svcmi	0x0054447a
    c4dc:	strmi	r4, [r8], r5, lsl #12
    c4e0:	ldrbtmi	r5, [pc], #-2259	; c4e8 <fchmod@plt+0xa2d0>
    c4e4:	movwls	r6, #14363	; 0x381b
    c4e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c4ec:			; <UNDEFINED> instruction: 0xf7f5e004
    c4f0:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    c4f4:	tstle	r7, r4, lsl #22
    c4f8:	strbmi	r2, [r9], -r0, lsl #4
    c4fc:			; <UNDEFINED> instruction: 0xf7f54628
    c500:	mcrrne	12, 13, lr, r2, cr6
    c504:	rscsle	r4, r2, r4, lsl #12
    c508:	cmnle	ip, r5, lsr #5
    c50c:	stcls	7, cr0, [r2], {115}	; 0x73
    c510:	bmi	1201944 <fchmod@plt+0x11ff72c>
    c514:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    c518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c51c:	subsmi	r9, sl, r3, lsl #22
    c520:	strtmi	sp, [r0], -pc, ror #2
    c524:	pop	{r0, r2, ip, sp, pc}
    c528:			; <UNDEFINED> instruction: 0x07f583f0
    c52c:	blmi	1081574 <fchmod@plt+0x107f35c>
    c530:	ldrbeq	pc, [pc, #-20]!	; c524 <fchmod@plt+0xa30c>	; <UNPREDICTABLE>
    c534:			; <UNDEFINED> instruction: 0xd11058ff
    c538:	strcs	pc, [r7], #-964	; 0xfffffc3c
    c53c:	rscle	r2, r8, r0, lsl #24
    c540:	strbtle	r0, [r6], #1840	; 0x730
    c544:	andcs	r4, r5, #60, 18	; 0xf0000
    c548:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    c54c:	eors	r4, sl, r8, ror r4
    c550:			; <UNDEFINED> instruction: 0xf0144b3b
    c554:	ldmpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl}^	; <UNPREDICTABLE>
    c558:	stclne	0, cr13, [fp], #-952	; 0xfffffc48
    c55c:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    c560:	vstmdble	r6!, {d2-d1}
    c564:	movweq	pc, #53669	; 0xd1a5	; <UNPREDICTABLE>
    c568:			; <UNDEFINED> instruction: 0xf383fab3
    c56c:	b	4ceae0 <fchmod@plt+0x4cc8c8>
    c570:	cmple	r4, r6, asr r3
    c574:	svclt	0x00480731
    c578:	strble	r4, [sl], #1580	; 0x62c
    c57c:	eorle	r2, sl, r2, lsl #26
    c580:	andcs	r4, r5, #48, 28	; 0x300
    c584:	ldrbtmi	r4, [lr], #-2352	; 0xfffff6d0
    c588:			; <UNDEFINED> instruction: 0x46304479
    c58c:	ldc	7, cr15, [lr], {245}	; 0xf5
    c590:	strtmi	r4, [r8], -r3, lsl #12
    c594:			; <UNDEFINED> instruction: 0xf7f5461d
    c598:	strteq	lr, [r2], -r6, ror #24
    c59c:	strtle	r9, [r6], #-1
    c5a0:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    c5a4:	strbmi	r9, [r1], -r1, lsl #20
    c5a8:			; <UNDEFINED> instruction: 0xf04f4628
    c5ac:			; <UNDEFINED> instruction: 0x47b834ff
    c5b0:	ldreq	lr, [r3, -pc, lsr #15]!
    c5b4:			; <UNDEFINED> instruction: 0xf04fbf48
    c5b8:	strtle	r3, [sl], #1279	; 0x4ff
    c5bc:	andcs	r4, r5, #36, 18	; 0x90000
    c5c0:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    c5c4:			; <UNDEFINED> instruction: 0xf7f54478
    c5c8:	strtmi	lr, [r2], -r2, lsl #24
    c5cc:			; <UNDEFINED> instruction: 0xf04f4641
    c5d0:			; <UNDEFINED> instruction: 0x47b834ff
    c5d4:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    c5d8:	stmdami	r0!, {r0, r2, r9, sp}
    c5dc:	ldrbtcc	pc, [pc], #79	; c5e4 <fchmod@plt+0xa3cc>	; <UNPREDICTABLE>
    c5e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c5e4:	bl	ffcca5c0 <fchmod@plt+0xffcc83a8>
    c5e8:	ldrmi	r4, [r8, r1, asr #12]!
    c5ec:	ldmdbmi	ip, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    c5f0:	andcs	r4, r5, #48, 12	; 0x3000000
    c5f4:			; <UNDEFINED> instruction: 0xf7f54479
    c5f8:	strmi	lr, [r3], -sl, ror #23
    c5fc:	strcs	lr, [r0], #-2002	; 0xfffff82e
    c600:			; <UNDEFINED> instruction: 0xf7f5e787
    c604:	blmi	6075cc <fchmod@plt+0x6053b4>
    c608:	ldmdbmi	r7, {r0, r2, r9, sp}
    c60c:	ldmpl	ip!, {r0, r1, r2, r4, fp, lr}^
    c610:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c614:	movwcc	r6, #6179	; 0x1823
    c618:			; <UNDEFINED> instruction: 0xf7f56023
    c61c:			; <UNDEFINED> instruction: 0x4641ebd8
    c620:	blx	1aca612 <fchmod@plt+0x1ac83fa>
    c624:	andeq	sl, r1, ip, asr #17
    c628:	andeq	r0, r0, r4, lsl #4
    c62c:	andeq	sl, r1, r2, asr #17
    c630:	andeq	sl, r1, lr, lsl #17
    c634:	andeq	r0, r0, r4, lsr #4
    c638:	muleq	r0, lr, lr
    c63c:	muleq	r0, r0, r2
    c640:	strdeq	r0, [r0], -r4
    c644:	andeq	r7, r0, r6, asr r2
    c648:	andeq	r7, r0, ip, lsr #29
    c64c:	muleq	r0, lr, r3
    c650:	andeq	r7, r0, lr, lsr #29
    c654:	andeq	r7, r0, r8, lsl r2
    c658:	andeq	r7, r0, r4, lsr lr
    c65c:	strdeq	r7, [r0], -sl
    c660:	andeq	r7, r0, ip, ror #28
    c664:	andeq	r0, r0, r4, asr r2
    c668:			; <UNDEFINED> instruction: 0x00007db8
    c66c:	andeq	r7, r0, sl, asr #3
    c670:	svclt	0x00004770
    c674:	svclt	0x00004770
    c678:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c67c:	andsvs	r6, sl, sl, asr r8
    c680:	svclt	0x00004770
    c684:			; <UNDEFINED> instruction: 0x0015e6b6
    c688:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    c68c:	ldmvs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
    c690:	svclt	0x00004718
    c694:	andseq	lr, r5, r6, lsr #13
    c698:			; <UNDEFINED> instruction: 0x47703014
    c69c:	ldrbmi	r6, [r0, -r0, asr #16]!
    c6a0:	ldrdcs	pc, [r0], #128	; 0x80
    c6a4:	addlt	fp, r3, r0, lsr r5
    c6a8:			; <UNDEFINED> instruction: 0xf8d0bb82
    c6ac:			; <UNDEFINED> instruction: 0xf8c040bc
    c6b0:	ldrhlt	r2, [r4, #-12]!
    c6b4:	cmplt	sp, r5, lsr #16
    c6b8:	andcc	lr, r3, #212, 18	; 0x350000
    c6bc:	sbcsvs	fp, r3, sl, ror #3
    c6c0:	ldrsbtne	pc, [r4], r5	; <UNPREDICTABLE>
    c6c4:	teqlt	r3, r3, ror #17
    c6c8:	cmplt	r1, sl, lsl r1
    c6cc:	stccs	8, cr6, [r0], {164}	; 0xa4
    c6d0:	strdlt	sp, [r3], -r0
    c6d4:			; <UNDEFINED> instruction: 0xf8c5bd30
    c6d8:	stmdbcs	r0, {r3, r4, r5, r7, sp}
    c6dc:	stmdbvs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c6e0:	mvnsle	r2, r5, lsl #22
    c6e4:	ldrdcc	pc, [r0], #133	; 0x85
    c6e8:	tstcs	r6, fp, asr r1
    c6ec:			; <UNDEFINED> instruction: 0xf7fd4628
    c6f0:	strtmi	pc, [r8], -sp, lsr #30
    c6f4:			; <UNDEFINED> instruction: 0xf81cf7f8
    c6f8:	ldrmi	lr, [r9], -r8, ror #15
    c6fc:	adcscc	pc, r4, r5, asr #17
    c700:	smlattcs	r7, r1, r7, lr
    c704:			; <UNDEFINED> instruction: 0xf7fd4628
    c708:	ldrb	pc, [r2, r1, lsr #30]!	; <UNPREDICTABLE>
    c70c:			; <UNDEFINED> instruction: 0xf7fe2103
    c710:	blmi	18c38c <fchmod@plt+0x18a174>
    c714:	cmncs	fp, r5, lsl #20
    c718:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    c71c:	stmdami	r4, {ip, pc}
    c720:			; <UNDEFINED> instruction: 0xf7fa4478
    c724:	svclt	0x0000fa03
    c728:	andeq	r7, r0, r8, lsl #27
    c72c:	andeq	r8, r0, r2, ror r2
    c730:	andeq	r7, r0, r0, lsr #27
    c734:	svclt	0x00142900
    c738:	tstcs	r0, r2, lsl #2
    c73c:	ldmlt	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c740:	strmi	r4, [lr], -r5, lsl #12
    c744:	stmdbmi	sl, {r0, r3, fp, lr}
    c748:	ldrbtmi	fp, [r9], #-1408	; 0xfffffa80
    c74c:	ldrbtmi	r4, [r8], #-1559	; 0xfffff9e9
    c750:			; <UNDEFINED> instruction: 0xf7f52205
    c754:			; <UNDEFINED> instruction: 0x4639eb3c
    c758:	strmi	r2, [r4], -r1, lsl #4
    c75c:			; <UNDEFINED> instruction: 0xf7fe4630
    c760:			; <UNDEFINED> instruction: 0x4629fed3
    c764:	strtmi	r4, [r0], -r2, lsl #12
    c768:	blx	fea4a758 <fchmod@plt+0xfea48540>
    c76c:	andeq	r7, r0, lr, lsl #1
    c770:	muleq	r0, r2, sp
    c774:	stmdavc	r3, {r4, r8, sl, ip, sp, pc}
    c778:	andle	r2, r9, sp, lsr #22
    c77c:			; <UNDEFINED> instruction: 0xf7ff2100
    c780:	blmi	1cad0c <fchmod@plt+0x1c8af4>
    c784:			; <UNDEFINED> instruction: 0x4010e8bd
    c788:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c78c:			; <UNDEFINED> instruction: 0x4718685b
    c790:	blcs	2a8a4 <fchmod@plt+0x2868c>
    c794:			; <UNDEFINED> instruction: 0x4618d1f2
    c798:	svclt	0x0000e7f3
    c79c:	andseq	lr, r5, r8, lsr #11
    c7a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    c7a4:	vstrmi	d18, [r4, #-0]
    c7a8:	addlt	r4, r2, lr, lsl #12
    c7ac:	smlabtcs	r0, r8, pc, fp	; <UNPREDICTABLE>
    c7b0:	svclt	0x00d8447d
    c7b4:	ldrmi	r2, [r0], r1, lsl #2
    c7b8:	stmiavs	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    c7bc:	strmi	r4, [r0, r1, lsl #13]!
    c7c0:	suble	r2, r7, r0, lsl #16
    c7c4:	strmi	r6, [r2], fp, ror #17
    c7c8:	stmdavs	r4, {r3, r4, r7, r8, r9, sl, lr}
    c7cc:	stmdblt	r4!, {r0, r9, sl, lr}
    c7d0:			; <UNDEFINED> instruction: 0xf104e01d
    c7d4:	stmdbvs	r4!, {r4, r8}
    c7d8:	stmdavs	r5!, {r2, r3, r6, r7, r8, ip, sp, pc}
    c7dc:	ldrhle	r4, [r8, #37]!	; 0x25
    c7e0:	svccs	0x00019b0a
    c7e4:	mrrcle	0, 14, r6, r4, cr3
    c7e8:	stmdbvs	r3!, {r1, r2, r3, ip, lr, pc}
    c7ec:	ldmib	r4, {r0, r1, r3, sp, lr}^
    c7f0:	blcs	1540c <fchmod@plt+0x131f4>
    c7f4:	cmpvs	sl, r3, asr #32
    c7f8:	bcs	26d88 <fchmod@plt+0x24b70>
    c7fc:	orrsvs	sp, r3, r3, asr #32
    c800:	andcs	r4, r1, #47104	; 0xb800
    c804:	andsvs	r4, sl, fp, ror r4
    c808:	pop	{r1, ip, sp, pc}
    c80c:	svccs	0x000087f0
    c810:			; <UNDEFINED> instruction: 0x201cdbfa
    c814:			; <UNDEFINED> instruction: 0xf7fb4d2a
    c818:	blls	2cb864 <fchmod@plt+0x2c964c>
    c81c:			; <UNDEFINED> instruction: 0x4604447d
    c820:	rscvs	r4, r3, r0, asr r6
    c824:	stmdavs	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    c828:			; <UNDEFINED> instruction: 0xf8c468eb
    c82c:	ldrmi	sl, [r8, r8]
    c830:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    c834:			; <UNDEFINED> instruction: 0x61224650
    c838:	bmi	89e6a0 <fchmod@plt+0x89c488>
    c83c:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    c840:	cmnvs	r3, r4
    c844:			; <UNDEFINED> instruction: 0x61a36913
    c848:	cmpvs	ip, fp, lsl #6
    c84c:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    c850:	bfi	r6, ip, #2, #20
    c854:	blle	ff5d845c <fchmod@plt+0xff5d6244>
    c858:	andcs	r4, r3, #68157440	; 0x4100000
    c85c:			; <UNDEFINED> instruction: 0xf7fe4630
    c860:	blmi	6cc1b4 <fchmod@plt+0x6c9f9c>
    c864:	orrsne	pc, r5, r0, asr #4
    c868:			; <UNDEFINED> instruction: 0xf103447b
    c86c:	blmi	60d0c4 <fchmod@plt+0x60aeac>
    c870:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    c874:	ldmdami	r7, {ip, pc}
    c878:			; <UNDEFINED> instruction: 0xf7fa4478
    c87c:	ldmdbmi	r6, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    c880:	sbcvs	r4, sl, r9, ror r4
    c884:	bmi	586770 <fchmod@plt+0x584558>
    c888:	tstvs	r3, sl, ror r4
    c88c:	ldrhvs	lr, [r4], #120	; 0x78
    c890:	ldmdbmi	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c894:	ldmdami	r3, {r0, r2, r9, sp}
    c898:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c89c:	b	fe5ca878 <fchmod@plt+0xfe5c8660>
    c8a0:	andcs	r4, r1, #68157440	; 0x4100000
    c8a4:	ldrtmi	r4, [r0], -r4, lsl #12
    c8a8:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    c8ac:	strmi	r4, [r2], -r9, asr #12
    c8b0:			; <UNDEFINED> instruction: 0xf7fa4620
    c8b4:	svclt	0x0000fa03
    c8b8:	andeq	sl, r1, r4, asr #17
    c8bc:	andeq	sl, r1, ip, ror #16
    c8c0:	andeq	sl, r1, r8, asr r8
    c8c4:			; <UNDEFINED> instruction: 0x0015e4f2
    c8c8:	andseq	lr, r5, r2, ror #9
    c8cc:	andeq	r8, r0, r4, lsr #2
    c8d0:	andeq	r7, r0, ip, asr #25
    c8d4:	andeq	r7, r0, r8, asr #24
    c8d8:			; <UNDEFINED> instruction: 0x0015e4b0
    c8dc:	andseq	lr, r5, r8, lsr #9
    c8e0:	ldrdeq	r7, [r0], -ip
    c8e4:	andeq	r6, r0, r2, asr #30
    c8e8:	cfstr32mi	mvfx11, [r4], {16}
    c8ec:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    c8f0:			; <UNDEFINED> instruction: 0xf7f5b118
    c8f4:	movwcs	lr, #3024	; 0xbd0
    c8f8:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    c8fc:	andseq	lr, r5, r4, asr #8
    c900:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    c904:	stmdale	r0, {r2, r8, r9, fp, sp}
    c908:			; <UNDEFINED> instruction: 0x460dbd38
    c90c:			; <UNDEFINED> instruction: 0x46044611
    c910:			; <UNDEFINED> instruction: 0xf8d4f003
    c914:	blmi	47b01c <fchmod@plt+0x478e04>
    c918:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c91c:	strtmi	fp, [r0], -fp, lsl #2
    c920:	stccs	7, cr4, [r0, #-608]	; 0xfffffda0
    c924:	stmdbvs	r3!, {r4, r5, r6, r7, ip, lr, pc}
    c928:	stmible	sp!, {r0, r8, r9, fp, sp}^
    c92c:	strtmi	r4, [r9], -r0, lsr #12
    c930:			; <UNDEFINED> instruction: 0xf8d8f003
    c934:	rscle	r2, r7, r0, lsl #16
    c938:	blcs	166dec <fchmod@plt+0x164bd4>
    c93c:	strtmi	sp, [r8], -r8, lsl #16
    c940:	ldrhtmi	lr, [r8], -sp
    c944:	stmdalt	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c948:			; <UNDEFINED> instruction: 0xf7f84620
    c94c:			; <UNDEFINED> instruction: 0xe7e2f81d
    c950:	strtmi	r2, [r8], -r5, lsl #2
    c954:	ldc2l	7, cr15, [sl, #1012]!	; 0x3f4
    c958:	svclt	0x0000e7f1
    c95c:	andeq	sl, r1, ip, asr r7
    c960:			; <UNDEFINED> instruction: 0x4604b510
    c964:	blcs	bea978 <fchmod@plt+0xbe8760>
    c968:	stmdavc	r3!, {r0, r1, r2, r3, r8, ip, lr, pc}^
    c96c:	stfnes	f2, [r0], #188	; 0xbc
    c970:	svclt	0x0018428b
    c974:	andsle	r2, r0, r0, lsl #22
    c978:	bl	4ca954 <fchmod@plt+0x4c873c>
    c97c:	stmdacs	r0, {r2, r9, sl, lr}
    c980:	stmdami	r9, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    c984:	andscc	r4, r0, r8, ror r4
    c988:			; <UNDEFINED> instruction: 0xf7fdbd10
    c98c:	stmdblt	r0!, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    c990:	cmpcs	pc, r0, lsr #12
    c994:	bl	14a970 <fchmod@plt+0x148758>
    c998:	stmdami	r4, {r4, r8, ip, sp, pc}
    c99c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    c9a0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    c9a4:	ldclt	0, cr3, [r0, #-128]	; 0xffffff80
    c9a8:	andeq	r9, r1, ip, lsr #27
    c9ac:	muleq	r1, r4, sp
    c9b0:	andeq	r9, r1, lr, lsl #27
    c9b4:			; <UNDEFINED> instruction: 0x4605b570
    c9b8:			; <UNDEFINED> instruction: 0xffd2f7ff
    c9bc:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    c9c0:	strtmi	r4, [r8], -r3, lsl #12
    c9c4:			; <UNDEFINED> instruction: 0xf7fb60a3
    c9c8:	stmiavs	r3!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    c9cc:	rsbvs	r6, r0, fp, lsl r8
    c9d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c9d4:	svclt	0x00004718
    c9d8:	andseq	lr, r5, r2, ror r3
    c9dc:	svclt	0x0000e7ea
    c9e0:	strdlt	fp, [r5], r0
    c9e4:	ldrmi	r4, [pc], -ip, lsl #12
    c9e8:	strmi	r9, [r5], -r3, lsl #4
    c9ec:			; <UNDEFINED> instruction: 0xf7ff9e0a
    c9f0:	ldmdbmi	r1, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c9f4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    c9f8:	blcs	26a2c <fchmod@plt+0x24814>
    c9fc:	strls	sp, [sl], -r9, lsl #22
    ca00:	stmiavs	r6, {r0, r1, r3, r4, r5, r9, sl, lr}^
    ca04:	strtmi	r4, [r8], -r1, lsr #12
    ca08:			; <UNDEFINED> instruction: 0xb00546b4
    ca0c:	ldrhtmi	lr, [r0], #141	; 0x8d
    ca10:	ldrmi	r4, [r1], -r0, ror #14
    ca14:	andcs	r4, r3, #32, 12	; 0x2000000
    ca18:	ldc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
    ca1c:	vqdmulh.s<illegal width 8>	d20, d0, d7
    ca20:	ldrbtmi	r2, [fp], #-379	; 0xfffffe85
    ca24:	eorseq	pc, r0, #-1073741824	; 0xc0000000
    ca28:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    ca2c:	stmdami	r5, {ip, pc}
    ca30:			; <UNDEFINED> instruction: 0xf7fa4478
    ca34:	svclt	0x0000f87b
    ca38:	andeq	sl, r1, sl, ror r6
    ca3c:	andeq	r7, r0, sl, ror #30
    ca40:	muleq	r0, r6, fp
    ca44:	muleq	r0, r0, sl
    ca48:			; <UNDEFINED> instruction: 0x4606b570
    ca4c:	addlt	r4, r2, r0, lsr #24
    ca50:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    ca54:			; <UNDEFINED> instruction: 0xf7f5b118
    ca58:	movwcs	lr, #2846	; 0xb1e
    ca5c:	ldfmis	f6, [sp, #-396]	; 0xfffffe74
    ca60:			; <UNDEFINED> instruction: 0xf105447d
    ca64:			; <UNDEFINED> instruction: 0x46200418
    ca68:			; <UNDEFINED> instruction: 0xf92ef001
    ca6c:	strmi	r6, [r8], -r9, ror #20
    ca70:			; <UNDEFINED> instruction: 0xf7f59101
    ca74:	stmdbls	r1, {r4, r7, r9, fp, sp, lr, pc}
    ca78:	strtmi	r4, [r0], -r2, lsl #12
    ca7c:			; <UNDEFINED> instruction: 0xf9f0f001
    ca80:	strtmi	r2, [r0], -pc, lsr #2
    ca84:			; <UNDEFINED> instruction: 0xf948f001
    ca88:			; <UNDEFINED> instruction: 0xf7f54630
    ca8c:	ldrtmi	lr, [r1], -r4, lsl #21
    ca90:	strtmi	r4, [r0], -r2, lsl #12
    ca94:			; <UNDEFINED> instruction: 0xf9e4f001
    ca98:			; <UNDEFINED> instruction: 0xf0014620
    ca9c:	stmdbmi	lr, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    caa0:	ldrbtmi	r6, [r9], #-2600	; 0xfffff5d8
    caa4:	bl	114aa80 <fchmod@plt+0x1148868>
    caa8:	tstlt	r8, r8, ror #2
    caac:	ldcllt	0, cr11, [r0, #-8]!
    cab0:	b	fe3caa8c <fchmod@plt+0xfe3c8874>
    cab4:	blcs	a6ac8 <fchmod@plt+0xa48b0>
    cab8:	stmdbmi	r8, {r3, r4, r5, r6, r7, ip, lr, pc}
    cabc:	stmdami	r8, {r0, r2, r9, sp}
    cac0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cac4:	stmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cac8:			; <UNDEFINED> instruction: 0xf7fa6a29
    cacc:	svclt	0x0000f915
    cad0:	andseq	lr, r5, r0, ror #5
    cad4:			; <UNDEFINED> instruction: 0x0015e2d0
    cad8:	andeq	r7, r0, r2, lsr #3
    cadc:	andeq	r7, r0, r0, lsr fp
    cae0:	andeq	r6, r0, sl, lsl sp
    cae4:	svcmi	0x00f0e92d
    cae8:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    caec:	bmi	149e534 <fchmod@plt+0x149c31c>
    caf0:	strmi	r9, [pc], -r5, lsl #6
    caf4:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
    caf8:	ldmpl	r3, {r0, r4, r6, r9, sl, fp, lr}^
    cafc:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    cb00:	ldrcc	pc, [ip], #-2253	; 0xfffff733
    cb04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb08:			; <UNDEFINED> instruction: 0xff9ef7ff
    cb0c:	bvs	c14f14 <fchmod@plt+0xc12cfc>
    cb10:			; <UNDEFINED> instruction: 0xf844f7f7
    cb14:			; <UNDEFINED> instruction: 0xf7f74605
    cb18:	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
    cb1c:	rsble	r2, r1, r0, lsl #20
    cb20:	ldrdlt	pc, [r0, -pc]!	; <UNPREDICTABLE>
    cb24:			; <UNDEFINED> instruction: 0xf8df2301
    cb28:	stfged	f1, [r7], {32}
    cb2c:	movwls	r4, #17659	; 0x44fb
    cb30:	strd	r4, [sl], -r9
    cb34:	ldrbmi	r4, [sl], -r3, lsr #12
    cb38:	smlattcs	r1, r8, r8, r6
    cb3c:	b	fe5cab18 <fchmod@plt+0xfe5c8900>
    cb40:			; <UNDEFINED> instruction: 0x2014f8d9
    cb44:	movwls	r2, #17152	; 0x4300
    cb48:	bvs	cf9878 <fchmod@plt+0xcf7660>
    cb4c:	orrvs	pc, r0, pc, asr #8
    cb50:			; <UNDEFINED> instruction: 0xf0014620
    cb54:	stmdacs	r0, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
    cb58:	andcs	sp, r1, #33792	; 0x8400
    cb5c:	ldrtmi	r4, [r8], -r1, asr #12
    cb60:	ldc2l	7, cr15, [r2], {254}	; 0xfe
    cb64:			; <UNDEFINED> instruction: 0xf7f59003
    cb68:	stmdbls	r3, {r1, r2, r4, r9, fp, sp, lr, pc}
    cb6c:	strtmi	r4, [r0], -r2, lsl #13
    cb70:			; <UNDEFINED> instruction: 0xf7f54652
    cb74:			; <UNDEFINED> instruction: 0xf5baeb24
    cb78:	svclt	0x002c6f80
    cb7c:	movwcs	r2, #4864	; 0x1300
    cb80:	svclt	0x00182800
    cb84:	blcs	1578c <fchmod@plt+0x13574>
    cb88:			; <UNDEFINED> instruction: 0xf814d0d4
    cb8c:	blcs	bd8bbc <fchmod@plt+0xbd69a4>
    cb90:	blcs	3c7f8 <fchmod@plt+0x3a5e0>
    cb94:			; <UNDEFINED> instruction: 0xf8d9d1ce
    cb98:	bcs	14bf0 <fchmod@plt+0x129d8>
    cb9c:	blls	1812f8 <fchmod@plt+0x17f0e0>
    cba0:			; <UNDEFINED> instruction: 0xdc292b00
    cba4:	bllt	f37bc <fchmod@plt+0xf15a4>
    cba8:			; <UNDEFINED> instruction: 0xf7f74628
    cbac:	strtmi	pc, [r8], -r5, asr #16
    cbb0:			; <UNDEFINED> instruction: 0xf87ef7f7
    cbb4:			; <UNDEFINED> instruction: 0xf7f74628
    cbb8:			; <UNDEFINED> instruction: 0x4628f8bf
    cbbc:			; <UNDEFINED> instruction: 0xf914f7f7
    cbc0:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    cbc4:			; <UNDEFINED> instruction: 0xf7f86a58
    cbc8:	bmi	88c14c <fchmod@plt+0x889f34>
    cbcc:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    cbd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cbd4:	ldrcc	pc, [ip], #-2269	; 0xfffff723
    cbd8:	qsuble	r4, sl, fp
    cbdc:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    cbe0:	svchi	0x00f0e8bd
    cbe4:	blcs	33800 <fchmod@plt+0x315e8>
    cbe8:	strtmi	sp, [r8], -r6, lsl #24
    cbec:			; <UNDEFINED> instruction: 0xf860f7f7
    cbf0:			; <UNDEFINED> instruction: 0xf7f74628
    cbf4:			; <UNDEFINED> instruction: 0xe7e0f875
    cbf8:	strbmi	r2, [r1], -r1, lsl #4
    cbfc:	stmiavs	ip!, {r3, r4, r5, r9, sl, lr}^
    cc00:	stc2	7, cr15, [r2], {254}	; 0xfe
    cc04:	strbcs	pc, [r8], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    cc08:	strmi	r2, [r3], -r1, lsl #20
    cc0c:	bmi	480c50 <fchmod@plt+0x47ea38>
    cc10:	andls	r4, r0, #2046820352	; 0x7a000000
    cc14:	bmi	415020 <fchmod@plt+0x412e08>
    cc18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cc1c:	b	9cabf8 <fchmod@plt+0x9c89e0>
    cc20:			; <UNDEFINED> instruction: 0xf7f74628
    cc24:	strtmi	pc, [r8], -r9, lsl #16
    cc28:			; <UNDEFINED> instruction: 0xf842f7f7
    cc2c:	bmi	306b3c <fchmod@plt+0x304924>
    cc30:			; <UNDEFINED> instruction: 0xe7ee447a
    cc34:	ldm	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc38:	andeq	sl, r1, lr, lsr #5
    cc3c:	andeq	r0, r0, r4, lsl #4
    cc40:	andseq	lr, r5, r4, lsr r2
    cc44:	andeq	r4, r0, ip, lsl r5
    cc48:	andseq	lr, r5, r0, lsl #4
    cc4c:	andseq	lr, r5, lr, ror #2
    cc50:	ldrdeq	sl, [r1], -r6
    cc54:	andeq	r3, r0, r0, lsr sp
    cc58:	andeq	r7, r0, r6, lsl sl
    cc5c:	strdeq	r7, [r0], -r4
    cc60:	cfstr32mi	mvfx11, [r4], {16}
    cc64:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    cc68:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    cc6c:	adcvs	r6, r3, #6488064	; 0x630000
    cc70:	svclt	0x0000bd10
    cc74:	andseq	lr, r5, ip, asr #1
    cc78:	blmi	e1f55c <fchmod@plt+0xe1d344>
    cc7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    cc80:			; <UNDEFINED> instruction: 0xf2ad4ff0
    cc84:	ldmpl	r3, {r2, r4, r8, sl, fp, lr}^
    cc88:	cdpmi	13, 3, cr10, cr5, cr3, {0}
    cc8c:			; <UNDEFINED> instruction: 0xf8df4682
    cc90:	ldmdavs	fp, {r2, r4, r6, r7, ip, pc}
    cc94:	strcc	pc, [ip], #-2253	; 0xfffff733
    cc98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cc9c:	ldrdhi	pc, [r8], #143	; 0x8f
    cca0:	ldrbtmi	r4, [r9], #1150	; 0x47e
    cca4:	bvs	cde08c <fchmod@plt+0xcdbe74>
    cca8:	orrvs	pc, r0, pc, asr #8
    ccac:			; <UNDEFINED> instruction: 0x46286972
    ccb0:			; <UNDEFINED> instruction: 0xff7cf000
    ccb4:	blle	1016cbc <fchmod@plt+0x1014aa4>
    ccb8:	strtmi	r2, [r8], -pc, lsr #2
    ccbc:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ccc0:			; <UNDEFINED> instruction: 0xb3204604
    ccc4:	strbmi	r4, [r8], -r1, lsl #12
    ccc8:	svc	0x00eaf7f4
    cccc:	stmdblt	r8, {r8, r9, sl, sp}
    ccd0:	eorvc	r2, r0, r1, lsl #14
    ccd4:	strbmi	r4, [r0], -r1, lsr #12
    ccd8:	svc	0x00e2f7f4
    ccdc:	strbtmi	fp, [fp], r8, ror #18
    cce0:	ldrbmi	r7, [r9], -r0, lsr #32
    cce4:			; <UNDEFINED> instruction: 0xf7fe4628
    cce8:			; <UNDEFINED> instruction: 0xb1b8fead
    ccec:	blmi	7de638 <fchmod@plt+0x7dc420>
    ccf0:	bvs	fe69dee4 <fchmod@plt+0xfe69bccc>
    ccf4:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    ccf8:	usatmi	lr, #11, r5, asr #15
    ccfc:	ldrbmi	r4, [r9], -r8, lsr #12
    cd00:	mcr2	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    cd04:	tstcs	r0, r0, asr r1
    cd08:	mvnsle	r2, r0, lsl #30
    cd0c:	strbtmi	lr, [fp], lr, ror #15
    cd10:	ldrbmi	r4, [r9], -r8, lsr #12
    cd14:	mrc2	7, 4, pc, cr6, cr14, {7}
    cd18:	mvnle	r2, r0, lsl #16
    cd1c:	andcs	r4, r5, #20, 18	; 0x50000
    cd20:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    cd24:			; <UNDEFINED> instruction: 0xf7f54478
    cd28:	ldmdbmi	r3, {r1, r4, r6, fp, sp, lr, pc}
    cd2c:	ldrdcc	pc, [r8], -fp
    cd30:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    cd34:			; <UNDEFINED> instruction: 0xf7f96a09
    cd38:	bmi	44cc44 <fchmod@plt+0x44aa2c>
    cd3c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    cd40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cd44:	strcc	pc, [ip], #-2269	; 0xfffff723
    cd48:	qaddle	r4, sl, r3
    cd4c:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    cd50:	svchi	0x00f0e8bd
    cd54:	stmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd58:	andeq	sl, r1, r8, lsr #2
    cd5c:	andeq	r0, r0, r4, lsl #4
    cd60:	mulseq	r5, r0, r0
    cd64:	andeq	r7, r0, r2, lsl #19
    cd68:	andeq	r7, r0, r8, ror #19
    cd6c:	andseq	lr, r5, r0, asr #32
    cd70:	andeq	r7, r0, r6, lsl r9
    cd74:			; <UNDEFINED> instruction: 0x00006ab8
    cd78:			; <UNDEFINED> instruction: 0x0015dffe
    cd7c:	andeq	sl, r1, r6, rrx
    cd80:			; <UNDEFINED> instruction: 0x4604b538
    cd84:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    cd88:	cmplt	r0, r8, ror #18
    cd8c:	ldrmi	r2, [r1], -r0, lsl #4
    cd90:	ldmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd94:	strtmi	fp, [r0], -r0, lsr #18
    cd98:	ldrhtmi	lr, [r8], -sp
    cd9c:	ldclt	7, cr14, [r8, #-432]!	; 0xfffffe50
    cda0:	andcs	r4, r5, #81920	; 0x14000
    cda4:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    cda8:			; <UNDEFINED> instruction: 0xf7f54478
    cdac:	bvs	a86df4 <fchmod@plt+0xa84bdc>
    cdb0:			; <UNDEFINED> instruction: 0xffa2f7f9
    cdb4:	andseq	sp, r5, sl, lsr #31
    cdb8:	andeq	r7, r0, lr, ror #17
    cdbc:	andeq	r6, r0, r4, lsr sl
    cdc0:	ldrbmi	lr, [r0, sp, lsr #18]!
    cdc4:	ldrmi	r4, [r0], -r0, lsl #13
    cdc8:	bls	247544 <fchmod@plt+0x24532c>
    cdcc:			; <UNDEFINED> instruction: 0x460d4614
    cdd0:			; <UNDEFINED> instruction: 0xf002461f
    cdd4:	ldmdblt	r0, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
    cdd8:			; <UNDEFINED> instruction: 0x4653b13d
    cddc:	ldrtmi	r4, [r9], -sl, asr #12
    cde0:	strtmi	r4, [ip], r0, lsr #12
    cde4:			; <UNDEFINED> instruction: 0x47f0e8bd
    cde8:	pop	{r5, r6, r8, r9, sl, lr}
    cdec:			; <UNDEFINED> instruction: 0x460687f0
    cdf0:	stmdami	r6, {r0, r2, r8, fp, lr}
    cdf4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cdf8:			; <UNDEFINED> instruction: 0xf7f44478
    cdfc:	ldrtmi	lr, [r3], -r8, ror #31
    ce00:	strbmi	r4, [r1], -r2, lsr #12
    ce04:			; <UNDEFINED> instruction: 0xff5af7f9
    ce08:	andeq	r7, r0, lr, asr #17
    ce0c:	andeq	r6, r0, r4, ror #19
    ce10:	push	{r0, r4, r6, r9, fp, lr}
    ce14:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    ce18:	ldrdls	pc, [r0, #-143]	; 0xffffff71
    ce1c:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    ce20:	ldmdbmi	r0, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    ce24:	cfldrdmi	mvd4, [r0], {249}	; 0xf9
    ce28:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    ce2c:	ldrdeq	pc, [ip], -r9	; <UNPREDICTABLE>
    ce30:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    ce34:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    ce38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ce3c:	ldmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce40:	subsle	r2, pc, r0, lsl #16
    ce44:	stmdami	r9, {r7, r9, sl, lr}^
    ce48:	ldrdlt	pc, [r4, -pc]!	; <UNPREDICTABLE>
    ce4c:			; <UNDEFINED> instruction: 0xf8df4643
    ce50:	andcs	sl, r1, #36, 2
    ce54:			; <UNDEFINED> instruction: 0xf04f5820
    ce58:			; <UNDEFINED> instruction: 0xf7fa31ff
    ce5c:	svcge	0x0005f8af
    ce60:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    ce64:			; <UNDEFINED> instruction: 0x4601e01c
    ce68:			; <UNDEFINED> instruction: 0xf7f44658
    ce6c:	stmdblt	r8, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    ce70:	eorvc	r2, r8, r1, lsl #12
    ce74:	ldrbmi	r4, [r0], -r9, lsr #12
    ce78:	svc	0x0012f7f4
    ce7c:	strmi	fp, [r6], -r8, lsl #18
    ce80:	stcge	0, cr7, [r2, #-160]	; 0xffffff60
    ce84:	strtmi	r4, [r9], -r0, lsr #12
    ce88:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    ce8c:	stmdacs	r0, {r0, r9, sl, lr}
    ce90:			; <UNDEFINED> instruction: 0xf100d054
    ce94:	movwcs	r0, #8748	; 0x222c
    ce98:			; <UNDEFINED> instruction: 0x96004638
    ce9c:	stc2	7, cr15, [r0], {255}	; 0xff
    cea0:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
    cea4:	vst1.16	{d20-d22}, [pc], r2
    cea8:	ldrtmi	r6, [r8], -r0, lsl #3
    ceac:	cdp2	0, 7, cr15, cr14, cr0, {0}
    ceb0:	blle	4d6eb8 <fchmod@plt+0x4d4ca0>
    ceb4:	ldrtmi	r2, [r8], -r0, lsr #2
    ceb8:	ldmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cebc:	ldmdavc	r9!, {r4, r7, r8, r9, ip, sp, pc}
    cec0:			; <UNDEFINED> instruction: 0xd12f292f
    cec4:	strcs	r4, [r0], -r4, lsl #12
    cec8:	blvs	8aee0 <fchmod@plt+0x88cc8>
    cecc:			; <UNDEFINED> instruction: 0xf7f54620
    ced0:	strmi	lr, [r5], -r8, ror #16
    ced4:	bicle	r2, r6, r0, lsl #16
    ced8:	ldrb	r4, [r2, r6, lsl #12]
    cedc:			; <UNDEFINED> instruction: 0xf7f92001
    cee0:	blmi	98c62c <fchmod@plt+0x98a414>
    cee4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    cee8:	bmi	924f58 <fchmod@plt+0x922d40>
    ceec:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    cef0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cef4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    cef8:	qsuble	r4, sl, fp
    cefc:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    cf00:	svchi	0x00f0e8bd
    cf04:	stmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf08:	blcs	a6f1c <fchmod@plt+0xa4d04>
    cf0c:	ldmdbmi	ip, {r0, r3, r5, r6, r7, ip, lr, pc}
    cf10:	ldmdami	ip, {r0, r2, r9, sp}
    cf14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cf18:	svc	0x0058f7f4
    cf1c:	ldrdne	pc, [ip], -r9	; <UNPREDICTABLE>
    cf20:	mcr2	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    cf24:	andcs	r4, r5, #24, 18	; 0x60000
    cf28:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    cf2c:			; <UNDEFINED> instruction: 0xf7f44478
    cf30:	blmi	608c70 <fchmod@plt+0x606a58>
    cf34:	bvs	ff65e128 <fchmod@plt+0xff65bf10>
    cf38:	mcr2	7, 6, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    cf3c:	andcs	r4, r5, #344064	; 0x54000
    cf40:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    cf44:			; <UNDEFINED> instruction: 0xf7f44478
    cf48:	stmiavs	fp!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    cf4c:			; <UNDEFINED> instruction: 0x4621463a
    cf50:	mrc2	7, 5, pc, cr4, cr9, {7}
    cf54:	svc	0x0046f7f4
    cf58:	andeq	r9, r1, lr, lsl #31
    cf5c:	andseq	sp, r5, ip, lsl #30
    cf60:	andeq	r0, r0, r4, lsl #4
    cf64:	andeq	r6, r0, sl, lsl lr
    cf68:	andeq	r9, r1, r4, ror pc
    cf6c:	andeq	r0, r0, ip, lsr #4
    cf70:	andeq	r7, r0, r4, asr #15
    cf74:	andeq	r7, r0, sl, lsr #16
    cf78:	andeq	sl, r1, sl, lsl #3
    cf7c:			; <UNDEFINED> instruction: 0x00019eb6
    cf80:	andeq	r7, r0, ip, lsl #16
    cf84:	andeq	r6, r0, r6, asr #17
    cf88:	andeq	r7, r0, r2, lsr #16
    cf8c:			; <UNDEFINED> instruction: 0x000068b0
    cf90:			; <UNDEFINED> instruction: 0x0015ddfc
    cf94:	andeq	r7, r0, r6, lsr r8
    cf98:	muleq	r0, r8, r8
    cf9c:	svclt	0x00004770
    cfa0:	svclt	0x00004770
    cfa4:	stmdale	r0, {r1, fp, sp}
    cfa8:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    cfac:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    cfb0:	ldc2l	0, cr15, [r2, #8]
    cfb4:			; <UNDEFINED> instruction: 0x4008e8bd
    cfb8:	stcllt	0, cr15, [r4, #8]!
    cfbc:			; <UNDEFINED> instruction: 0xfffff6ef
    cfc0:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    cfc4:	blcs	27038 <fchmod@plt+0x24e20>
    cfc8:	push	{r2, r3, r6, r8, sl, fp, ip, lr, pc}
    cfcc:	strdlt	r4, [r4], r0
    cfd0:	ldrbtmi	r4, [ip], #-3119	; 0xfffff3d1
    cfd4:	stmiavs	r3!, {r0, r2, r5, r6, r7, r9, fp, sp, lr}^
    cfd8:	blcs	1e880 <fchmod@plt+0x1c668>
    cfdc:	tstcs	r0, r3, asr #32
    cfe0:	ldc2l	7, cr15, [ip, #984]	; 0x3d8
    cfe4:			; <UNDEFINED> instruction: 0xf7f64605
    cfe8:	stmiavs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    cfec:			; <UNDEFINED> instruction: 0xf8dfb314
    cff0:	svcmi	0x002980a4
    cff4:	ldrbtmi	r4, [pc], #-1272	; cffc <fchmod@plt+0xade4>
    cff8:			; <UNDEFINED> instruction: 0x3010f8d8
    cffc:	stmiavs	lr!, {r5, r7, fp, sp, lr}^
    d000:	andcs	r4, r1, #152, 14	; 0x2600000
    d004:	andls	r6, r3, r1, ror #16
    d008:			; <UNDEFINED> instruction: 0xf7fe6820
    d00c:	stmiavs	r2!, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    d010:	bcs	73c24 <fchmod@plt+0x71a0c>
    d014:	ldrtmi	fp, [sl], -r8, lsl #30
    d018:	bmi	841024 <fchmod@plt+0x83ee0c>
    d01c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    d020:	mrscs	r0, R9_usr
    d024:			; <UNDEFINED> instruction: 0x46304a1e
    d028:			; <UNDEFINED> instruction: 0xf7f5447a
    d02c:	stmdbvs	r4!, {r5, fp, sp, lr, pc}^
    d030:	mvnle	r2, r0, lsl #24
    d034:			; <UNDEFINED> instruction: 0xf7f64628
    d038:			; <UNDEFINED> instruction: 0x4628fdff
    d03c:	mrc2	7, 1, pc, cr8, cr6, {7}
    d040:			; <UNDEFINED> instruction: 0xf7f64628
    d044:			; <UNDEFINED> instruction: 0x4628fe79
    d048:	mcr2	7, 6, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    d04c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    d050:			; <UNDEFINED> instruction: 0xf7f86a58
    d054:	blmi	54bcc0 <fchmod@plt+0x549aa8>
    d058:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    d05c:	andlt	r6, r4, sl, lsl r0
    d060:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d064:			; <UNDEFINED> instruction: 0xf7f44770
    d068:	stmdacs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    d06c:			; <UNDEFINED> instruction: 0xf7f4d0ee
    d070:	stmdavs	r3, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d074:	rscle	r2, r9, r2, lsl #22
    d078:	andcs	r4, r5, #12, 18	; 0x30000
    d07c:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    d080:			; <UNDEFINED> instruction: 0xf7f44478
    d084:	strtmi	lr, [r9], -r4, lsr #29
    d088:	mrc2	7, 1, pc, cr6, cr9, {7}
    d08c:	andeq	sl, r1, lr, lsr #1
    d090:	andseq	sp, r5, lr, asr sp
    d094:	andeq	sl, r1, r0, lsl #1
    d098:	andeq	r7, r0, lr, lsr #12
    d09c:	andeq	r3, r0, r4, lsr #18
    d0a0:			; <UNDEFINED> instruction: 0x000077b4
    d0a4:	andseq	sp, r5, r2, ror #25
    d0a8:	andeq	sl, r1, r6, lsl r0
    d0ac:	andeq	r4, r0, sl, ror #12
    d0b0:	andeq	r6, r0, ip, asr r7
    d0b4:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    d0b8:	blcs	2712c <fchmod@plt+0x24f14>
    d0bc:	ldrbmi	sp, [r0, -r0, lsl #22]!
    d0c0:	svclt	0x0000e6a6
    d0c4:			; <UNDEFINED> instruction: 0x00019fba
    d0c8:	mvnsmi	lr, sp, lsr #18
    d0cc:			; <UNDEFINED> instruction: 0xf8dfb082
    d0d0:	strmi	r8, [pc], -r0, asr #32
    d0d4:	ldrbtmi	r4, [r8], #1542	; 0x606
    d0d8:	ldrdcc	pc, [ip], -r8
    d0dc:	stmdavs	r4, {r3, r4, r7, r8, r9, sl, lr}
    d0e0:	stmiavs	r3!, {r2, r4, r7, r8, ip, sp, pc}^
    d0e4:	stmdavs	r5!, {r4, r5, r9, sl, lr}
    d0e8:			; <UNDEFINED> instruction: 0xf8d82b01
    d0ec:	svclt	0x00143010
    d0f0:	tstcs	r0, r9, lsr r6
    d0f4:	ldrmi	r9, [r8, r1, lsl #2]
    d0f8:	strmi	r9, [r2], -r1, lsl #18
    d0fc:			; <UNDEFINED> instruction: 0xf7ff4628
    d100:	stmdbvs	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    d104:	mvnle	r2, r0, lsl #24
    d108:	pop	{r1, ip, sp, pc}
    d10c:	svclt	0x000081f0
    d110:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    d114:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    d118:			; <UNDEFINED> instruction: 0x460c447b
    d11c:	ldmvs	fp, {r0, r8, sp}
    d120:			; <UNDEFINED> instruction: 0xb1204798
    d124:	pop	{r0, r5, r9, sl, lr}
    d128:			; <UNDEFINED> instruction: 0xf7ff4010
    d12c:	ldclt	15, cr11, [r0, #-820]	; 0xfffffccc
    d130:	andeq	r9, r1, ip, asr pc
    d134:	addlt	fp, r2, r0, ror r5
    d138:			; <UNDEFINED> instruction: 0xf7fa460d
    d13c:	strcs	pc, [r0], -r1, asr #28
    d140:	andls	r4, r1, r4, lsl #12
    d144:	andsvc	lr, lr, r2
    d148:			; <UNDEFINED> instruction: 0xffe4f7ff
    d14c:	strtmi	r2, [r0], -pc, lsr #2
    d150:	svc	0x00d0f7f4
    d154:	strmi	r4, [r3], -r9, lsr #12
    d158:	blcs	1e9e0 <fchmod@plt+0x1c7c8>
    d15c:	strdlt	sp, [r2], -r3
    d160:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d164:	ldcllt	7, cr15, [lr, #976]	; 0x3d0
    d168:	tstcs	r1, r9, lsl #20
    d16c:	ldrbtmi	fp, [sl], #-1336	; 0xfffffac8
    d170:	strmi	r4, [r4], -r8, lsl #22
    d174:	ldrbtmi	r6, [fp], #-2069	; 0xfffff7eb
    d178:	ldmvs	fp, {r3, r5, r9, sl, lr}
    d17c:			; <UNDEFINED> instruction: 0xb1104798
    d180:			; <UNDEFINED> instruction: 0xf7ff4621
    d184:	strtmi	pc, [r1], -r1, lsr #31
    d188:	pop	{r3, r5, r9, sl, lr}
    d18c:			; <UNDEFINED> instruction: 0xe7d14038
    d190:	andseq	sp, r5, r2, asr #23
    d194:	strdeq	r9, [r1], -lr
    d198:			; <UNDEFINED> instruction: 0x460cb538
    d19c:			; <UNDEFINED> instruction: 0xf7ff4605
    d1a0:	blmi	14cff4 <fchmod@plt+0x14addc>
    d1a4:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    d1a8:			; <UNDEFINED> instruction: 0x4798691b
    d1ac:	pop	{r0, r5, r9, sl, lr}
    d1b0:			; <UNDEFINED> instruction: 0xe7bf4038
    d1b4:	andeq	r9, r1, lr, asr #29
    d1b8:	addlt	fp, r2, r0, lsl r5
    d1bc:			; <UNDEFINED> instruction: 0xf04f461c
    d1c0:	strls	r3, [r0], #-1023	; 0xfffffc01
    d1c4:	stc2	7, cr15, [ip], {255}	; 0xff
    d1c8:	ldclt	0, cr11, [r0, #-8]
    d1cc:	addlt	fp, r2, r0, lsl r5
    d1d0:	movwcs	r4, #5660	; 0x161c
    d1d4:			; <UNDEFINED> instruction: 0xf7ff9400
    d1d8:	andlt	pc, r2, r3, lsl #24
    d1dc:	svclt	0x0000bd10
    d1e0:			; <UNDEFINED> instruction: 0x460cb570
    d1e4:	ldrmi	r4, [sp], -r8, lsl #28
    d1e8:	blx	ff94b1ee <fchmod@plt+0xff948fd6>
    d1ec:	ldrbtmi	r2, [lr], #-3329	; 0xfffff2ff
    d1f0:	qadd16mi	fp, r0, r4
    d1f4:	ldmvs	r3!, {sp}
    d1f8:			; <UNDEFINED> instruction: 0x4798685b
    d1fc:	pop	{r0, r1, r4, r5, r7, fp, sp, lr}
    d200:	ldmvs	fp, {r4, r5, r6, lr}
    d204:	svclt	0x00004718
    d208:	andseq	sp, r5, r2, asr #22
    d20c:	svcmi	0x00f0e92d
    d210:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    d214:	strmi	r8, [fp], r2, lsl #22
    d218:			; <UNDEFINED> instruction: 0x46804b73
    d21c:			; <UNDEFINED> instruction: 0xee084973
    d220:	bmi	1cd7c68 <fchmod@plt+0x1cd5a50>
    d224:	ldrbtmi	fp, [r9], #-199	; 0xffffff39
    d228:	cfldrdmi	mvd4, [r2], #-488	; 0xfffffe18
    d22c:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    d230:	movtls	r6, #22555	; 0x581b
    d234:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d238:	movwls	r9, #15186	; 0x3b52
    d23c:	svc	0x0078f7f4
    d240:			; <UNDEFINED> instruction: 0xf0002800
    d244:	strmi	r8, [r1], ip, lsr #1
    d248:	strbmi	r4, [fp], -fp, ror #16
    d24c:			; <UNDEFINED> instruction: 0xf04f2201
    d250:	mcr	1, 0, r3, cr8, cr15, {7}
    d254:	stmdapl	r0!, {r4, r9, fp, ip, sp, pc}
    d258:			; <UNDEFINED> instruction: 0xf7f9af05
    d25c:	strbmi	pc, [r3], -pc, lsr #29	; <UNPREDICTABLE>
    d260:	vst1.16	{d20-d22}, [pc], sl
    d264:	ldrtmi	r7, [r8], -r0, lsl #3
    d268:	stc2	0, cr15, [r0]
    d26c:	blle	1ed4a8c <fchmod@plt+0x1ed2874>
    d270:			; <UNDEFINED> instruction: 0x462c463d
    d274:	smlatbcs	r2, fp, r6, r4
    d278:	bleq	8b2d4 <fchmod@plt+0x890bc>
    d27c:	stc2l	7, cr15, [r2, #984]	; 0x3d8
    d280:	mvnsle	r2, r0, lsl #16
    d284:	blcs	8eb318 <fchmod@plt+0x8e9100>
    d288:	ldmibne	sp!, {r0, r3, r5, r6, r7, ip, lr, pc}
    d28c:	andle	r4, ip, #172, 4	; 0xc000000a
    d290:	and	r4, r1, lr, lsr #12
    d294:	ldrhle	r4, [r4], #-83	; 0xffffffad
    d298:	stceq	8, cr15, [r1], {22}
    d29c:	ldrtmi	r2, [r5], -r2, lsl #2
    d2a0:			; <UNDEFINED> instruction: 0xf7f63e01
    d2a4:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    d2a8:	adcmi	sp, ip, #244, 2	; 0x3d
    d2ac:	movwcs	sp, #215	; 0xd7
    d2b0:	stmdavc	r0!, {r0, r1, r3, r5, ip, sp, lr}
    d2b4:			; <UNDEFINED> instruction: 0xf0002800
    d2b8:	strtmi	r8, [r5], -fp, lsl #1
    d2bc:			; <UNDEFINED> instruction: 0xf815e004
    d2c0:	stmdacs	r0, {r0, r8, r9, sl, fp}
    d2c4:	addhi	pc, r4, r0
    d2c8:			; <UNDEFINED> instruction: 0xf7f62102
    d2cc:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    d2d0:	stmdavc	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    d2d4:	rsbsle	r2, fp, r0, lsl #22
    d2d8:			; <UNDEFINED> instruction: 0xf8052300
    d2dc:	stmdavc	r8!, {r0, r8, r9, fp, ip, sp}
    d2e0:	strtmi	r2, [lr], -r2, lsl #2
    d2e4:			; <UNDEFINED> instruction: 0xf7f63501
    d2e8:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    d2ec:	stmdbmi	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d2f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d2f4:	ldcl	7, cr15, [r4], {244}	; 0xf4
    d2f8:	stmdbmi	r1, {r3, r5, r8, r9, ip, sp, pc}^
    d2fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d300:	stcl	7, cr15, [lr], {244}	; 0xf4
    d304:	ldmdbmi	pc!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    d308:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d30c:	stcl	7, cr15, [r8], {244}	; 0xf4
    d310:	ldmdbmi	sp!, {r3, r5, r8, r9, ip, sp, pc}
    d314:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d318:	stcl	7, cr15, [r2], {244}	; 0xf4
    d31c:	ldmdbmi	fp!, {r3, r5, r8, ip, sp, pc}
    d320:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d324:	ldc	7, cr15, [ip], #976	; 0x3d0
    d328:	blls	fc0f0 <fchmod@plt+0xf9ed8>
    d32c:	tstcs	r0, r2, lsr r6
    d330:	mrsls	r9, SP_irq
    d334:	mrc	6, 0, r4, cr8, cr3, {2}
    d338:			; <UNDEFINED> instruction: 0x46401a90
    d33c:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    d340:	ldrbmi	lr, [sp], -sp, lsl #15
    d344:	blls	107210 <fchmod@plt+0x104ff8>
    d348:	tstcs	r0, r2, lsr r6
    d34c:	mrsls	r9, SP_irq
    d350:	mrc	6, 0, r4, cr8, cr3, {2}
    d354:			; <UNDEFINED> instruction: 0x46401a10
    d358:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    d35c:	blls	107160 <fchmod@plt+0x104f48>
    d360:	tstcs	r1, r2, lsr r6
    d364:	ldrb	r9, [r2, r0, lsl #6]!
    d368:			; <UNDEFINED> instruction: 0xf7f92001
    d36c:	bmi	a4c1a0 <fchmod@plt+0xa49f88>
    d370:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    d374:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d378:	subsmi	r9, sl, r5, asr #22
    d37c:	sublt	sp, r7, r1, lsr r1
    d380:	blhi	c867c <fchmod@plt+0xc6464>
    d384:	svchi	0x00f0e8bd
    d388:	strtmi	r4, [r0], -r2, lsr #18
    d38c:			; <UNDEFINED> instruction: 0xf7f44479
    d390:	ldmiblt	r8, {r3, r7, sl, fp, sp, lr, pc}
    d394:	ldrtmi	r9, [r2], -r3, lsl #22
    d398:	movwls	r2, #257	; 0x101
    d39c:			; <UNDEFINED> instruction: 0xf7f4e7c9
    d3a0:	stmdavs	r3, {r3, r4, r9, sl, fp, sp, lr, pc}
    d3a4:	rscle	r2, r2, r2, lsl #22
    d3a8:	andcs	r4, r5, #442368	; 0x6c000
    d3ac:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    d3b0:			; <UNDEFINED> instruction: 0xf7f44478
    d3b4:	strbmi	lr, [r1], -ip, lsl #26
    d3b8:	ldc2	7, cr15, [lr], {249}	; 0xf9
    d3bc:	andcs	r4, r5, #24, 18	; 0x60000
    d3c0:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    d3c4:			; <UNDEFINED> instruction: 0xf7f44478
    d3c8:	strtmi	lr, [r1], -r2, lsl #26
    d3cc:	ldc2l	7, cr15, [r6], #-996	; 0xfffffc1c
    d3d0:	andcs	r4, r5, #344064	; 0x54000
    d3d4:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    d3d8:			; <UNDEFINED> instruction: 0xf7f44478
    d3dc:			; <UNDEFINED> instruction: 0xf7f9ecf8
    d3e0:			; <UNDEFINED> instruction: 0xf7f4fc6d
    d3e4:	svclt	0x0000ed00
    d3e8:	andeq	r0, r0, r4, lsl #4
    d3ec:	andeq	r6, r0, lr, lsl sl
    d3f0:	andeq	r9, r1, ip, ror fp
    d3f4:	andeq	r9, r1, r6, ror fp
    d3f8:	andeq	r0, r0, ip, lsr #4
    d3fc:	andeq	r7, r0, r2, lsr #10
    d400:	andeq	r7, r0, r2, lsr #10
    d404:	andeq	r7, r0, r6, lsr #10
    d408:	andeq	r7, r0, lr, lsr #10
    d40c:	andeq	r7, r0, lr, lsr #10
    d410:	andeq	r9, r1, r2, lsr sl
    d414:	ldrdeq	r7, [r0], -r4
    d418:	andeq	r7, r0, sl, lsr r4
    d41c:	andeq	r6, r0, ip, lsr #8
    d420:			; <UNDEFINED> instruction: 0x000074b2
    d424:	andeq	r6, r0, r8, lsl r4
    d428:	ldrdeq	r7, [r0], -r6
    d42c:	andeq	r6, r0, r4, lsl #8
    d430:			; <UNDEFINED> instruction: 0x4606b570
    d434:	addlt	r4, r2, r6, asr #24
    d438:	bvs	181e630 <fchmod@plt+0x181c418>
    d43c:	ldcl	7, cr15, [r4], #-976	; 0xfffffc30
    d440:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    d444:	stc2	7, cr15, [sl, #-984]!	; 0xfffffc28
    d448:	bvs	ff81ec64 <fchmod@plt+0xff81ca4c>
    d44c:			; <UNDEFINED> instruction: 0xf7f46265
    d450:	bmi	1088608 <fchmod@plt+0x10863f0>
    d454:	stmdami	r1, {r0, r3, r5, r9, sl, lr}^
    d458:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    d45c:	stc2l	7, cr15, [r0, #1016]!	; 0x3f8
    d460:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    d464:			; <UNDEFINED> instruction: 0xf10362e0
    d468:			; <UNDEFINED> instruction: 0xf0000030
    d46c:	blmi	f8bc58 <fchmod@plt+0xf89a40>
    d470:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d474:	ble	5807c <fchmod@plt+0x55e64>
    d478:	stc2l	7, cr15, [sl], {255}	; 0xff
    d47c:	stmdble	r4!, {r1, r9, sl, fp, sp}
    d480:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    d484:	blcs	275f8 <fchmod@plt+0x253e0>
    d488:	strcs	fp, [r3], #-3852	; 0xfffff0f4
    d48c:			; <UNDEFINED> instruction: 0x46202413
    d490:			; <UNDEFINED> instruction: 0xf8c8f000
    d494:	tstle	r0, r3, asr #24
    d498:	vpadd.i8	d20, d0, d20
    d49c:	ldrbtmi	r1, [fp], #-493	; 0xfffffe13
    d4a0:			; <UNDEFINED> instruction: 0x46286a5d
    d4a4:	stc	7, cr15, [ip, #976]!	; 0x3d0
    d4a8:			; <UNDEFINED> instruction: 0xf7f4b358
    d4ac:	stmdavs	r3, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
    d4b0:	cmple	r3, r1, lsl fp
    d4b4:			; <UNDEFINED> instruction: 0xf0004620
    d4b8:	stclne	8, cr15, [r3], {181}	; 0xb5
    d4bc:	ldmdale	r1!, {r0, r2, r8, r9, fp, sp}
    d4c0:			; <UNDEFINED> instruction: 0xf003e8df
    d4c4:	andcc	r1, r7, r7, lsl #4
    d4c8:	andcs	r1, r1, fp, lsl r4
    d4cc:			; <UNDEFINED> instruction: 0xf8aaf000
    d4d0:	blmi	a074a4 <fchmod@plt+0xa0528c>
    d4d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d4d8:			; <UNDEFINED> instruction: 0x4630b133
    d4dc:	mullt	r2, r8, r7
    d4e0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d4e4:	blt	ffac94ec <fchmod@plt+0xffac72d4>
    d4e8:	ldcllt	0, cr11, [r0, #-8]!
    d4ec:			; <UNDEFINED> instruction: 0xf9f0f000
    d4f0:	pop	{r1, ip, sp, pc}
    d4f4:			; <UNDEFINED> instruction: 0xf0004070
    d4f8:	blmi	7bc084 <fchmod@plt+0x7b9e6c>
    d4fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d500:	strmi	lr, [r2], -fp, ror #15
    d504:	strtmi	r4, [r8], -r1, lsl #12
    d508:	ldcl	7, cr15, [r6, #-976]	; 0xfffffc30
    d50c:	sbcsle	r2, r1, r0, lsl #16
    d510:	andcs	r4, r5, #409600	; 0x64000
    d514:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    d518:			; <UNDEFINED> instruction: 0xf7f44478
    d51c:			; <UNDEFINED> instruction: 0x4629ec58
    d520:	blx	ffacb50e <fchmod@plt+0xffac92f6>
    d524:	vpmin.s8	d20, d0, d6
    d528:	blmi	5999ec <fchmod@plt+0x5977d4>
    d52c:	ldrbtmi	r9, [sl], #-0
    d530:	subcc	r4, ip, #1376256	; 0x150000
    d534:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    d538:	blx	ffe4b524 <fchmod@plt+0xffe4930c>
    d53c:	andcs	r4, r5, #311296	; 0x4c000
    d540:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    d544:			; <UNDEFINED> instruction: 0xf7f44478
    d548:	strtmi	lr, [r9], -r2, asr #24
    d54c:	blx	ff54b53a <fchmod@plt+0xff549322>
    d550:			; <UNDEFINED> instruction: 0x0015d8f8
    d554:	muleq	r0, lr, r2
    d558:	andeq	r7, r0, r8, lsl #9
    d55c:	andeq	r4, r0, r6, lsr #10
    d560:	andeq	r9, r1, lr, asr #5
    d564:	andeq	r9, r1, r0, lsl #24
    d568:	strdeq	r9, [r1], -r2
    d56c:	mulseq	r5, r2, r8
    d570:	andeq	r9, r1, r0, lsr #23
    d574:	andeq	r9, r1, r8, ror fp
    d578:	andeq	r7, r0, r6, lsl #8
    d57c:	andeq	r6, r0, r4, asr #5
    d580:	andeq	r7, r0, lr, asr r4
    d584:	andeq	r7, r0, r8, lsr #8
    d588:	andeq	r6, r0, sl, lsl #31
    d58c:	andeq	r7, r0, r6, lsr #7
    d590:	muleq	r0, r8, r2
    d594:			; <UNDEFINED> instruction: 0x4604b430
    d598:	stcmi	12, cr12, [r3, #-60]	; 0xffffffc4
    d59c:	stmdavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}
    d5a0:	eorvs	ip, ip, pc, lsl #10
    d5a4:			; <UNDEFINED> instruction: 0x4770bc30
    d5a8:	ldrdeq	r9, [r1], -r8
    d5ac:			; <UNDEFINED> instruction: 0x460eb570
    d5b0:	ldrmi	r4, [r5], -r4, lsl #12
    d5b4:	blx	fe2495be <fchmod@plt+0xfe2473a6>
    d5b8:			; <UNDEFINED> instruction: 0xf7f44630
    d5bc:	ldrtmi	lr, [r1], -ip, ror #25
    d5c0:	strtmi	r4, [r0], -r2, lsl #12
    d5c4:	mcrr2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    d5c8:			; <UNDEFINED> instruction: 0x212f4620
    d5cc:	blx	fe9495d6 <fchmod@plt+0xfe9473be>
    d5d0:			; <UNDEFINED> instruction: 0xf7f44628
    d5d4:	strtmi	lr, [r9], -r0, ror #25
    d5d8:	strtmi	r4, [r0], -r2, lsl #12
    d5dc:	mcrr2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    d5e0:	pop	{r5, r9, sl, lr}
    d5e4:			; <UNDEFINED> instruction: 0xf0004070
    d5e8:	svclt	0x0000bc4d
    d5ec:	strmi	r4, [ip], -r6, lsl #12
    d5f0:	ldrmi	r4, [r5], -r9, lsl #16
    d5f4:	andcs	r4, r5, #147456	; 0x24000
    d5f8:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    d5fc:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    d600:	bl	ff94b5d8 <fchmod@plt+0xff9493c0>
    d604:	blne	adfa24 <fchmod@plt+0xadd80c>
    d608:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d60c:	ldrtmi	r3, [r2], -r1, lsl #6
    d610:			; <UNDEFINED> instruction: 0xf7f96889
    d614:	svclt	0x0000fb53
    d618:	ldrdeq	r6, [r0], -lr
    d61c:	strdeq	r7, [r0], -r2
    d620:	andseq	sp, r5, r6, asr r7
    d624:	blmi	1cdfff4 <fchmod@plt+0x1cddddc>
    d628:	ldrblt	r4, [r0, #1146]!	; 0x47a
    d62c:	ldmdami	r2!, {r2, r9, sl, lr}^
    d630:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    d634:	cfldrdmi	mvd4, [r1, #-480]!	; 0xfffffe20
    d638:	tstls	fp, #1769472	; 0x1b0000
    d63c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d640:	stc2	7, cr15, [ip], #-984	; 0xfffffc28
    d644:			; <UNDEFINED> instruction: 0xf014447d
    d648:	strmi	r0, [r1], -r2, lsl #12
    d64c:	andsle	r6, fp, r8, ror #1
    d650:	strtmi	r4, [r8], -fp, ror #30
    d654:	ldrbtmi	r4, [pc], #-2667	; d65c <fchmod@plt+0xb444>
    d658:			; <UNDEFINED> instruction: 0xf7ff447a
    d65c:	ldmdavs	fp!, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d660:	rsbsle	r3, r4, r1, lsl #6
    d664:	andcs	r4, r5, #104, 26	; 0x1a00
    d668:	stmdami	r9!, {r3, r5, r6, r8, fp, lr}^
    d66c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    d670:	stmiavs	pc!, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    d674:	bl	feacb64c <fchmod@plt+0xfeac9434>
    d678:	ldrtmi	r2, [sl], -r1, lsl #2
    d67c:	stmdami	r5!, {r0, r1, r9, sl, lr}^
    d680:			; <UNDEFINED> instruction: 0xf7f94478
    d684:	stmiavs	r9!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    d688:	bmi	1920c1c <fchmod@plt+0x191ea04>
    d68c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    d690:			; <UNDEFINED> instruction: 0xf7ff4628
    d694:	stmdbvs	r8!, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d698:			; <UNDEFINED> instruction: 0xf7f4b108
    d69c:	stclmi	12, cr14, [r0, #-1008]!	; 0xfffffc10
    d6a0:	ldrbtmi	r4, [sp], #-2400	; 0xfffff6a0
    d6a4:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    d6a8:	stcl	7, cr15, [r2, #-976]	; 0xfffffc30
    d6ac:	stmdacs	r0, {r3, r5, r8, sp, lr}
    d6b0:			; <UNDEFINED> instruction: 0xf7f4d042
    d6b4:	stmiavs	r9!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    d6b8:	ldc2	7, cr15, [r2], {250}	; 0xfa
    d6bc:	ldrtmi	r6, [r8], -pc, lsr #18
    d6c0:	stcl	7, cr15, [lr], {244}	; 0xf4
    d6c4:	strmi	r4, [r1], -sl, ror #12
    d6c8:			; <UNDEFINED> instruction: 0xf7f42003
    d6cc:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    d6d0:	ldmib	sp, {r1, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
    d6d4:	tstmi	r3, #12, 6	; 0x30000000
    d6d8:	streq	sp, [r3, -r1, lsl #2]!
    d6dc:	stmdblt	lr!, {r1, r2, r4, r6, r8, sl, ip, lr, pc}^
    d6e0:	svccs	0x00002502
    d6e4:	bmi	14417b0 <fchmod@plt+0x143f598>
    d6e8:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    d6ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d6f0:	subsmi	r9, sl, fp, lsl fp
    d6f4:			; <UNDEFINED> instruction: 0x4628d15c
    d6f8:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    d6fc:	bmi	1320830 <fchmod@plt+0x131e618>
    d700:			; <UNDEFINED> instruction: 0xf104447c
    d704:	ldrbtmi	r0, [sl], #-20	; 0xffffffec
    d708:			; <UNDEFINED> instruction: 0xf7ff68e1
    d70c:	bvs	84d450 <fchmod@plt+0x84b238>
    d710:			; <UNDEFINED> instruction: 0xf7f4b108
    d714:	mcrrmi	12, 12, lr, r7, cr0
    d718:	ldrbtmi	r4, [ip], #-2375	; 0xfffff6b9
    d71c:	stmibvs	r0!, {r0, r3, r4, r5, r6, sl, lr}^
    d720:	stc	7, cr15, [r6, #-976]	; 0xfffffc30
    d724:	stmdacs	r0, {r5, r9, sp, lr}
    d728:			; <UNDEFINED> instruction: 0xf7f4d058
    d72c:	stmibvs	r1!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}^
    d730:	mrrc2	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    d734:	ldrb	r6, [r3, r7, lsr #18]
    d738:	mcrr	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
    d73c:	blcs	a7750 <fchmod@plt+0xa5538>
    d740:			; <UNDEFINED> instruction: 0x06e2d138
    d744:	cfsh32cs	mvfx13, mvfx0, #22
    d748:	strcs	sp, [r1, #-472]	; 0xfffffe28
    d74c:	stmiavs	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    d750:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    d754:	cmpcs	r2, r0, asr #4	; <UNPREDICTABLE>
    d758:	bl	ff1cb730 <fchmod@plt+0xff1c9518>
    d75c:	eorsvs	r4, r8, r5, lsl #12
    d760:			; <UNDEFINED> instruction: 0xf47f1c68
    d764:			; <UNDEFINED> instruction: 0xf7f4af7f
    d768:	stmdavs	r3, {r2, r4, r5, sl, fp, sp, lr, pc}
    d76c:	tstle	r1, r2, lsl #22
    d770:	ldrtle	r0, [r8], #2017	; 0x7e1
    d774:	andcs	r4, r5, #802816	; 0xc4000
    d778:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
    d77c:			; <UNDEFINED> instruction: 0xf7f44478
    d780:	blmi	c48420 <fchmod@plt+0xc46208>
    d784:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    d788:	blx	fedcb774 <fchmod@plt+0xfedc955c>
    d78c:			; <UNDEFINED> instruction: 0xf06fb966
    d790:	str	r0, [r8, r1, lsl #10]!
    d794:	streq	pc, [r2, #-111]	; 0xffffff91
    d798:	adcle	r2, r4, r0, lsl #28
    d79c:			; <UNDEFINED> instruction: 0xf06f2001
    d7a0:			; <UNDEFINED> instruction: 0xf7f90502
    d7a4:	ldr	pc, [lr, pc, ror #18]
    d7a8:			; <UNDEFINED> instruction: 0xf7f92001
    d7ac:	strb	pc, [lr, fp, ror #18]!	; <UNPREDICTABLE>
    d7b0:	bl	64b788 <fchmod@plt+0x649570>
    d7b4:	andcs	r4, r5, #36, 18	; 0x90000
    d7b8:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    d7bc:			; <UNDEFINED> instruction: 0xf7f44478
    d7c0:	stmiavs	r9!, {r1, r2, r8, r9, fp, sp, lr, pc}
    d7c4:	blx	fe64b7b0 <fchmod@plt+0xfe649598>
    d7c8:	andcs	r4, r5, #540672	; 0x84000
    d7cc:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    d7d0:			; <UNDEFINED> instruction: 0xf7f44478
    d7d4:	stmiavs	r9!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    d7d8:	blx	fe3cb7c4 <fchmod@plt+0xfe3c95ac>
    d7dc:	andcs	r4, r5, #491520	; 0x78000
    d7e0:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    d7e4:			; <UNDEFINED> instruction: 0xf7f44478
    d7e8:	stmibvs	r1!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    d7ec:	blx	fe14b7d8 <fchmod@plt+0xfe1495c0>
    d7f0:	andeq	r9, r1, ip, ror r7
    d7f4:	andeq	r0, r0, r4, lsl #4
    d7f8:	andeq	r5, r0, ip, lsr #1
    d7fc:	andseq	sp, r5, ip, lsl r7
    d800:	andeq	r9, r1, r2, lsr sl
    d804:	andeq	r7, r0, r4, ror #7
    d808:			; <UNDEFINED> instruction: 0x0015d6f4
    d80c:	andeq	r7, r0, sl, lsl #8
    d810:	andeq	r6, r0, ip, ror #2
    d814:	andeq	r9, r1, r8, lsl #20
    d818:			; <UNDEFINED> instruction: 0x0015d6d4
    d81c:	andeq	r7, r0, r2, lsl #8
    d820:			; <UNDEFINED> instruction: 0x0015d6be
    d824:	andeq	r6, r0, r0, lsr #11
    d828:			; <UNDEFINED> instruction: 0x000196ba
    d82c:	andseq	sp, r5, r0, ror #12
    d830:	strdeq	r7, [r0], -r6
    d834:	andseq	sp, r5, r6, asr #12
    d838:	andeq	r3, r0, r4, lsl pc
    d83c:	andeq	r7, r0, sl, asr #5
    d840:	andeq	r6, r0, r0, rrx
    d844:			; <UNDEFINED> instruction: 0x0015d5dc
    d848:	andeq	r7, r0, r2, ror #5
    d84c:	andeq	r6, r0, r0, lsr #32
    d850:	strdeq	r7, [r0], -lr
    d854:	andeq	r6, r0, ip
    d858:	andeq	r7, r0, sl, lsr #6
    d85c:	strdeq	r5, [r0], -r8
    d860:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    d864:			; <UNDEFINED> instruction: 0x47706258
    d868:			; <UNDEFINED> instruction: 0x0015d4fe
    d86c:	tstcs	r1, pc, lsl #8
    d870:	addlt	fp, r3, r0, lsl #10
    d874:	ldrd	pc, [r8], #-143	; 0xffffff71
    d878:	ldmdami	r2, {r2, r8, r9, fp, sp, pc}
    d87c:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    d880:			; <UNDEFINED> instruction: 0xf85344fe
    d884:	ldrbtmi	r2, [r8], #-2820	; 0xfffff4fc
    d888:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    d88c:			; <UNDEFINED> instruction: 0xf8dc6a00
    d890:			; <UNDEFINED> instruction: 0xf8cdc000
    d894:			; <UNDEFINED> instruction: 0xf04fc004
    d898:	movwls	r0, #3072	; 0xc00
    d89c:	bl	15cb874 <fchmod@plt+0x15c965c>
    d8a0:	blmi	2600d0 <fchmod@plt+0x25deb8>
    d8a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d8a8:	blls	67918 <fchmod@plt+0x65700>
    d8ac:	qaddle	r4, sl, r4
    d8b0:			; <UNDEFINED> instruction: 0xf85db003
    d8b4:	andlt	lr, r4, r4, lsl #22
    d8b8:			; <UNDEFINED> instruction: 0xf7f44770
    d8bc:	svclt	0x0000ea94
    d8c0:	andeq	r9, r1, r4, lsr #10
    d8c4:			; <UNDEFINED> instruction: 0x0015d4da
    d8c8:	andeq	r0, r0, r4, lsl #4
    d8cc:	andeq	r9, r1, r0, lsl #10
    d8d0:	blmi	1c60298 <fchmod@plt+0x1c5e080>
    d8d4:	push	{r1, r3, r4, r5, r6, sl, lr}
    d8d8:			; <UNDEFINED> instruction: 0xf6ad4ff0
    d8dc:	ldmpl	r3, {r2, r3, r8, sl, fp}^
    d8e0:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    d8e4:			; <UNDEFINED> instruction: 0xa1b4f8df
    d8e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d8ec:	ldmdavs	fp, {r2, r3, r5, r6, r8, r9, sl, fp, lr}
    d8f0:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    d8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d8f8:	vqshl.s8	q10, q13, q12
    d8fc:	ldrbtmi	r0, [pc], #-1549	; d904 <fchmod@plt+0xb6ec>
    d900:	ldrdcc	pc, [r8], -sl
    d904:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    d908:			; <UNDEFINED> instruction: 0x2010f8da
    d90c:			; <UNDEFINED> instruction: 0xf0004640
    d910:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    d914:	adchi	pc, r8, r0, asr #6
    d918:	muleq	r0, r8, r8
    d91c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    d920:	rscle	r2, sp, r0, lsl #16
    d924:	and	r4, r3, r4, asr #12
    d928:	svceq	0x0001f814
    d92c:	rscle	r2, r7, r0, lsl #16
    d930:			; <UNDEFINED> instruction: 0xf7f62102
    d934:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    d938:	stmdavc	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d93c:	svclt	0x00182b23
    d940:	sbcsle	r2, sp, r0, lsl #22
    d944:	and	r4, r4, r3, lsr #13
    d948:	svccc	0x0001f81b
    d94c:			; <UNDEFINED> instruction: 0xf0002b00
    d950:	blcc	86db64 <fchmod@plt+0x86b94c>
    d954:	ldmible	r7!, {r0, r2, r3, r4, r6, r8, r9, fp, sp}^
    d958:	rsbsle	r4, sp, r3, lsr #11
    d95c:			; <UNDEFINED> instruction: 0x465d4b51
    d960:	andcs	r4, r0, #32, 12	; 0x2000000
    d964:			; <UNDEFINED> instruction: 0xf805447b
    d968:	bvs	16d8574 <fchmod@plt+0x16d635c>
    d96c:			; <UNDEFINED> instruction: 0x4798681b
    d970:	muleq	r1, fp, r8
    d974:	suble	r2, sl, r0, lsl #16
    d978:			; <UNDEFINED> instruction: 0xf7f62102
    d97c:	cmplt	r0, r3, asr #20	; <UNPREDICTABLE>
    d980:			; <UNDEFINED> instruction: 0xf1057868
    d984:	stmdacs	r0, {r0, r8, r9, fp}
    d988:	tstcs	r2, r6, rrx
    d98c:			; <UNDEFINED> instruction: 0xf7f6465d
    d990:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    d994:	stmdavc	r8!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    d998:	subsle	r2, ip, r0, lsl #16
    d99c:			; <UNDEFINED> instruction: 0xf7f62120
    d9a0:	stmdacs	r0, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
    d9a4:	stmdavc	r8!, {r1, r2, r3, r6, ip, lr, pc}^
    d9a8:	stmdblt	r0!, {r2, r3, r5, r6, sl, fp, ip}
    d9ac:	stmdavc	r0!, {r0, r3, r4, r6, sp, lr, pc}^
    d9b0:	mvnslt	r1, r3, ror #24
    d9b4:			; <UNDEFINED> instruction: 0x2120461c
    d9b8:	blcc	9dd0 <fchmod@plt+0x7bb8>
    d9bc:	blx	8cb99c <fchmod@plt+0x8c9784>
    d9c0:	mvnsle	r2, r0, lsl #16
    d9c4:	tstcs	r0, r0, lsr #16
    d9c8:	blx	74b9a8 <fchmod@plt+0x749790>
    d9cc:	mvnle	r2, r0, lsl #16
    d9d0:			; <UNDEFINED> instruction: 0xf1a07820
    d9d4:	sbcslt	r0, fp, #-1409286144	; 0xac000000
    d9d8:	ldmdble	lr, {r0, r1, r2, r3, r8, r9, fp, sp}
    d9dc:	svclt	0x00182800
    d9e0:	andle	r2, r4, r3, lsr #16
    d9e4:			; <UNDEFINED> instruction: 0xf7f62102
    d9e8:	stmdacs	r0, {r0, r2, r3, r9, fp, ip, sp, lr, pc}
    d9ec:	strtmi	sp, [r3], -sl, asr #32
    d9f0:	andcs	r4, r0, #92, 12	; 0x5c00000
    d9f4:	stmdavc	fp!, {r1, r3, r4, ip, sp, lr}
    d9f8:	bleq	c9e10 <fchmod@plt+0xc7bf8>
    d9fc:	andsle	r2, r1, sp, lsr #22
    da00:			; <UNDEFINED> instruction: 0x46286a7b
    da04:			; <UNDEFINED> instruction: 0x4798685b
    da08:	stmdacs	r0, {r5, r7, fp, ip, sp, lr}
    da0c:	blmi	9c2108 <fchmod@plt+0x9bfef0>
    da10:	bvs	16dec04 <fchmod@plt+0x16dc9ec>
    da14:			; <UNDEFINED> instruction: 0x4798689b
    da18:	blx	9c77e8 <fchmod@plt+0x9c55d0>
    da1c:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    da20:	ldrb	sp, [pc, r5, asr #9]
    da24:	blcs	2bbd8 <fchmod@plt+0x299c0>
    da28:	stmdbmi	r0!, {r1, r3, r5, r6, r7, ip, lr, pc}
    da2c:	stmdami	r0!, {r0, r2, r9, sp}
    da30:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    da34:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da38:			; <UNDEFINED> instruction: 0x46294b1e
    da3c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    da40:			; <UNDEFINED> instruction: 0xf93cf7f9
    da44:	tstcs	r0, r8, lsr #16
    da48:			; <UNDEFINED> instruction: 0xf9dcf7f6
    da4c:			; <UNDEFINED> instruction: 0xd1aa2800
    da50:	blcs	b6bb04 <fchmod@plt+0xb698ec>
    da54:	strtmi	sp, [fp], r7, lsr #1
    da58:			; <UNDEFINED> instruction: 0x4641465a
    da5c:			; <UNDEFINED> instruction: 0xf7ff4648
    da60:	strtmi	pc, [r3], -r5, asr #27
    da64:	strb	r4, [r4, ip, lsr #12]
    da68:	blmi	2e02bc <fchmod@plt+0x2de0a4>
    da6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    da70:			; <UNDEFINED> instruction: 0xf8dd681a
    da74:	subsmi	r3, sl, r4, lsl #16
    da78:	andcs	sp, r0, r9, lsl #2
    da7c:	stceq	6, cr15, [ip, #-52]	; 0xffffffcc
    da80:	svchi	0x00f0e8bd
    da84:	strbmi	r4, [r1], -r2, lsr #12
    da88:			; <UNDEFINED> instruction: 0xf7ff4648
    da8c:			; <UNDEFINED> instruction: 0xf7f4fdaf
    da90:	svclt	0x0000e9aa
    da94:	ldrdeq	r9, [r1], -r0
    da98:	andeq	r0, r0, r4, lsl #4
    da9c:	andseq	sp, r5, r8, ror #8
    daa0:	andseq	sp, r5, r2, ror #8
    daa4:			; <UNDEFINED> instruction: 0x0015d3fc
    daa8:	andseq	sp, r5, r0, asr r3
    daac:	andeq	r7, r0, r8, lsl r1
    dab0:	andeq	r5, r0, sl, lsr #27
    dab4:	andseq	sp, r5, r4, lsr #6
    dab8:	andeq	r9, r1, r8, lsr r3
    dabc:	mcrmi	5, 1, fp, cr15, cr0, {3}
    dac0:	ldmdbvs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    dac4:	strtmi	fp, [r0], -ip, asr #2
    dac8:	ldmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dacc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    dad0:	strtmi	sp, [r0], -sl, asr #2
    dad4:	b	ff7cbaac <fchmod@plt+0xff7c9894>
    dad8:	stfmis	f6, [r9], #-212	; 0xffffff2c
    dadc:	bvs	99ecd4 <fchmod@plt+0x99cabc>
    dae0:			; <UNDEFINED> instruction: 0x4630b196
    dae4:	stmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dae8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    daec:			; <UNDEFINED> instruction: 0x4630d132
    daf0:	b	ff44bac8 <fchmod@plt+0xff4498b0>
    daf4:	bllt	626390 <fchmod@plt+0x624178>
    daf8:	stmibvs	r0!, {r0, r5, r7, fp, sp, lr}^
    dafc:	b	e4bad4 <fchmod@plt+0xe498bc>
    db00:	stmiavs	r0!, {r5, r7, r8, fp, ip, sp, pc}^
    db04:	stc2l	7, cr15, [r0, #988]	; 0x3dc
    db08:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    db0c:			; <UNDEFINED> instruction: 0xf7f468e0
    db10:	blmi	787f48 <fchmod@plt+0x785d30>
    db14:	rscvs	r2, r2, r0, lsl #4
    db18:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    db1c:	ble	1e570 <fchmod@plt+0x1c358>
    db20:	pop	{r4, r5, r6, r8, sl, fp, ip, sp, pc}
    db24:	andcs	r4, r1, r0, ror r0
    db28:	svclt	0x00acf7f8
    db2c:	andcs	r4, r5, #376832	; 0x5c000
    db30:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    db34:			; <UNDEFINED> instruction: 0xf7f44478
    db38:	stmiavs	r1!, {r1, r3, r6, r8, fp, sp, lr, pc}
    db3c:			; <UNDEFINED> instruction: 0xf8dcf7f9
    db40:	andcs	r4, r5, #20, 18	; 0x50000
    db44:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    db48:			; <UNDEFINED> instruction: 0xf7f44478
    db4c:	stmibvs	r1!, {r6, r8, fp, sp, lr, pc}^
    db50:			; <UNDEFINED> instruction: 0xf8d2f7f9
    db54:	andcs	r4, r5, #278528	; 0x44000
    db58:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    db5c:			; <UNDEFINED> instruction: 0xf7f44478
    db60:	stmibvs	r1!, {r1, r2, r4, r5, r8, fp, sp, lr, pc}^
    db64:			; <UNDEFINED> instruction: 0xf8c8f7f9
    db68:	andcs	r4, r5, #229376	; 0x38000
    db6c:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    db70:			; <UNDEFINED> instruction: 0xf7f44478
    db74:	ldmvs	r1!, {r2, r3, r5, r8, fp, sp, lr, pc}
    db78:			; <UNDEFINED> instruction: 0xf8bef7f9
    db7c:	andseq	sp, r5, r0, lsr #5
    db80:	andseq	sp, r5, r4, lsl #5
    db84:	andseq	sp, r5, r6, asr r2
    db88:	andeq	r9, r1, r0, ror r5
    db8c:	strdeq	r7, [r0], -r2
    db90:	andeq	r5, r0, r8, lsr #25
    db94:	andeq	r7, r0, sl, lsr #1
    db98:	muleq	r0, r4, ip
    db9c:	andeq	r7, r0, r2, rrx
    dba0:	andeq	r5, r0, r0, lsl #25
    dba4:	andeq	r7, r0, lr, lsl r0
    dba8:	andeq	r5, r0, ip, ror #24
    dbac:			; <UNDEFINED> instruction: 0x461eb570
    dbb0:	ldrmi	r4, [r5], -r4, lsl #12
    dbb4:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dbb8:			; <UNDEFINED> instruction: 0x4620b158
    dbbc:	stmib	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbc0:	stmdacc	r1, {r6, r7, r8, ip, sp, pc}
    dbc4:	blcs	2a4c58 <fchmod@plt+0x2a2a40>
    dbc8:	movwcs	fp, #3844	; 0xf04
    dbcc:	tstle	r7, r3, lsr #8
    dbd0:			; <UNDEFINED> instruction: 0x4628bd70
    dbd4:	ldm	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dbd8:			; <UNDEFINED> instruction: 0xf04fb9b0
    dbdc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    dbe0:	andcs	r4, r5, #229376	; 0x38000
    dbe4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    dbe8:			; <UNDEFINED> instruction: 0xf7f44478
    dbec:			; <UNDEFINED> instruction: 0x4631e8f0
    dbf0:			; <UNDEFINED> instruction: 0xf864f7f9
    dbf4:	andcs	r4, r5, #180224	; 0x2c000
    dbf8:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    dbfc:			; <UNDEFINED> instruction: 0xf7f44478
    dc00:	ldrtmi	lr, [r1], -r6, ror #17
    dc04:			; <UNDEFINED> instruction: 0xf85af7f9
    dc08:	andcs	r4, r5, #8, 18	; 0x20000
    dc0c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    dc10:			; <UNDEFINED> instruction: 0xf7f44478
    dc14:			; <UNDEFINED> instruction: 0x4631e8dc
    dc18:			; <UNDEFINED> instruction: 0xf86ef7f9
    dc1c:	strheq	r7, [r0], -sl
    dc20:	strdeq	r5, [r0], -r4
    dc24:	andeq	r7, r0, sl, ror r0
    dc28:	andeq	r5, r0, r0, ror #23
    dc2c:	andeq	r7, r0, lr, asr #32
    dc30:	andeq	r5, r0, ip, asr #23
    dc34:			; <UNDEFINED> instruction: 0x461cb510
    dc38:			; <UNDEFINED> instruction: 0xffb8f7ff
    dc3c:	blle	17c44 <fchmod@plt+0x15a2c>
    dc40:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    dc44:	stmdami	r5, {r0, r2, r9, sp}
    dc48:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    dc4c:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc50:			; <UNDEFINED> instruction: 0xf7f94621
    dc54:	svclt	0x0000f833
    dc58:	andeq	r7, r0, r8, lsl #1
    dc5c:	muleq	r0, r2, fp
    dc60:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
    dc64:	movwcs	fp, #350	; 0x15e
    dc68:	stclpl	8, cr6, [r5], #528	; 0x210
    dc6c:	svclt	0x0008428d
    dc70:			; <UNDEFINED> instruction: 0xf10354e2
    dc74:	svclt	0x00080301
    dc78:	addsmi	r6, lr, #393216	; 0x60000
    dc7c:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
    dc80:	svclt	0x00004770
    dc84:			; <UNDEFINED> instruction: 0x4605b538
    dc88:			; <UNDEFINED> instruction: 0xf7fa200c
    dc8c:	movwcs	pc, #2177	; 0x881	; <UNPREDICTABLE>
    dc90:	stmib	r0, {r2, r9, sl, lr}^
    dc94:	ldmdblt	r5, {r8, sl, ip, sp}
    dc98:	strtmi	r6, [r0], -r5, lsl #1
    dc9c:			; <UNDEFINED> instruction: 0x4628bd38
    dca0:			; <UNDEFINED> instruction: 0xf876f7fa
    dca4:	strtmi	r6, [r0], -r0, lsr #1
    dca8:	svclt	0x0000bd38
    dcac:	movwcs	fp, #1296	; 0x510
    dcb0:	stmib	r0, {r2, r9, sl, lr}^
    dcb4:	stmdblt	r9, {r8, ip, sp}
    dcb8:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
    dcbc:			; <UNDEFINED> instruction: 0xf7fa4608
    dcc0:	adcvs	pc, r0, r7, ror #16
    dcc4:	svclt	0x0000bd10
    dcc8:	andvs	r2, r3, r0, lsl #6
    dccc:	svclt	0x00004770
    dcd0:	movwcs	lr, #2512	; 0x9d0
    dcd4:	addsmi	fp, r3, #16, 10	; 0x4000000
    dcd8:	movwle	fp, #49282	; 0xc082
    dcdc:	addmi	r1, sl, #630784	; 0x9a000
    dce0:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
    dce4:	stmvs	r0, {r2, r9, sl, lr}
    dce8:	rsbvs	r0, r1, r9, asr #32
    dcec:			; <UNDEFINED> instruction: 0xf860f7fa
    dcf0:	andlt	r6, r2, r0, lsr #1
    dcf4:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    dcf8:	movwls	r2, #4503	; 0x1197
    dcfc:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    dd00:	bmi	120914 <fchmod@plt+0x11e6fc>
    dd04:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    dd08:			; <UNDEFINED> instruction: 0xff10f7f8
    dd0c:	andeq	r7, r0, sl, lsl r0
    dd10:	strdeq	r6, [r0], -r4
    dd14:	andeq	r7, r0, r2, lsl #1
    dd18:			; <UNDEFINED> instruction: 0x4604b538
    dd1c:	tstcs	r1, sp, lsl #12
    dd20:			; <UNDEFINED> instruction: 0xffd6f7ff
    dd24:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
    dd28:	eorvs	r1, r1, r9, asr ip
    dd2c:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    dd30:			; <UNDEFINED> instruction: 0x4604b570
    dd34:	ldrmi	r4, [r1], -lr, lsl #12
    dd38:			; <UNDEFINED> instruction: 0xf7ff4615
    dd3c:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dd40:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    dd44:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    dd48:	stmdb	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd4c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    dd50:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    dd54:	addlt	fp, r6, r0, ror r5
    dd58:			; <UNDEFINED> instruction: 0xe09cf8df
    dd5c:			; <UNDEFINED> instruction: 0xf8df460e
    dd60:	swpcs	ip, ip, [r0]
    dd64:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    dd68:	ldrmi	r6, [r5], -r0, lsl #4
    dd6c:			; <UNDEFINED> instruction: 0xf85e9504
    dd70:			; <UNDEFINED> instruction: 0xf04fc00c
    dd74:			; <UNDEFINED> instruction: 0x460433ff
    dd78:	strmi	r2, [r8], -r1, lsl #4
    dd7c:	ldrdgt	pc, [r0], -ip
    dd80:	andsgt	pc, r4, sp, asr #17
    dd84:	stceq	0, cr15, [r0], {79}	; 0x4f
    dd88:	svc	0x00e6f7f3
    dd8c:	blle	7955a0 <fchmod@plt+0x793388>
    dd90:			; <UNDEFINED> instruction: 0x46201c59
    dd94:			; <UNDEFINED> instruction: 0xf7ff9103
    dd98:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dd9c:	mvnscc	pc, #79	; 0x4f
    dda0:	stmdbls	r3, {r5, r7, fp, sp, lr}
    dda4:	strls	r4, [r1, #-1040]	; 0xfffffbf0
    dda8:	strls	r2, [r0], -r1, lsl #4
    ddac:	svc	0x00d4f7f3
    ddb0:	blle	5d55c4 <fchmod@plt+0x5d33ac>
    ddb4:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
    ddb8:	eorvs	r4, r3, r1, lsl sl
    ddbc:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    ddc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ddc4:	subsmi	r9, sl, r5, lsl #22
    ddc8:	andlt	sp, r6, sl, lsl #2
    ddcc:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    ddd0:	stmdami	sp, {r0, r2, r9, sp}
    ddd4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ddd8:	svc	0x00f8f7f3
    dddc:			; <UNDEFINED> instruction: 0xff8cf7f8
    dde0:	stmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dde4:	andcs	r4, r5, #147456	; 0x24000
    dde8:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    ddec:			; <UNDEFINED> instruction: 0xf7f34478
    ddf0:			; <UNDEFINED> instruction: 0xf7f8efee
    ddf4:	svclt	0x0000ff81
    ddf8:	andeq	r9, r1, r0, asr #32
    ddfc:	andeq	r0, r0, r4, lsl #4
    de00:	andeq	r8, r1, r6, ror #31
    de04:	andeq	r6, r0, r0, ror #30
    de08:	andeq	r5, r0, r6, lsl #20
    de0c:	andeq	r6, r0, sl, asr #30
    de10:	strdeq	r5, [r0], -r0
    de14:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    de18:	addlt	fp, r2, r0, lsl #10
    de1c:	bge	e0a5c <fchmod@plt+0xde844>
    de20:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    de24:	blne	14bf74 <fchmod@plt+0x149d5c>
    de28:	movwls	r6, #6171	; 0x181b
    de2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    de30:			; <UNDEFINED> instruction: 0xf7ff9200
    de34:	bmi	28dc78 <fchmod@plt+0x28ba60>
    de38:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    de3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    de40:	subsmi	r9, sl, r1, lsl #22
    de44:	andlt	sp, r2, r4, lsl #2
    de48:	bl	14bfc4 <fchmod@plt+0x149dac>
    de4c:	ldrbmi	fp, [r0, -r3]!
    de50:	svc	0x00c8f7f3
    de54:	andeq	r8, r1, r4, lsl #31
    de58:	andeq	r0, r0, r4, lsl #4
    de5c:	andeq	r8, r1, sl, ror #30
    de60:			; <UNDEFINED> instruction: 0x4604b570
    de64:	ldrmi	r4, [r1], -lr, lsl #12
    de68:			; <UNDEFINED> instruction: 0xf7ff4615
    de6c:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    de70:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    de74:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    de78:	svc	0x0076f7f3
    de7c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    de80:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    de84:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    de88:			; <UNDEFINED> instruction: 0xf7ff4604
    de8c:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    de90:	stmdavs	r3!, {r8, sp}
    de94:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
    de98:	tstcs	r1, r0, lsl r5
    de9c:			; <UNDEFINED> instruction: 0xf7ff4604
    dea0:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    dea4:	stmdavs	r3!, {r8, sp}
    dea8:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
    deac:	svclt	0x0000bd10
    deb0:	strmi	r6, [fp], -r2, asr #16
    deb4:	movwle	r4, #4746	; 0x128a
    deb8:	ldrbmi	r6, [r0, -r1]!
    debc:			; <UNDEFINED> instruction: 0x21a64807
    dec0:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    dec4:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    dec8:	strmi	r3, [r2], -r0, lsl #4
    decc:	andcc	r4, ip, #4, 22	; 0x1000
    ded0:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    ded4:			; <UNDEFINED> instruction: 0xf7f84478
    ded8:	svclt	0x0000fe29
    dedc:	andeq	r6, r0, r6, asr #29
    dee0:	muleq	r0, r2, lr
    dee4:	andeq	r6, r0, r4, asr #28
    dee8:	andvs	r6, fp, r3, lsl #16
    deec:	svclt	0x00004770
    def0:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
    def4:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
    def8:	ldrbmi	r6, [r0, -r3]!
    defc:			; <UNDEFINED> instruction: 0x21a64807
    df00:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    df04:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    df08:	strmi	r3, [r2], -r0, lsl #4
    df0c:	andcc	r4, ip, #4, 22	; 0x1000
    df10:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    df14:			; <UNDEFINED> instruction: 0xf7f84478
    df18:	svclt	0x0000fe09
    df1c:	andeq	r6, r0, r6, lsl #29
    df20:	andeq	r6, r0, r2, asr lr
    df24:	andeq	r6, r0, r4, lsl #28
    df28:	andcs	r4, r0, #3145728	; 0x300000
    df2c:	stmib	r3, {r7, fp, sp, lr}^
    df30:	andsvs	r2, sl, r1, lsl #4
    df34:	svclt	0x00004770
    df38:			; <UNDEFINED> instruction: 0x4604b510
    df3c:			; <UNDEFINED> instruction: 0xf7f36880
    df40:	movwcs	lr, #3828	; 0xef4
    df44:	movwcc	lr, #6596	; 0x19c4
    df48:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    df4c:			; <UNDEFINED> instruction: 0x4604b510
    df50:			; <UNDEFINED> instruction: 0xf7f36880
    df54:	strtmi	lr, [r0], -sl, ror #29
    df58:			; <UNDEFINED> instruction: 0x4010e8bd
    df5c:	mcrlt	7, 7, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    df60:			; <UNDEFINED> instruction: 0x2120b510
    df64:			; <UNDEFINED> instruction: 0xf7f54604
    df68:	tstlt	r8, sp, asr #30	; <UNPREDICTABLE>
    df6c:	ldclt	0, cr2, [r0, #-0]
    df70:			; <UNDEFINED> instruction: 0x46202118
    df74:			; <UNDEFINED> instruction: 0xff46f7f5
    df78:			; <UNDEFINED> instruction: 0x2c7eb930
    df7c:			; <UNDEFINED> instruction: 0xf504d006
    df80:	stccs	0, cr7, [r0], {128}	; 0x80
    df84:	ldclt	0, cr13, [r0, #-968]	; 0xfffffc38
    df88:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    df8c:	rscscc	pc, pc, pc, asr #32
    df90:	svclt	0x0000bd10
    df94:			; <UNDEFINED> instruction: 0x460eb5f8
    df98:	stmdacs	r0, {r0, r2, r9, sl, lr}
    df9c:	stmdavc	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
    dfa0:	subsle	r2, r8, r0, lsl #28
    dfa4:	ldmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    dfa8:	subsle	r2, ip, r0, lsl #22
    dfac:	ands	r4, r3, r7, lsr r6
    dfb0:			; <UNDEFINED> instruction: 0x2120783b
    dfb4:	bicslt	r4, fp, r8, lsl r6
    dfb8:			; <UNDEFINED> instruction: 0xff24f7f5
    dfbc:	cmple	r5, r0, lsl #16
    dfc0:	strcc	r7, [r1, -r8, lsr #16]
    dfc4:			; <UNDEFINED> instruction: 0xffccf7ff
    dfc8:	ldmdavc	r0!, {r2, r9, sl, lr}
    dfcc:			; <UNDEFINED> instruction: 0xffc8f7ff
    dfd0:	smlabble	sl, r4, r2, r4
    dfd4:	svceq	0x0001f815
    dfd8:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
    dfdc:			; <UNDEFINED> instruction: 0x2120d0e8
    dfe0:			; <UNDEFINED> instruction: 0xff10f7f5
    dfe4:	mvnle	r2, r0, lsl #16
    dfe8:	bne	947f98 <fchmod@plt+0x945d80>
    dfec:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    dff0:	ldmdacs	r0!, {r3, r5, fp, ip, sp, lr}
    dff4:			; <UNDEFINED> instruction: 0xf815d109
    dff8:	ldmdacs	r0!, {r0, r8, r9, sl, fp}
    dffc:	blcs	c423f0 <fchmod@plt+0xc401d8>
    e000:			; <UNDEFINED> instruction: 0xf816d103
    e004:	blcs	c1dc10 <fchmod@plt+0xc1b9f8>
    e008:	strcs	sp, [r0], #-251	; 0xffffff05
    e00c:	ldmdavc	r0!, {r1, r3, sp, lr, pc}
    e010:	mrc2	7, 7, pc, cr8, cr5, {7}
    e014:	ldmdblt	r4, {r5, r6, r8, ip, sp, pc}
    e018:	ldmdavc	r0!, {r2, r3, r5, fp, ip, sp, lr}
    e01c:			; <UNDEFINED> instruction: 0xf8151a24
    e020:	strcc	r0, [r1], -r1, lsl #30
    e024:			; <UNDEFINED> instruction: 0xf7f52120
    e028:	msrcs	R8_usr, sp
    e02c:	mvnle	r2, r0, lsl #16
    e030:			; <UNDEFINED> instruction: 0x21207828
    e034:	mcr2	7, 7, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    e038:	ldmdavc	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    e03c:			; <UNDEFINED> instruction: 0xf7f52120
    e040:	stmiblt	r0!, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    e044:	bicsle	r2, r1, r0, lsl #24
    e048:	str	r7, [fp, r8, lsr #16]!
    e04c:	ldmdavc	fp!, {r3, r5, fp, ip, sp, lr}
    e050:	sbcsle	r2, r0, r0, lsr r8
    e054:	mcrmi	7, 0, lr, cr7, cr7, {6}
    e058:			; <UNDEFINED> instruction: 0xe7a3447e
    e05c:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
    e060:	orrsle	r2, pc, r0, lsl #28
    e064:			; <UNDEFINED> instruction: 0x4604e7f7
    e068:	strcs	lr, [r1], #-1984	; 0xfffff840
    e06c:			; <UNDEFINED> instruction: 0xf04fe7be
    e070:			; <UNDEFINED> instruction: 0xe7bb34ff
    e074:	andeq	r2, r0, r8, ror #17
    e078:	andeq	r2, r0, r2, ror #17
    e07c:	stmib	r0, {r8, r9, sp}^
    e080:	addvs	r3, r3, r0, lsl #6
    e084:	svclt	0x00004770
    e088:	ldmdblt	fp, {r0, r1, fp, sp, lr}
    e08c:	tstlt	fp, r3, asr #16
    e090:	tstlt	fp, fp, lsl r8
    e094:	ldrbmi	r2, [r0, -r1]!
    e098:	smlawblt	r0, r0, r8, r6
    e09c:	stmdacc	r0, {fp, ip, sp, lr}
    e0a0:	andcs	fp, r1, r8, lsl pc
    e0a4:			; <UNDEFINED> instruction: 0x47704770
    e0a8:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
    e0ac:	addsmi	r6, sl, #720896	; 0xb0000
    e0b0:	movwle	sp, #59405	; 0xe80d
    e0b4:	strmi	r4, [sp], -r4, lsl #12
    e0b8:	stmdavs	r9, {r6, fp, sp, lr}^
    e0bc:			; <UNDEFINED> instruction: 0xff6af7ff
    e0c0:	ldfltd	f3, [r8, #-0]
    e0c4:	stmiavs	r0!, {r0, r3, r5, r7, fp, sp, lr}
    e0c8:	ldrhtmi	lr, [r8], -sp
    e0cc:	andcs	lr, r1, r2, ror #14
    e0d0:			; <UNDEFINED> instruction: 0xf04fbd38
    e0d4:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    e0d8:	andcs	fp, r1, r9, lsl #18
    e0dc:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    e0e0:	addlt	r4, r2, ip, lsl #12
    e0e4:			; <UNDEFINED> instruction: 0xf7ff4611
    e0e8:	mcrne	15, 3, pc, cr3, cr15, {6}	; <UNPREDICTABLE>
    e0ec:	ldmdale	r6, {r2, r8, r9, fp, sp}
    e0f0:			; <UNDEFINED> instruction: 0xf003e8df
    e0f4:	bleq	40f118 <fchmod@plt+0x40cf00>
    e0f8:	bicmi	r0, r0, #3
    e0fc:	andlt	r0, r2, r0, asr #31
    e100:	blx	fec3d548 <fchmod@plt+0xfec3b330>
    e104:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    e108:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e10c:	ldrdcs	fp, [r0], -r4
    e110:	ldrb	r2, [r4, r1]!
    e114:	svclt	0x00cc2800
    e118:	andcs	r2, r1, r0
    e11c:	blmi	1880e0 <fchmod@plt+0x185ec8>
    e120:	bmi	156834 <fchmod@plt+0x15461c>
    e124:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    e128:	strls	r4, [r0], #-1146	; 0xfffffb86
    e12c:			; <UNDEFINED> instruction: 0xf7f84478
    e130:	svclt	0x0000fcfd
    e134:	ldrdeq	r4, [r0], -lr
    e138:	muleq	r0, r8, ip
    e13c:	andeq	r6, r0, r8, ror ip
    e140:			; <UNDEFINED> instruction: 0x46014a1c
    e144:	push	{r2, r3, r4, r8, r9, fp, lr}
    e148:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    e14c:	strmi	fp, [r1], r8, lsl #1
    e150:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    e154:	ldrsbge	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    e158:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    e15c:			; <UNDEFINED> instruction: 0xf04f9307
    e160:			; <UNDEFINED> instruction: 0xf0020300
    e164:			; <UNDEFINED> instruction: 0xf8dff999
    e168:			; <UNDEFINED> instruction: 0xf10a8054
    e16c:	ldrbmi	r0, [r4], -r0, lsr #14
    e170:			; <UNDEFINED> instruction: 0xf81544f8
    e174:	strtmi	r6, [r0], -r1, lsl #22
    e178:	strcc	r4, [r2], #-1603	; 0xfffff9bd
    e17c:	rscscc	pc, pc, #79	; 0x4f
    e180:	strls	r2, [r0], -r1, lsl #2
    e184:	svc	0x0030f7f3
    e188:	ldrhle	r4, [r2, #44]!	; 0x2c
    e18c:	movwcs	r4, #2572	; 0xa0c
    e190:	eorcc	pc, r0, sl, lsl #17
    e194:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    e198:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e19c:	subsmi	r9, sl, r7, lsl #22
    e1a0:	strbmi	sp, [r8], -r5, lsl #2
    e1a4:	pop	{r3, ip, sp, pc}
    e1a8:			; <UNDEFINED> instruction: 0xf7f347f0
    e1ac:			; <UNDEFINED> instruction: 0xf7f3bdbb
    e1b0:	svclt	0x0000ee1a
    e1b4:	andeq	r8, r1, sl, asr ip
    e1b8:	andeq	r0, r0, r4, lsl #4
    e1bc:	andeq	r6, r0, r4, ror #24
    e1c0:	andeq	r8, r1, lr, lsl #24
    e1c4:	svcmi	0x00f0e92d
    e1c8:	strmi	fp, [r3], r7, lsl #1
    e1cc:	andmi	pc, r0, pc, asr #8
    e1d0:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    e1d4:	tstls	r3, r7, lsl #12
    e1d8:	svcmi	0x0000f5b4
    e1dc:	streq	lr, [r5], -r4, lsl #20
    e1e0:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    e1e4:	svclt	0x00b49205
    e1e8:	movwcs	r2, #769	; 0x301
    e1ec:	svccc	0x00fff1b6
    e1f0:	movwcs	fp, #3852	; 0xf0c
    e1f4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    e1f8:			; <UNDEFINED> instruction: 0xf0402b00
    e1fc:			; <UNDEFINED> instruction: 0xf7f980ba
    e200:	blls	10d924 <fchmod@plt+0x10b70c>
    e204:	blcs	168378 <fchmod@plt+0x166160>
    e208:			; <UNDEFINED> instruction: 0xf0004682
    e20c:			; <UNDEFINED> instruction: 0x465180bd
    e210:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e214:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e218:			; <UNDEFINED> instruction: 0xf8cd46ba
    e21c:			; <UNDEFINED> instruction: 0xf1bab010
    e220:	ldclle	15, cr0, [r7, #-0]
    e224:	ldmdavs	r3, {r2, r9, fp, ip, pc}^
    e228:	blcs	28270 <fchmod@plt+0x26058>
    e22c:	sbchi	pc, r1, r0, asr #32
    e230:	tstls	r2, r2, asr r6
    e234:	blx	fe7ca23e <fchmod@plt+0xfe7c8026>
    e238:	stmdacs	r0, {r1, r8, fp, ip, pc}
    e23c:	strbvc	lr, [r0, pc, asr #20]!
    e240:	strmi	r4, [r6], -r3, lsl #13
    e244:	b	15c4fc0 <fchmod@plt+0x15c2da8>
    e248:	suble	r0, r3, r7, lsl #6
    e24c:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
    e250:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
    e254:	svclt	0x00081c6b
    e258:	svccc	0x00fff1b4
    e25c:	blne	fe942288 <fchmod@plt+0xfe940070>
    e260:	bl	195fbb0 <fchmod@plt+0x195d998>
    e264:	ldrbne	r0, [r3, r7, lsl #10]
    e268:	bl	1d5f7c0 <fchmod@plt+0x1d5d5a8>
    e26c:	svclt	0x00b80303
    e270:	stmdals	r3, {r1, r5, r7, r9, sl, lr}
    e274:	blcs	128388 <fchmod@plt+0x126170>
    e278:	bls	1826cc <fchmod@plt+0x1804b4>
    e27c:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    e280:	andsle	r2, fp, r2, lsl #22
    e284:	sbcle	r2, sl, r3, lsl #22
    e288:	eorsle	r2, r4, r1, lsl #22
    e28c:	orrcs	r4, sl, r6, asr sl
    e290:	movwls	r4, #2134	; 0x856
    e294:	blmi	159f484 <fchmod@plt+0x159d26c>
    e298:	ldrbtmi	r3, [r8], #-548	; 0xfffffddc
    e29c:			; <UNDEFINED> instruction: 0xf7f8447b
    e2a0:	blcs	18d3bc <fchmod@plt+0x18b1a4>
    e2a4:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
    e2a8:	tstls	r2, sl, asr r6
    e2ac:			; <UNDEFINED> instruction: 0xf866f002
    e2b0:	stmdbls	r2, {r0, r2, r9, fp, ip, pc}
    e2b4:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    e2b8:	mvnle	r2, r2, lsl #22
    e2bc:	tstls	r2, sl, asr r6
    e2c0:	blx	fe0ca2ca <fchmod@plt+0xfe0c80b2>
    e2c4:	stmdacs	r0, {r1, r8, fp, ip, pc}
    e2c8:	mvnvc	lr, #323584	; 0x4f000
    e2cc:	blle	c1fadc <fchmod@plt+0xc1d8c4>
    e2d0:			; <UNDEFINED> instruction: 0xd1a44313
    e2d4:	strmi	r9, [sl], r3, lsl #22
    e2d8:	blcs	16844c <fchmod@plt+0x166234>
    e2dc:			; <UNDEFINED> instruction: 0x4650d073
    e2e0:	stc	7, cr15, [r2, #-972]!	; 0xfffffc34
    e2e4:			; <UNDEFINED> instruction: 0xf1752c01
    e2e8:	ble	bceef0 <fchmod@plt+0xbcccd8>
    e2ec:	strbmi	r4, [r9], -r0, asr #12
    e2f0:	pop	{r0, r1, r2, ip, sp, pc}
    e2f4:	usub8mi	r8, sl, r0
    e2f8:			; <UNDEFINED> instruction: 0xf7ff9102
    e2fc:	stmdbls	r2, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    e300:	ldmdami	ip!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    e304:	ldmdbmi	ip!, {r1, r3, r7, r9, sl, lr}
    e308:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    e30c:			; <UNDEFINED> instruction: 0xf7f34479
    e310:			; <UNDEFINED> instruction: 0x4601ed5e
    e314:			; <UNDEFINED> instruction: 0xf7f89812
    e318:	blls	10df74 <fchmod@plt+0x10bd5c>
    e31c:	blcs	168490 <fchmod@plt+0x166278>
    e320:			; <UNDEFINED> instruction: 0x4650d056
    e324:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e328:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e32c:	ldcl	7, cr15, [ip], #972	; 0x3cc
    e330:	pkhtbmi	lr, sl, ip, asr #15
    e334:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
    e338:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    e33c:			; <UNDEFINED> instruction: 0xf7f34479
    e340:	strmi	lr, [r1], -r6, asr #26
    e344:			; <UNDEFINED> instruction: 0xf7f89812
    e348:			; <UNDEFINED> instruction: 0xe7e6fefd
    e34c:	andcs	r4, r5, #737280	; 0xb4000
    e350:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    e354:			; <UNDEFINED> instruction: 0xf7f34478
    e358:			; <UNDEFINED> instruction: 0x4601ed3a
    e35c:			; <UNDEFINED> instruction: 0xf7f89812
    e360:	b	140de5c <fchmod@plt+0x140bc44>
    e364:	strmi	r7, [r0], r0, ror #19
    e368:	strbmi	r4, [r9], -r0, asr #12
    e36c:	pop	{r0, r1, r2, ip, sp, pc}
    e370:	qsub8mi	r8, r7, r0
    e374:	stccs	6, cr4, [r0], {32}
    e378:	svcge	0x0041f47f
    e37c:	strtmi	r9, [r2], r3, lsl #22
    e380:	blcs	1684f4 <fchmod@plt+0x1662dc>
    e384:	svcge	0x0043f47f
    e388:			; <UNDEFINED> instruction: 0xf7f92060
    e38c:	stmdbls	r3, {r0, r8, sl, fp, ip, sp, lr, pc}
    e390:	strvs	r6, [r2, #2058]	; 0x80a
    e394:			; <UNDEFINED> instruction: 0xf0016008
    e398:	ldr	pc, [r8, -r1, lsl #24]!
    e39c:	cmpcs	r2, fp, lsl sl
    e3a0:	movwls	r4, #2075	; 0x81b
    e3a4:	blmi	6df594 <fchmod@plt+0x6dd37c>
    e3a8:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    e3ac:			; <UNDEFINED> instruction: 0xf7f8447b
    e3b0:	bmi	68d2ac <fchmod@plt+0x68b094>
    e3b4:	ldmdami	r9, {r0, r2, r3, r4, r7, r8, sp}
    e3b8:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    e3bc:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    e3c0:			; <UNDEFINED> instruction: 0xf7f8447b
    e3c4:	blls	10d298 <fchmod@plt+0x10b080>
    e3c8:			; <UNDEFINED> instruction: 0xf7ff6818
    e3cc:			; <UNDEFINED> instruction: 0xe786feb9
    e3d0:			; <UNDEFINED> instruction: 0xf04f9b03
    e3d4:			; <UNDEFINED> instruction: 0xf04f38ff
    e3d8:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    e3dc:	mrc2	7, 5, pc, cr0, cr15, {7}
    e3e0:			; <UNDEFINED> instruction: 0xf7f34650
    e3e4:	str	lr, [r1, r2, lsr #25]
    e3e8:	ldrdeq	r6, [r0], -r0
    e3ec:	andeq	r6, r0, sl, ror #22
    e3f0:	andeq	r6, r0, r0, asr fp
    e3f4:	ldrdeq	r5, [r0], -r2
    e3f8:	ldrdeq	r6, [r0], -r0
    e3fc:	andeq	r5, r0, r2, lsr #9
    e400:	andeq	r6, r0, r4, ror #21
    e404:	ldrdeq	r6, [r0], -lr
    e408:	andeq	r5, r0, r8, lsl #9
    e40c:	andeq	r6, r0, r0, asr #21
    e410:	andeq	r6, r0, sl, asr sl
    e414:	andeq	r6, r0, r0, asr #20
    e418:	andeq	r6, r0, sl, lsr #21
    e41c:	andeq	r6, r0, r6, asr #20
    e420:	andeq	r6, r0, ip, lsr #20
    e424:	mvnsmi	lr, sp, lsr #18
    e428:	addlt	r2, r2, r5, lsl #20
    e42c:	stmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    e430:	bcs	142450 <fchmod@plt+0x140238>
    e434:			; <UNDEFINED> instruction: 0x4638d11a
    e438:	andlt	r4, r2, r1, asr #12
    e43c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e440:	rsbcs	r4, r0, r4, lsl #12
    e444:			; <UNDEFINED> instruction: 0xf7f9460d
    e448:	strmi	pc, [r6], -r3, lsr #25
    e44c:			; <UNDEFINED> instruction: 0xf0016585
    e450:	strtmi	pc, [r1], -r5, lsr #23
    e454:			; <UNDEFINED> instruction: 0x4630463a
    e458:			; <UNDEFINED> instruction: 0xff90f001
    e45c:			; <UNDEFINED> instruction: 0xf7ff4630
    e460:	ldrtmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
    e464:	andlt	r4, r2, r1, asr #12
    e468:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e46c:	cmpcs	r2, r5, lsl #22
    e470:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    e474:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    e478:	blmi	11fce8 <fchmod@plt+0x11dad0>
    e47c:	ldrbtmi	r3, [fp], #-524	; 0xfffffdf4
    e480:	blx	154c46a <fchmod@plt+0x154a252>
    e484:	strdeq	r6, [r0], -r2
    e488:	andeq	r6, r0, lr, lsl #19
    e48c:	andeq	r6, r0, lr, ror #18
    e490:	mvnsmi	lr, #737280	; 0xb4000
    e494:			; <UNDEFINED> instruction: 0xf8dfb08d
    e498:			; <UNDEFINED> instruction: 0x460cc058
    e49c:	ldrmi	r9, [r6], -r5
    e4a0:	ldrbtmi	r9, [ip], #3864	; 0xf18
    e4a4:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    e4a8:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    e4ac:	strls	sl, [r2, -r7, lsl #18]
    e4b0:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e4b4:			; <UNDEFINED> instruction: 0x5714e9dd
    e4b8:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    e4bc:	andls	r6, fp, r0, lsl #16
    e4c0:	andeq	pc, r0, pc, asr #32
    e4c4:	stmib	sp, {r0, r2, fp, sp, pc}^
    e4c8:	strls	r6, [r6], #-775	; 0xfffffcf9
    e4cc:	strpl	lr, [r9, -sp, asr #19]
    e4d0:	mrc2	7, 3, pc, cr8, cr15, {7}
    e4d4:	blmi	1e0cfc <fchmod@plt+0x1deae4>
    e4d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e4dc:	blls	2e854c <fchmod@plt+0x2e6334>
    e4e0:	qaddle	r4, sl, r2
    e4e4:	pop	{r0, r2, r3, ip, sp, pc}
    e4e8:			; <UNDEFINED> instruction: 0xf7f383f0
    e4ec:	svclt	0x0000ec7c
    e4f0:	andeq	r8, r1, r2, lsl #18
    e4f4:	andeq	r0, r0, r4, lsl #4
    e4f8:	andeq	r8, r1, ip, asr #17
    e4fc:	mvnsmi	lr, #737280	; 0xb4000
    e500:			; <UNDEFINED> instruction: 0xf8dfb08d
    e504:			; <UNDEFINED> instruction: 0x460cc058
    e508:	ldrmi	r9, [r6], -r5
    e50c:	ldrbtmi	r9, [ip], #3864	; 0xf18
    e510:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    e514:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    e518:	strls	sl, [r2, -r7, lsl #18]
    e51c:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e520:			; <UNDEFINED> instruction: 0x5714e9dd
    e524:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    e528:	andls	r6, fp, r0, lsl #16
    e52c:	andeq	pc, r0, pc, asr #32
    e530:	stmib	sp, {r0, r2, fp, sp, pc}^
    e534:	strls	r6, [r6], #-775	; 0xfffffcf9
    e538:	strpl	lr, [r9, -sp, asr #19]
    e53c:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    e540:	blmi	1e0d68 <fchmod@plt+0x1deb50>
    e544:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e548:	blls	2e85b8 <fchmod@plt+0x2e63a0>
    e54c:	qaddle	r4, sl, r2
    e550:	pop	{r0, r2, r3, ip, sp, pc}
    e554:			; <UNDEFINED> instruction: 0xf7f383f0
    e558:	svclt	0x0000ec46
    e55c:	muleq	r1, r6, r8
    e560:	andeq	r0, r0, r4, lsl #4
    e564:	andeq	r8, r1, r0, ror #16
    e568:	strdlt	fp, [sp], r0
    e56c:	strmi	r4, [lr], -fp, lsr #30
    e570:	stmdbmi	fp!, {r1, r2, r8, ip, pc}
    e574:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    e578:	stmdavs	r9, {r1, r4, r8, r9, sl, fp, ip, pc}
    e57c:			; <UNDEFINED> instruction: 0xf04f910b
    e580:	andls	r0, r5, r0, lsl #2
    e584:	teqle	sl, r0, lsl #28
    e588:	tstls	r0, r1, lsl #2
    e58c:			; <UNDEFINED> instruction: 0x461d4614
    e590:	stc	7, cr15, [r6], {243}	; 0xf3
    e594:	svclt	0x00083101
    e598:	svccc	0x00fff1b0
    e59c:	bmi	8825d0 <fchmod@plt+0x8803b8>
    e5a0:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    e5a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5a8:	subsmi	r9, sl, fp, lsl #22
    e5ac:			; <UNDEFINED> instruction: 0x4620d133
    e5b0:	andlt	r4, sp, r9, lsr #12
    e5b4:			; <UNDEFINED> instruction: 0xf7f3bdf0
    e5b8:	stmdavs	r3, {r2, r3, r8, sl, fp, sp, lr, pc}
    e5bc:	andle	r2, sp, sp, lsl fp
    e5c0:	andcs	r4, r5, #409600	; 0x64000
    e5c4:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    e5c8:			; <UNDEFINED> instruction: 0xf7f34478
    e5cc:	strmi	lr, [r1], -r0, lsl #24
    e5d0:			; <UNDEFINED> instruction: 0xf7f84638
    e5d4:			; <UNDEFINED> instruction: 0x17c5fdb7
    e5d8:	strb	r4, [r0, r4, lsl #12]!
    e5dc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    e5e0:	stmdbge	r9, {r0, r1, r2, r9, fp, sp, pc}
    e5e4:	strls	sl, [r2, -r5, lsl #16]
    e5e8:	movwcs	r2, #17411	; 0x4403
    e5ec:	strls	r9, [r7], -r8, lsl #8
    e5f0:	movwls	r9, #42505	; 0xa609
    e5f4:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    e5f8:	strmi	r4, [sp], -r4, lsl #12
    e5fc:	bmi	348540 <fchmod@plt+0x346328>
    e600:	orrvc	pc, r9, pc, asr #8
    e604:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
    e608:	eorscc	r4, r4, #2046820352	; 0x7a000000
    e60c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    e610:			; <UNDEFINED> instruction: 0xf7f89600
    e614:			; <UNDEFINED> instruction: 0xf7f3fa8b
    e618:	svclt	0x0000ebe6
    e61c:	andeq	r8, r1, r0, lsr r8
    e620:	andeq	r0, r0, r4, lsl #4
    e624:	andeq	r8, r1, r2, lsl #16
    e628:	andeq	r6, r0, lr, lsl #17
    e62c:	andeq	r5, r0, r4, lsl r2
    e630:	andeq	r6, r0, ip, asr r8
    e634:	andeq	r6, r0, r0, ror #15
    e638:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    e63c:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
    e640:			; <UNDEFINED> instruction: 0x46044479
    e644:	bl	b4c618 <fchmod@plt+0xb4a400>
    e648:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    e64c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e650:	bl	9cc624 <fchmod@plt+0x9ca40c>
    e654:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
    e658:	blmi	496e64 <fchmod@plt+0x494c4c>
    e65c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    e660:	andvs	r4, sl, fp, ror r4
    e664:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    e668:	andcs	r4, r0, #245760	; 0x3c000
    e66c:	ldrmi	r4, [r0], -pc, lsl #22
    e670:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    e674:	andsvc	r6, sl, sl
    e678:	blmi	37dac0 <fchmod@plt+0x37b8a8>
    e67c:	andcs	r2, r2, #1
    e680:	andsvs	r4, sl, fp, ror r4
    e684:	stc	7, cr15, [lr, #972]	; 0x3cc
    e688:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    e68c:	svclt	0x00183800
    e690:	andsvc	r2, r8, r1
    e694:	svclt	0x0000bd10
    e698:	andeq	r6, r0, r4, ror #16
    e69c:	andeq	r6, r0, lr, asr r8
    e6a0:	andeq	r8, r1, lr, lsr #20
    e6a4:	andseq	ip, r5, r8, lsr #14
    e6a8:	andeq	r8, r1, ip, lsl sl
    e6ac:	andseq	ip, r5, r6, lsl r7
    e6b0:	andeq	r8, r1, ip, lsl #20
    e6b4:			; <UNDEFINED> instruction: 0x0015c6fe
    e6b8:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    e6bc:			; <UNDEFINED> instruction: 0x4604447b
    e6c0:	movwcc	r6, #6171	; 0x181b
    e6c4:	blmi	2c26e8 <fchmod@plt+0x2c04d0>
    e6c8:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e6cc:			; <UNDEFINED> instruction: 0x4c09b908
    e6d0:			; <UNDEFINED> instruction: 0x4620447c
    e6d4:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    e6d8:			; <UNDEFINED> instruction: 0xf7f34478
    e6dc:	tstlt	r0, r2, lsl ip
    e6e0:			; <UNDEFINED> instruction: 0xffacf7ff
    e6e4:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    e6e8:			; <UNDEFINED> instruction: 0xe7f94478
    e6ec:	ldrdeq	r8, [r1], -r0
    e6f0:	andseq	ip, r5, r0, asr #13
    e6f4:	andeq	r2, r0, r0, ror r2
    e6f8:	ldrdeq	r6, [r0], -ip
    e6fc:			; <UNDEFINED> instruction: 0x000067bc
    e700:	andcc	lr, r2, #208, 18	; 0x340000
    e704:	bne	ff4dab10 <fchmod@plt+0xff4d88f8>
    e708:	blle	1f13c <fchmod@plt+0x1cf24>
    e70c:	ldrmi	r4, [r1], #-1904	; 0xfffff890
    e710:			; <UNDEFINED> instruction: 0x4604b510
    e714:	stmdbvs	r0, {r0, r1, r3, r6}
    e718:	rscvs	r0, r3, r9, asr #1
    e71c:	blx	124c70a <fchmod@plt+0x124a4f2>
    e720:	ldflts	f6, [r0, #-128]	; 0xffffff80
    e724:			; <UNDEFINED> instruction: 0x4604b538
    e728:	cmplt	r2, r1, asr #32
    e72c:	strcs	r6, [r0, #-2]
    e730:	eorcs	r2, r8, sl, lsl #6
    e734:	rscvs	r6, r3, r5, lsr #1
    e738:	blx	acc726 <fchmod@plt+0xaca50e>
    e73c:	andvs	r6, r5, r0, lsr #2
    e740:			; <UNDEFINED> instruction: 0x4608bd38
    e744:	mrc2	7, 4, pc, cr10, cr11, {7}
    e748:	ldrb	r6, [r0, r0, lsr #32]!
    e74c:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    e750:	stmib	r0, {r2, r9, sl, lr}^
    e754:	stmib	r0, {r8, sl, ip, lr}^
    e758:	stmdbvs	r0, {r1, r8, sl, ip, lr}
    e75c:	b	ff94c730 <fchmod@plt+0xff94a518>
    e760:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    e764:			; <UNDEFINED> instruction: 0x4604b538
    e768:	tstcs	r1, sp, lsl #12
    e76c:			; <UNDEFINED> instruction: 0xffc8f7ff
    e770:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}
    e774:	mrane	r2, r9, acc0
    e778:	bl	a6a04 <fchmod@plt+0xa47ec>
    e77c:			; <UNDEFINED> instruction: 0xf8420183
    e780:	subvs	r5, r8, r3, lsr #32
    e784:	svclt	0x0000bd38
    e788:			; <UNDEFINED> instruction: 0x460eb5f8
    e78c:	strmi	r6, [r7], -r9, lsl #16
    e790:			; <UNDEFINED> instruction: 0x4632b1f9
    e794:			; <UNDEFINED> instruction: 0xf8522100
    e798:	strmi	r5, [ip], -r4, lsl #30
    e79c:	stfcss	f3, [r0, #-4]
    e7a0:			; <UNDEFINED> instruction: 0x4638d1f9
    e7a4:	streq	lr, [r4, #2822]	; 0xb06
    e7a8:			; <UNDEFINED> instruction: 0xffaaf7ff
    e7ac:			; <UNDEFINED> instruction: 0xf8d768b8
    e7b0:	svcne	0x0033c010
    e7b4:	addeq	lr, r0, #12, 22	; 0x3000
    e7b8:	svcne	0x0004f853
    e7bc:			; <UNDEFINED> instruction: 0xf842429d
    e7c0:	mvnsle	r1, r4, lsl #22
    e7c4:	movwcs	r3, #1
    e7c8:	adcsvs	r4, ip, r4, lsl #8
    e7cc:	eorcc	pc, r4, ip, asr #16
    e7d0:			; <UNDEFINED> instruction: 0xf7ffbdf8
    e7d4:			; <UNDEFINED> instruction: 0xf8d7ff95
    e7d8:	ldmvs	ip!, {r4, lr, pc}
    e7dc:			; <UNDEFINED> instruction: 0xf84c2300
    e7e0:	ldcllt	0, cr3, [r8, #144]!	; 0x90
    e7e4:	blmi	86106c <fchmod@plt+0x85ee54>
    e7e8:	ldrlt	r4, [r0, #1146]!	; 0x47a
    e7ec:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
    e7f0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    e7f4:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    e7f8:			; <UNDEFINED> instruction: 0xf04f9301
    e7fc:	stcne	3, cr0, [fp, #-0]
    e800:	movtlt	r9, #37632	; 0x9300
    e804:	movwcc	r2, #16640	; 0x4100
    e808:	strmi	r9, [ip], -r0, lsl #6
    e80c:			; <UNDEFINED> instruction: 0xf8533101
    e810:	bcs	19828 <fchmod@plt+0x17610>
    e814:			; <UNDEFINED> instruction: 0x4638d1f7
    e818:			; <UNDEFINED> instruction: 0xff72f7ff
    e81c:			; <UNDEFINED> instruction: 0xf8d768b8
    e820:	svcne	0x002bc010
    e824:	streq	lr, [r4, #2821]	; 0xb05
    e828:	addeq	lr, r0, #12, 22	; 0x3000
    e82c:	svcne	0x0004f853
    e830:			; <UNDEFINED> instruction: 0xf842429d
    e834:	mvnsle	r1, r4, lsl #22
    e838:	strmi	r3, [r4], #-1
    e83c:	bmi	326b34 <fchmod@plt+0x32491c>
    e840:			; <UNDEFINED> instruction: 0xf84c2300
    e844:	blmi	25a8dc <fchmod@plt+0x2586c4>
    e848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e84c:	blls	688bc <fchmod@plt+0x666a4>
    e850:	qaddle	r4, sl, r7
    e854:	ldclt	0, cr11, [r0, #8]!
    e858:			; <UNDEFINED> instruction: 0xff52f7ff
    e85c:			; <UNDEFINED> instruction: 0xc010f8d7
    e860:			; <UNDEFINED> instruction: 0xe7ec68bc
    e864:	b	fefcc838 <fchmod@plt+0xfefca620>
    e868:			; <UNDEFINED> instruction: 0x000185bc
    e86c:	andeq	r0, r0, r4, lsl #4
    e870:	andeq	r8, r1, ip, asr r5
    e874:	bmi	3fb8b8 <fchmod@plt+0x3f96a0>
    e878:	addlt	fp, r3, r0, lsl #10
    e87c:	blmi	3b8c94 <fchmod@plt+0x3b6a7c>
    e880:			; <UNDEFINED> instruction: 0xf851447a
    e884:	ldmpl	r3, {r2, r8, r9, fp}^
    e888:	movwls	r6, #6171	; 0x181b
    e88c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e890:			; <UNDEFINED> instruction: 0xf7ff9100
    e894:	bmi	28e738 <fchmod@plt+0x28c520>
    e898:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e89c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e8a0:	subsmi	r9, sl, r1, lsl #22
    e8a4:	andlt	sp, r3, r4, lsl #2
    e8a8:	bl	14ca24 <fchmod@plt+0x14a80c>
    e8ac:	ldrbmi	fp, [r0, -r4]!
    e8b0:	b	fe64c884 <fchmod@plt+0xfe64a66c>
    e8b4:	andeq	r8, r1, r4, lsr #10
    e8b8:	andeq	r0, r0, r4, lsl #4
    e8bc:	andeq	r8, r1, sl, lsl #10
    e8c0:	strmi	r6, [r4], -r1, lsl #18
    e8c4:	stmdavs	r0, {r3, r8, sl, ip, sp, pc}^
    e8c8:	b	154c89c <fchmod@plt+0x154a684>
    e8cc:	stmdami	r6, {r0, r2, r8, fp, lr}
    e8d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e8d4:			; <UNDEFINED> instruction: 0xf7f34478
    e8d8:	ldmib	r4, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    e8dc:			; <UNDEFINED> instruction: 0xf7f81200
    e8e0:	svclt	0x0000fa0b
    e8e4:	andeq	r6, r0, lr, ror #11
    e8e8:	andeq	r4, r0, r8, lsl #30
    e8ec:	strmi	fp, [sp], -r0, lsl #10
    e8f0:	strmi	fp, [r4], -r3, lsl #1
    e8f4:	bmi	57af7c <fchmod@plt+0x578d64>
    e8f8:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    e8fc:	andcs	r4, r0, r9, ror r4
    e900:	andls	r4, r0, r3, lsr #12
    e904:			; <UNDEFINED> instruction: 0xf7f34608
    e908:	ldmdbmi	r2, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    e90c:	andcs	r4, r5, #1179648	; 0x120000
    e910:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e914:	b	16cc8e8 <fchmod@plt+0x16ca6d0>
    e918:	strtmi	r4, [r9], -r2, lsr #12
    e91c:			; <UNDEFINED> instruction: 0xf9ecf7f8
    e920:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    e924:	b	ffb4c8f8 <fchmod@plt+0xffb4a6e0>
    e928:	cmplt	r8, r1, lsl #12
    e92c:	tstlt	r3, r3, lsl #16
    e930:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    e934:	bmi	3088c8 <fchmod@plt+0x3066b0>
    e938:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
    e93c:			; <UNDEFINED> instruction: 0xe7de4479
    e940:	stmdbmi	fp, {r1, r3, r9, fp, lr}
    e944:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    e948:	svclt	0x0000e7d9
    e94c:	andeq	r6, r0, sl, ror #11
    e950:	andeq	r6, r0, r4, ror #11
    e954:			; <UNDEFINED> instruction: 0x000065b0
    e958:	andeq	r4, r0, sl, asr #29
    e95c:	andeq	r6, r0, r6, asr #11
    e960:	andeq	r6, r0, sl, lsr #11
    e964:	andeq	r6, r0, r2, lsr #11
    e968:	andeq	r6, r0, r4, lsr #11
    e96c:	muleq	r0, r8, r5
    e970:	muleq	r0, sl, r5
    e974:	mvnsmi	lr, #737280	; 0xb4000
    e978:	tstlt	r2, #22020096	; 0x1500000
    e97c:	strmi	r4, [r9], r0, lsl #13
    e980:	strmi	r2, [pc], -r0, lsl #12
    e984:	ldrtmi	r4, [r9], -sl, lsr #12
    e988:			; <UNDEFINED> instruction: 0xf7f34640
    e98c:	mcrrne	9, 10, lr, r3, cr8	; <UNPREDICTABLE>
    e990:	andle	r4, r9, r4, lsl #12
    e994:	bne	b7ae1c <fchmod@plt+0xb78c04>
    e998:	bl	25f9b8 <fchmod@plt+0x25d7a0>
    e99c:	mvnsle	r0, r6, lsl #14
    e9a0:			; <UNDEFINED> instruction: 0x46204634
    e9a4:	mvnshi	lr, #12386304	; 0xbd0000
    e9a8:	bl	4cc97c <fchmod@plt+0x4ca764>
    e9ac:	blcs	2e89c0 <fchmod@plt+0x2e67a8>
    e9b0:	blcs	13e618 <fchmod@plt+0x13c400>
    e9b4:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    e9b8:	rsbsmi	sp, r4, #243	; 0xf3
    e9bc:	pop	{r5, r9, sl, lr}
    e9c0:			; <UNDEFINED> instruction: 0x461483f8
    e9c4:	svclt	0x0000e7ed
    e9c8:	mvnsmi	lr, #737280	; 0xb4000
    e9cc:	tstlt	r2, #22020096	; 0x1500000
    e9d0:	strmi	r4, [r9], r0, lsl #13
    e9d4:	strmi	r2, [pc], -r0, lsl #12
    e9d8:	ldrtmi	r4, [r9], -sl, lsr #12
    e9dc:			; <UNDEFINED> instruction: 0xf7f34640
    e9e0:	vmovne	d26, lr, r3
    e9e4:	andle	r4, r9, r4, lsl #12
    e9e8:	bne	b7ae70 <fchmod@plt+0xb78c58>
    e9ec:	bl	25fa0c <fchmod@plt+0x25d7f4>
    e9f0:	mvnsle	r0, r6, lsl #14
    e9f4:			; <UNDEFINED> instruction: 0x46204634
    e9f8:	mvnshi	lr, #12386304	; 0xbd0000
    e9fc:	b	ffa4c9d0 <fchmod@plt+0xffa4a7b8>
    ea00:	blcs	2e8a14 <fchmod@plt+0x2e67fc>
    ea04:	blcs	13e66c <fchmod@plt+0x13c454>
    ea08:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    ea0c:	rsbsmi	sp, r4, #243	; 0xf3
    ea10:	pop	{r5, r9, sl, lr}
    ea14:			; <UNDEFINED> instruction: 0x461483f8
    ea18:	svclt	0x0000e7ed
    ea1c:			; <UNDEFINED> instruction: 0xf7f3b508
    ea20:	eorcs	lr, r6, #216, 20	; 0xd8000
    ea24:			; <UNDEFINED> instruction: 0xf04f4603
    ea28:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    ea2c:	svclt	0x0000bd08
    ea30:	mvnsmi	lr, #737280	; 0xb4000
    ea34:	streq	pc, [r8, -r0, lsl #2]
    ea38:			; <UNDEFINED> instruction: 0x461d6814
    ea3c:			; <UNDEFINED> instruction: 0x46164638
    ea40:			; <UNDEFINED> instruction: 0xf7f84689
    ea44:	stmdavc	r3!, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    ea48:			; <UNDEFINED> instruction: 0x4628b333
    ea4c:			; <UNDEFINED> instruction: 0xf0004621
    ea50:	strmi	pc, [r0], r3, ror #31
    ea54:	stmvs	r3, {r4, r5, r7, r8, ip, sp, pc}
    ea58:	stmdavc	r0!, {r2, r3, r4, sl, lr}
    ea5c:	strtmi	r2, [r5], -r4, lsl #2
    ea60:			; <UNDEFINED> instruction: 0xf7f53401
    ea64:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    ea68:			; <UNDEFINED> instruction: 0xf019d1f7
    ea6c:			; <UNDEFINED> instruction: 0xf8d80f01
    ea70:	tstle	lr, r4
    ea74:	cmnlt	r3, fp, lsr #16
    ea78:	andcs	r4, r5, #344064	; 0x54000
    ea7c:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    ea80:	and	r4, lr, r8, ror r4
    ea84:	svceq	0x0002f019
    ea88:			; <UNDEFINED> instruction: 0x4605bf1c
    ea8c:	rscscc	pc, pc, pc, asr #32
    ea90:	eorsvs	sp, r5, pc
    ea94:	mvnshi	lr, #12386304	; 0xbd0000
    ea98:	andcs	r4, r5, #245760	; 0x3c000
    ea9c:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    eaa0:			; <UNDEFINED> instruction: 0xf7f34478
    eaa4:			; <UNDEFINED> instruction: 0x4601e994
    eaa8:	pop	{r3, r4, r5, r9, sl, lr}
    eaac:			; <UNDEFINED> instruction: 0xf7f843f8
    eab0:	stmdbmi	fp, {r0, r2, r4, r8, r9, fp, ip, sp, pc}
    eab4:	stmdami	fp, {r0, r2, r9, sp}
    eab8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    eabc:	stmib	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eac0:	strmi	r4, [r1], -r2, lsr #12
    eac4:	pop	{r3, r4, r5, r9, sl, lr}
    eac8:			; <UNDEFINED> instruction: 0xf7f843f8
    eacc:	svclt	0x0000bb07
    ead0:	andeq	r6, r0, r2, lsr #9
    ead4:	andeq	r4, r0, ip, asr sp
    ead8:	andeq	r6, r0, r2, asr r4
    eadc:	andeq	r4, r0, ip, lsr sp
    eae0:	andeq	r6, r0, ip, asr #8
    eae4:	andeq	r4, r0, r2, lsr #26
    eae8:			; <UNDEFINED> instruction: 0x4605b5f0
    eaec:	addlt	r6, r3, r4, lsl #16
    eaf0:	movwlt	r7, #34848	; 0x8820
    eaf4:			; <UNDEFINED> instruction: 0xf7f52102
    eaf8:	stmiblt	r8, {r0, r2, r7, r8, fp, ip, sp, lr, pc}^
    eafc:	tstlt	r8, #32, 16	; 0x200000
    eb00:	tstcs	r2, r7, lsr #12
    eb04:			; <UNDEFINED> instruction: 0xf97ef7f5
    eb08:	blne	ebb230 <fchmod@plt+0xeb9018>
    eb0c:	andls	r4, r1, #16, 28	; 0x100
    eb10:			; <UNDEFINED> instruction: 0x4630447e
    eb14:			; <UNDEFINED> instruction: 0xf8d8f7ff
    eb18:	strtmi	r9, [r1], -r1, lsl #20
    eb1c:			; <UNDEFINED> instruction: 0xf7ff4630
    eb20:			; <UNDEFINED> instruction: 0x4630f99f
    eb24:			; <UNDEFINED> instruction: 0xf9aef7ff
    eb28:	ldmvs	r0!, {r0, r1, r2, r3, r5, sp, lr}
    eb2c:	ldcllt	0, cr11, [r0, #12]!
    eb30:	svceq	0x0001f814
    eb34:	bicsle	r2, sp, r0, lsl #16
    eb38:	eorvs	r2, ip, r0
    eb3c:			; <UNDEFINED> instruction: 0xf817e7f6
    eb40:	stmdacs	r0, {r0, r8, r9, sl, fp}
    eb44:	ubfx	sp, sp, #3, #1
    eb48:	strtmi	r4, [r7], -r2, lsl #12
    eb4c:	svclt	0x0000e7de
    eb50:	andseq	ip, r5, ip, ror r2
    eb54:			; <UNDEFINED> instruction: 0x4607b5f0
    eb58:	addlt	r3, r3, r1
    eb5c:	ldrmi	r4, [r6], -r8, lsl #5
    eb60:			; <UNDEFINED> instruction: 0xf811d216
    eb64:	cdpne	12, 4, cr2, cr12, cr1, {0}
    eb68:	andle	r2, r3, r0, lsr #20
    eb6c:	stcpl	8, cr15, [r1, #-80]	; 0xffffffb0
    eb70:	mvnsle	r2, r0, lsr #26
    eb74:	andle	r4, fp, #160, 4
    eb78:	addsmi	r1, r4, #1824	; 0x720
    eb7c:	stmdals	r9, {r3, r9, ip, lr, pc}
    eb80:	bne	fe255d10 <fchmod@plt+0xfe253af8>
    eb84:	andsvs	r6, sl, r4
    eb88:	andsvs	r9, r9, r8, lsl #22
    eb8c:	ldcllt	0, cr11, [r0, #12]!
    eb90:	andcs	r4, r5, #8, 18	; 0x20000
    eb94:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    eb98:			; <UNDEFINED> instruction: 0xf7f34478
    eb9c:	blne	ffd09004 <fchmod@plt+0xffd06dec>
    eba0:	blcs	ffea13c0 <fchmod@plt+0xffe9f1a8>
    eba4:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    eba8:	mvnscs	fp, #168, 30	; 0x2a0
    ebac:	stmdals	sl, {r0, r9, sl, lr}
    ebb0:			; <UNDEFINED> instruction: 0xf882f7fb
    ebb4:	muleq	r0, lr, r3
    ebb8:	andeq	r4, r0, r4, asr #24
    ebbc:	andeq	r4, r0, lr, lsl lr
    ebc0:			; <UNDEFINED> instruction: 0x4605b5f8
    ebc4:			; <UNDEFINED> instruction: 0x461c4618
    ebc8:			; <UNDEFINED> instruction: 0xf7fb4616
    ebcc:	ldmdblt	r0!, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    ebd0:			; <UNDEFINED> instruction: 0xf7fc4620
    ebd4:	stmdavs	fp!, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    ebd8:	subsvs	r6, sl, r2, asr #16
    ebdc:			; <UNDEFINED> instruction: 0x4607bdf8
    ebe0:	stmdami	r7, {r1, r2, r8, fp, lr}
    ebe4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ebe8:			; <UNDEFINED> instruction: 0xf7f34478
    ebec:	bls	1c8fb4 <fchmod@plt+0x1c6d9c>
    ebf0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}
    ebf4:	ldrtmi	r4, [r0], -r1, lsl #12
    ebf8:			; <UNDEFINED> instruction: 0xf85ef7fb
    ebfc:	andeq	r6, r0, lr, ror r3
    ec00:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    ec04:	ldrbmi	lr, [r0, sp, lsr #18]!
    ec08:	ldmdavc	r9, {r0, r4, r7, r9, sl, lr}
    ec0c:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, pc}
    ec10:	ldmdavs	r2, {r1, r2, r6, ip, lr, pc}^
    ec14:	ldrble	r0, [fp, #-1938]	; 0xfffff86e
    ec18:	ldrmi	r4, [r8], -r5, lsl #12
    ec1c:	svcvs	0x00b0f855
    ec20:	blx	17ccc0c <fchmod@plt+0x17ca9f4>
    ec24:	stmdavc	r0, {r1, r7, r9, sl, lr}
    ec28:	eorsle	r2, r5, r0, lsl #16
    ec2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ec30:	and	r4, r2, r4, asr r6
    ec34:	svceq	0x0001f814
    ec38:	tstcs	r4, r0, asr #2
    ec3c:			; <UNDEFINED> instruction: 0xf8e2f7f5
    ec40:	rscsle	r2, r7, r0, lsl #16
    ec44:	tstlt	fp, r3, lsr #16
    ec48:	blhi	8cc60 <fchmod@plt+0x8aa48>
    ec4c:	orrslt	r6, r0, r8, lsr #16
    ec50:			; <UNDEFINED> instruction: 0x4605693b
    ec54:	andge	pc, r3, r0, asr #16
    ec58:	ldmdblt	r8, {r5, fp, ip, sp, lr}
    ec5c:			; <UNDEFINED> instruction: 0xf814e01c
    ec60:	biclt	r0, r8, r1, lsl #30
    ec64:			; <UNDEFINED> instruction: 0xf7f52104
    ec68:	stmdacs	r0, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    ec6c:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ec70:	ssatmi	fp, #3, r0, lsl #3
    ec74:	bllt	bc8bec <fchmod@plt+0xbc69d4>
    ec78:			; <UNDEFINED> instruction: 0xf7f92014
    ec7c:	ldmdbvs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    ec80:	stmib	r0, {r1, r2, sp, lr}^
    ec84:	stmib	r0, {r0, r1, r9, sl, sp, lr}^
    ec88:	eorvs	r6, r8, r1, lsl #12
    ec8c:			; <UNDEFINED> instruction: 0xf8404605
    ec90:	stmdavc	r0!, {r0, r1, sp, pc}
    ec94:	mvnle	r2, r0, lsl #16
    ec98:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    ec9c:			; <UNDEFINED> instruction: 0x87f0e8bd
    eca0:	andcs	r4, r5, #229376	; 0x38000
    eca4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    eca8:			; <UNDEFINED> instruction: 0xf7f34478
    ecac:	ldmdavs	sl!, {r4, r7, fp, sp, lr, pc}
    ecb0:	strbmi	r4, [r8], -r1, lsl #12
    ecb4:			; <UNDEFINED> instruction: 0xf800f7fb
    ecb8:	andcs	r4, r5, #163840	; 0x28000
    ecbc:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    ecc0:			; <UNDEFINED> instruction: 0xe7f24478
    ecc4:	andcs	r4, r5, #147456	; 0x24000
    ecc8:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    eccc:			; <UNDEFINED> instruction: 0xe7ec4478
    ecd0:	andcs	r4, r5, #8, 18	; 0x20000
    ecd4:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    ecd8:			; <UNDEFINED> instruction: 0xe7e64478
    ecdc:	andeq	r6, r0, r6, ror #5
    ece0:	andeq	r4, r0, r4, lsr fp
    ece4:	andeq	r6, r0, lr, ror #6
    ece8:	andeq	r4, r0, ip, lsl fp
    ecec:	andeq	r6, r0, lr, lsl r3
    ecf0:	andeq	r4, r0, r0, lsl fp
    ecf4:	ldrdeq	r6, [r0], -sl
    ecf8:	andeq	r4, r0, r4, lsl #22
    ecfc:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    ed00:	ldrlt	r4, [r8, #-1904]!	; 0xfffff890
    ed04:	bls	12056c <fchmod@plt+0x11e354>
    ed08:	ldmdbvs	r5, {r2, r3, r9, sl, lr}
    ed0c:			; <UNDEFINED> instruction: 0xf9e8f7f9
    ed10:	ldflts	f5, [r8, #-384]!	; 0xfffffe80
    ed14:	addlt	fp, r2, r0, ror r5
    ed18:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    ed1c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    ed20:	andlt	fp, r2, ip, lsl #18
    ed24:	ldcmi	13, cr11, [r3], {112}	; 0x70
    ed28:			; <UNDEFINED> instruction: 0x460e4615
    ed2c:	tstcs	r0, r1, lsl #20
    ed30:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    ed34:	mrc2	7, 3, pc, cr12, cr15, {7}
    ed38:	stccc	6, cr4, [r0], {4}
    ed3c:	andeq	pc, r8, r5, lsl #2
    ed40:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    ed44:			; <UNDEFINED> instruction: 0xf990f7f8
    ed48:	blls	1bd1d0 <fchmod@plt+0x1bafb8>
    ed4c:	ldrbtpl	r6, [r4], #2331	; 0x91b
    ed50:	ldcllt	0, cr11, [r0, #-8]!
    ed54:	andcs	r4, r5, #8, 18	; 0x20000
    ed58:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    ed5c:			; <UNDEFINED> instruction: 0xf7f34478
    ed60:	bls	1c8e40 <fchmod@plt+0x1c6c28>
    ed64:	ldmdavs	r2, {r0, r1, r3, r5, r8, fp, sp, lr}
    ed68:	strtmi	r4, [r8], -r1, lsl #12
    ed6c:			; <UNDEFINED> instruction: 0xffa4f7fa
    ed70:	andeq	r8, r1, r6, lsl #1
    ed74:	strdeq	r0, [r0], -ip
    ed78:	andeq	r6, r0, r6, lsl r3
    ed7c:	andeq	r4, r0, r0, lsl #21
    ed80:	addlt	fp, r2, r0, ror r5
    ed84:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    ed88:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    ed8c:	andlt	fp, r2, ip, lsl #18
    ed90:	ldcmi	13, cr11, [r2], {112}	; 0x70
    ed94:			; <UNDEFINED> instruction: 0x460e4615
    ed98:	tstcs	r0, r1, lsl #20
    ed9c:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    eda0:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    eda4:			; <UNDEFINED> instruction: 0xf1054604
    eda8:			; <UNDEFINED> instruction: 0xf7f80008
    edac:	stmdblt	r0!, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    edb0:	ldmdbvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    edb4:	strdlt	r5, [r2], -r4
    edb8:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    edbc:	stmdami	r9, {r0, r2, r9, sp}
    edc0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    edc4:	stmda	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    edc8:	stmdbvs	fp!, {r1, r2, r9, fp, ip, pc}
    edcc:			; <UNDEFINED> instruction: 0x46016812
    edd0:			; <UNDEFINED> instruction: 0xf7fa4628
    edd4:	svclt	0x0000ff71
    edd8:	andeq	r8, r1, sl, lsl r0
    eddc:	andeq	r0, r0, r8, lsr r2
    ede0:	ldrdeq	r6, [r0], -r0
    ede4:	andeq	r4, r0, sl, lsl sl
    ede8:	strdlt	fp, [r3], r0
    edec:			; <UNDEFINED> instruction: 0x461c4618
    edf0:	svcls	0x0008460d
    edf4:			; <UNDEFINED> instruction: 0xf7f44616
    edf8:	stmvs	r3, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    edfc:	blcs	a71a4 <fchmod@plt+0xa4f8c>
    ee00:	andlt	sp, r3, r1
    ee04:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    ee08:	stmdami	fp, {r0, r2, r9, sp}
    ee0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ee10:	svc	0x00dcf7f2
    ee14:	movwls	r6, #6203	; 0x183b
    ee18:	strtmi	r9, [r0], -r0
    ee1c:	ldc2	7, cr15, [r4], #976	; 0x3d0
    ee20:	movwne	lr, #2525	; 0x9dd
    ee24:	andls	r4, r8, r2, lsr #12
    ee28:	andlt	r4, r3, r0, lsr r6
    ee2c:	ldrhtmi	lr, [r0], #141	; 0x8d
    ee30:	svclt	0x005af7fa
    ee34:			; <UNDEFINED> instruction: 0x000062b8
    ee38:	andeq	r4, r0, lr, asr #19
    ee3c:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    ee40:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    ee44:	ldrmi	r4, [r8], -r4, lsl #12
    ee48:			; <UNDEFINED> instruction: 0xf94af7f9
    ee4c:	ldflts	f6, [r0, #-896]	; 0xfffffc80
    ee50:	mvnsmi	lr, sp, lsr #18
    ee54:	ldrmi	fp, [r5], -r2, lsl #1
    ee58:	movwls	r4, #2593	; 0xa21
    ee5c:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}
    ee60:	blmi	820050 <fchmod@plt+0x81de38>
    ee64:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    ee68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ee6c:			; <UNDEFINED> instruction: 0xf04f9301
    ee70:	blmi	74fa78 <fchmod@plt+0x74d860>
    ee74:	ldmdblt	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ee78:	blmi	6a16f0 <fchmod@plt+0x69f4d8>
    ee7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ee80:	blls	68ef0 <fchmod@plt+0x66cd8>
    ee84:	tstle	fp, sl, asr r0
    ee88:	pop	{r1, ip, sp, pc}
    ee8c:	svcmi	0x001881f0
    ee90:	strbtmi	r4, [sl], -r6, lsl #12
    ee94:	strtmi	r2, [r8], -r2, lsl #2
    ee98:			; <UNDEFINED> instruction: 0xf7ff59db
    ee9c:	strmi	pc, [r7], -r9, asr #27
    eea0:	andeq	pc, r8, r5, lsl #2
    eea4:			; <UNDEFINED> instruction: 0xf8e0f7f8
    eea8:	blls	3d430 <fchmod@plt+0x3b218>
    eeac:	cmnvs	r7, fp, lsl #2
    eeb0:	movwcs	lr, #22498	; 0x57e2
    eeb4:	cmnvs	r3, r0, lsr #12
    eeb8:			; <UNDEFINED> instruction: 0xf912f7f9
    eebc:			; <UNDEFINED> instruction: 0xe7db61b0
    eec0:	svc	0x0090f7f2
    eec4:	andcs	r4, r5, #180224	; 0x2c000
    eec8:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    eecc:			; <UNDEFINED> instruction: 0xf7f24478
    eed0:			; <UNDEFINED> instruction: 0xf8d8ef7e
    eed4:	stmdbvs	fp!, {sp}
    eed8:	strtmi	r4, [r8], -r1, lsl #12
    eedc:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    eee0:	andeq	r7, r1, r4, asr #30
    eee4:	andeq	r0, r0, r4, lsl #4
    eee8:	andeq	r7, r1, r0, lsr pc
    eeec:	andeq	r7, r1, r8, lsr #30
    eef0:	andeq	r0, r0, ip, lsl r2
    eef4:	andeq	r6, r0, r2, lsr r2
    eef8:	andeq	r4, r0, r0, lsl r9
    eefc:			; <UNDEFINED> instruction: 0x4614b5f0
    ef00:	addlt	r6, r5, r2, asr r8
    ef04:	ldrbeq	r4, [r1, -pc, lsr #28]
    ef08:	ldrbtmi	r9, [lr], #-771	; 0xfffffcfd
    ef0c:	ldreq	sp, [r3, r0, asr #8]
    ef10:	andlt	sp, r5, r1, lsl #10
    ef14:	blmi	b3e6dc <fchmod@plt+0xb3c4c4>
    ef18:	andls	sl, r2, #12288	; 0x3000
    ef1c:	tstcs	r1, r5, lsl #12
    ef20:	ldmpl	r3!, {r5, r9, sl, lr}^
    ef24:	streq	pc, [r8, -r4, lsl #2]
    ef28:			; <UNDEFINED> instruction: 0xf7ff9301
    ef2c:	strmi	pc, [r3], -r1, lsl #27
    ef30:	adcvs	r4, fp, r8, lsr r6
    ef34:			; <UNDEFINED> instruction: 0xf898f7f8
    ef38:	stmdacs	r0, {r1, r9, fp, ip, pc}
    ef3c:	blmi	903418 <fchmod@plt+0x901200>
    ef40:	andls	r2, r1, #1073741824	; 0x40000000
    ef44:	ldmpl	r3!, {r5, r9, sl, lr}^
    ef48:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    ef4c:	ldrtmi	r4, [r8], -r3, lsl #12
    ef50:			; <UNDEFINED> instruction: 0xf7f860eb
    ef54:	bls	8d180 <fchmod@plt+0x8af68>
    ef58:	bllt	1820764 <fchmod@plt+0x181e54c>
    ef5c:			; <UNDEFINED> instruction: 0x46204b1c
    ef60:			; <UNDEFINED> instruction: 0xf7ff58f3
    ef64:	strmi	pc, [r3], -r5, ror #26
    ef68:			; <UNDEFINED> instruction: 0x612b4638
    ef6c:			; <UNDEFINED> instruction: 0xf87cf7f8
    ef70:	sbcle	r2, lr, r0, lsl #16
    ef74:	andcs	r4, r5, #376832	; 0x5c000
    ef78:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    ef7c:			; <UNDEFINED> instruction: 0xf7f24478
    ef80:	bls	2cac20 <fchmod@plt+0x2c8a08>
    ef84:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
    ef88:	strtmi	r4, [r0], -r1, lsl #12
    ef8c:	mrc2	7, 4, pc, cr4, cr10, {7}
    ef90:	andcs	r4, r5, #294912	; 0x48000
    ef94:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    ef98:			; <UNDEFINED> instruction: 0xf7f24478
    ef9c:	blls	2cac04 <fchmod@plt+0x2c89ec>
    efa0:			; <UNDEFINED> instruction: 0x4601681a
    efa4:			; <UNDEFINED> instruction: 0xf7fa4620
    efa8:	stmdbmi	lr, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    efac:	stmdami	lr, {r0, r2, r9, sp}
    efb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    efb4:	stmdbmi	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    efb8:	stmdami	sp, {r0, r2, r9, sp}
    efbc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    efc0:	svclt	0x0000e7dd
    efc4:	muleq	r1, sl, lr
    efc8:	strdeq	r0, [r0], -r8
    efcc:	andeq	r0, r0, r0, asr r2
    efd0:	andeq	r0, r0, ip, ror #3
    efd4:	andeq	r6, r0, sl, lsl r2
    efd8:	andeq	r4, r0, r0, ror #16
    efdc:	andeq	r6, r0, lr, ror r1
    efe0:	andeq	r4, r0, r4, asr #16
    efe4:	muleq	r0, r8, r1
    efe8:	andeq	r4, r0, sl, lsr #16
    efec:			; <UNDEFINED> instruction: 0x000061b0
    eff0:	andeq	r4, r0, lr, lsl r8
    eff4:			; <UNDEFINED> instruction: 0x4614b570
    eff8:	ldrmi	r3, [sl], -ip, lsr #2
    effc:	cfmadd32ls	mvax1, mvfx4, mvfx4, mvfx0
    f000:			; <UNDEFINED> instruction: 0xf7fb461d
    f004:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    f008:	vldmdblt	r0!, {d29-d28}
    f00c:	andcs	r4, r5, #114688	; 0x1c000
    f010:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    f014:			; <UNDEFINED> instruction: 0xf7f24478
    f018:	ldmdavs	r2!, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    f01c:	strmi	r4, [r1], -fp, lsr #12
    f020:	pop	{r5, r9, sl, lr}
    f024:			; <UNDEFINED> instruction: 0xf7fa4070
    f028:	svclt	0x0000be89
    f02c:	andeq	r6, r0, sl, lsr #3
    f030:	andeq	r4, r0, r8, asr #15
    f034:			; <UNDEFINED> instruction: 0x460cb5f0
    f038:	addlt	r4, r3, sl, lsl r8
    f03c:			; <UNDEFINED> instruction: 0x4616491a
    f040:	andcs	r4, r5, #120, 8	; 0x78000000
    f044:			; <UNDEFINED> instruction: 0x461d4479
    f048:			; <UNDEFINED> instruction: 0xf7f29f08
    f04c:	ldmdavs	sl!, {r6, r7, r9, sl, fp, sp, lr, pc}
    f050:	ldrtmi	r4, [r0], -r1, lsl #12
    f054:	mcr2	7, 2, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    f058:	movwlt	r7, #14379	; 0x382b
    f05c:	bicslt	r6, r6, r6, ror #22
    f060:	biclt	r7, r3, r3, lsr r8
    f064:			; <UNDEFINED> instruction: 0xf7f26b20
    f068:			; <UNDEFINED> instruction: 0x4603ef96
    f06c:			; <UNDEFINED> instruction: 0x461e4630
    f070:	svc	0x0090f7f2
    f074:	andcc	r4, r2, r0, lsr r4
    f078:			; <UNDEFINED> instruction: 0xffe0f7f8
    f07c:	blvs	9e9e10 <fchmod@plt+0x9e7bf8>
    f080:	rscscc	pc, pc, #79	; 0x4f
    f084:	stmib	sp, {r0, r8, sp}^
    f088:	blmi	22bc90 <fchmod@plt+0x229a78>
    f08c:			; <UNDEFINED> instruction: 0x4606447b
    f090:	svc	0x00aaf7f2
    f094:	strtmi	r6, [r8], -r6, lsr #6
    f098:			; <UNDEFINED> instruction: 0xf822f7f9
    f09c:	andlt	r6, r3, r0, ror #6
    f0a0:	svclt	0x0000bdf0
    f0a4:	muleq	r0, ip, r7
    f0a8:	muleq	r0, r4, r1
    f0ac:	andeq	r6, r0, r8, ror #2
    f0b0:			; <UNDEFINED> instruction: 0x4614b570
    f0b4:	mcrls	8, 0, r6, cr4, cr2, {2}
    f0b8:	ldrle	r0, [sl], #-1873	; 0xfffff8af
    f0bc:	strle	r0, [r0, #-1938]	; 0xfffff86e
    f0c0:			; <UNDEFINED> instruction: 0xf100bd70
    f0c4:	ldrmi	r0, [sl], -r0, lsr #2
    f0c8:	ldrmi	r4, [sp], -r0, lsr #12
    f0cc:			; <UNDEFINED> instruction: 0xf938f7fb
    f0d0:	ble	ffd590d8 <fchmod@plt+0xffd56ec0>
    f0d4:	andcs	r4, r5, #212992	; 0x34000
    f0d8:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    f0dc:			; <UNDEFINED> instruction: 0xf7f24478
    f0e0:	ldmdavs	r2!, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    f0e4:	strmi	r4, [r1], -fp, lsr #12
    f0e8:	pop	{r5, r9, sl, lr}
    f0ec:			; <UNDEFINED> instruction: 0xf7fa4070
    f0f0:	stmdbmi	r8, {r0, r2, r5, r9, sl, fp, ip, sp, pc}
    f0f4:	stmdami	r8, {r0, r2, r9, sp}
    f0f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f0fc:	mcr	7, 3, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
    f100:			; <UNDEFINED> instruction: 0x46016832
    f104:			; <UNDEFINED> instruction: 0xf7fa4620
    f108:	svclt	0x0000fdd7
    f10c:	andeq	r6, r0, r2, ror #1
    f110:	andeq	r4, r0, r0, lsl #14
    f114:	andeq	r6, r0, ip, lsl r0
    f118:	andeq	r4, r0, r2, ror #13
    f11c:	svcmi	0x00f0e92d
    f120:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    f124:			; <UNDEFINED> instruction: 0xf1018b02
    f128:	blmi	15d0e10 <fchmod@plt+0x15cebf8>
    f12c:			; <UNDEFINED> instruction: 0xf10db08d
    f130:	andls	r0, r5, #36, 22	; 0x9000
    f134:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
    f138:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f13c:			; <UNDEFINED> instruction: 0xf04f930b
    f140:	blls	60fd48 <fchmod@plt+0x60db30>
    f144:	blge	233d68 <fchmod@plt+0x231b50>
    f148:	blmi	1473d68 <fchmod@plt+0x1471b50>
    f14c:	mcr	4, 0, r4, cr8, cr11, {3}
    f150:			; <UNDEFINED> instruction: 0x46263a10
    f154:	blmi	8d1b4 <fchmod@plt+0x8af9c>
    f158:	rsble	r2, fp, r0, lsl #24
    f15c:	rscsle	r2, r9, sl, lsl #24
    f160:	cmnle	r4, r0, lsr #24
    f164:			; <UNDEFINED> instruction: 0x46347833
    f168:	svclt	0x00182b00
    f16c:	andle	r2, r5, sl, lsl #22
    f170:	svccc	0x0001f814
    f174:	svclt	0x00182b0a
    f178:	mvnsle	r2, r0, lsl #22
    f17c:	strtmi	r9, [r2], -r5, lsl #22
    f180:	strtmi	sl, [r1], -sl, lsl #26
    f184:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    f188:	blls	1b3d98 <fchmod@plt+0x1b1b80>
    f18c:	ldrbmi	r9, [fp], -r1, lsl #6
    f190:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    f194:	bcs	2359c4 <fchmod@plt+0x2337ac>
    f198:			; <UNDEFINED> instruction: 0xf04fd037
    f19c:	andscs	r0, r0, r0, lsl #16
    f1a0:			; <UNDEFINED> instruction: 0xff4cf7f8
    f1a4:	ldrtmi	r4, [r0], -r5, lsl #12
    f1a8:			; <UNDEFINED> instruction: 0xf95af7fb
    f1ac:	bl	fe8b59d4 <fchmod@plt+0xfe8b37bc>
    f1b0:			; <UNDEFINED> instruction: 0xf1ba0a00
    f1b4:	ldclle	15, cr0, [sl, #-0]
    f1b8:			; <UNDEFINED> instruction: 0xf10a9004
    f1bc:			; <UNDEFINED> instruction: 0xf7f80002
    f1c0:			; <UNDEFINED> instruction: 0xf04fff3d
    f1c4:	stmdbls	r4, {r0, r1, r2, r3, r5, sl, fp}
    f1c8:			; <UNDEFINED> instruction: 0xf04f4652
    f1cc:	strmi	r0, [r6], -r0, lsl #18
    f1d0:	blgt	8d1d8 <fchmod@plt+0x8afc0>
    f1d4:	stcl	7, cr15, [r8, #968]	; 0x3c8
    f1d8:	andeq	lr, sl, #6144	; 0x1800
    f1dc:	andls	pc, r1, r2, lsl #17
    f1e0:	rsbvs	r9, lr, sl, lsl #16
    f1e4:			; <UNDEFINED> instruction: 0xf7f83001
    f1e8:	bls	2cee94 <fchmod@plt+0x2ccc7c>
    f1ec:	strmi	r9, [r6], -r9, lsl #18
    f1f0:	ldc	7, cr15, [sl, #968]!	; 0x3c8
    f1f4:			; <UNDEFINED> instruction: 0xf8069a0a
    f1f8:	adcvs	r9, lr, r2
    f1fc:	andls	pc, r0, r5, asr #17
    f200:	andhi	pc, ip, r5, lsl #17
    f204:			; <UNDEFINED> instruction: 0x462f603d
    f208:	cdp	7, 1, cr14, cr8, cr3, {5}
    f20c:	stmdals	r9, {r4, r9, fp, ip}
    f210:	stcl	7, cr15, [r8, #968]	; 0x3c8
    f214:	bicle	r2, r0, r0, lsl #16
    f218:	ldrtmi	r9, [r0], -r5, lsl #22
    f21c:			; <UNDEFINED> instruction: 0xf04f9a06
    f220:	stmdbls	r8, {r0, fp}
    f224:	ldrbmi	r9, [fp], -r2, lsl #6
    f228:	strtmi	r9, [r2], -r1, lsl #4
    f22c:			; <UNDEFINED> instruction: 0xf7ff9500
    f230:			; <UNDEFINED> instruction: 0xe7b4fc91
    f234:	blmi	521a98 <fchmod@plt+0x51f880>
    f238:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f23c:	blls	2e92ac <fchmod@plt+0x2e7094>
    f240:	tstle	r2, sl, asr r0
    f244:	ldc	0, cr11, [sp], #52	; 0x34
    f248:	pop	{r1, r8, r9, fp, pc}
    f24c:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f250:	ldmdami	r2, {r0, r2, r9, sp}
    f254:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f258:	ldc	7, cr15, [r8, #968]!	; 0x3c8
    f25c:	strtmi	r9, [r3], -r7, lsl #20
    f260:			; <UNDEFINED> instruction: 0x46016812
    f264:			; <UNDEFINED> instruction: 0xf7fa9805
    f268:			; <UNDEFINED> instruction: 0xf7f2fd27
    f26c:	stmdbmi	ip, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    f270:	stmdami	ip, {r0, r2, r9, sp}
    f274:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f278:	stc	7, cr15, [r8, #968]!	; 0x3c8
    f27c:	ldmdavs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    f280:	stmdals	r5, {r0, r9, sl, lr}
    f284:	ldc2	7, cr15, [r8, #-1000]	; 0xfffffc18
    f288:	andeq	r0, r0, r4, lsl #4
    f28c:	andeq	r7, r1, lr, ror #24
    f290:	andeq	r6, r0, ip, ror #10
    f294:	andeq	r7, r1, ip, ror #22
    f298:	andeq	r5, r0, r8, lsr #31
    f29c:	andeq	r4, r0, r6, lsl #11
    f2a0:	andeq	r5, r0, r4, asr #31
    f2a4:	andeq	r4, r0, r6, ror #10
    f2a8:	svcmi	0x00f0e92d
    f2ac:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
    f2b0:	ldmdavc	fp, {r2, r8, r9, fp, pc}
    f2b4:			; <UNDEFINED> instruction: 0xf8ddb08b
    f2b8:	blcs	33440 <fchmod@plt+0x31228>
    f2bc:	eorshi	pc, sl, #0
    f2c0:	cdp	8, 0, cr6, cr8, cr11, {0}
    f2c4:	blcs	19d0c <fchmod@plt+0x17af4>
    f2c8:	eorshi	pc, r9, #0
    f2cc:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
    f2d0:	mvnsle	r2, r0, lsl #22
    f2d4:	movwls	r1, #40211	; 0x9d13
    f2d8:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    f2dc:	strge	pc, [ip, #-2271]!	; 0xfffff721
    f2e0:	movwls	r4, #29819	; 0x747b
    f2e4:	ldrbtmi	r3, [sl], #804	; 0x324
    f2e8:	streq	pc, [ip, -sl, lsl #2]
    f2ec:	bcc	44ab14 <fchmod@plt+0x4488fc>
    f2f0:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    f2f4:	ldrbtmi	r2, [fp], #-16
    f2f8:			; <UNDEFINED> instruction: 0xf7f89306
    f2fc:			; <UNDEFINED> instruction: 0xf8dffe9f
    f300:			; <UNDEFINED> instruction: 0xf8d93514
    f304:	ldrbtmi	r2, [fp], #-16
    f308:	bcc	44ab34 <fchmod@plt+0x44891c>
    f30c:	strmi	r2, [r1], -r0, lsl #6
    f310:	subvs	r6, r3, r3
    f314:	andls	r4, r5, r8, lsl #13
    f318:	andvs	r9, r1, r9, lsl #16
    f31c:	svccc	0x0008f848
    f320:	sbcvs	r1, sl, fp, lsl #26
    f324:	movwls	r7, #38960	; 0x9830
    f328:			; <UNDEFINED> instruction: 0xf0002800
    f32c:	ldrtmi	r8, [r5], -r3, lsl #1
    f330:			; <UNDEFINED> instruction: 0xf815e002
    f334:	orrslt	r0, r8, r1, lsl #30
    f338:			; <UNDEFINED> instruction: 0xf7f42104
    f33c:	ldmdblt	r8!, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    f340:	blcs	1f2d3f4 <fchmod@plt+0x1f2b1dc>
    f344:	blcs	ebefac <fchmod@plt+0xebcd94>
    f348:	mvnseq	pc, #3
    f34c:	andcs	fp, r1, #20, 30	; 0x50
    f350:	blcs	a17b58 <fchmod@plt+0xa15940>
    f354:	movwcs	fp, #3852	; 0xf0c
    f358:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
    f35c:	mvnle	r2, r0, lsl #22
    f360:	andls	r1, r4, #174080	; 0x2a800
    f364:	ldrtmi	sp, [r8], -r6, rrx
    f368:	stc2	7, cr15, [lr], #1016	; 0x3f8
    f36c:	ldrtmi	r9, [r1], -r4, lsl #20
    f370:			; <UNDEFINED> instruction: 0xf7fe4638
    f374:			; <UNDEFINED> instruction: 0x4638fd75
    f378:	stc2	7, cr15, [r4, #1016]	; 0x3f8
    f37c:			; <UNDEFINED> instruction: 0x0014f8da
    f380:	stc2l	7, cr15, [r2, #-1000]	; 0xfffffc18
    f384:	stmdacs	r0, {r2, r9, sl, lr}
    f388:	bicshi	pc, fp, r0, asr #32
    f38c:			; <UNDEFINED> instruction: 0xf7f8202c
    f390:	blls	18ecec <fchmod@plt+0x18cad4>
    f394:			; <UNDEFINED> instruction: 0xf8da4606
    f398:	eorsvs	r0, r3, r4, lsl r0
    f39c:	mcr2	7, 0, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    f3a0:	streq	lr, [r1], #-2502	; 0xfffff63a
    f3a4:	andvs	pc, r0, r8, asr #17
    f3a8:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
    f3ac:	strmi	lr, [r3], #-2502	; 0xfffff63a
    f3b0:	eormi	pc, r9, r6, lsl #17
    f3b4:	blcs	ead468 <fchmod@plt+0xeab250>
    f3b8:	msrhi	CPSR_f, r0
    f3bc:			; <UNDEFINED> instruction: 0x2010f8d9
    f3c0:	bcs	1d7014 <fchmod@plt+0x1d4dfc>
    f3c4:	blcs	7f02c <fchmod@plt+0x7ce14>
    f3c8:	movwcs	fp, #3977	; 0xf89
    f3cc:	cmnvs	r3, r1, lsl #6
    f3d0:	svclt	0x00882301
    f3d4:	eorcc	pc, r8, r6, lsl #17
    f3d8:	tsthi	r0, r0, asr #4	; <UNPREDICTABLE>
    f3dc:	tstcs	r4, r8, lsr #16
    f3e0:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
    f3e4:	stc2	7, cr15, [lr, #-976]	; 0xfffffc30
    f3e8:	mvnsle	r2, r0, lsl #16
    f3ec:	blcs	a2d480 <fchmod@plt+0xa2b268>
    f3f0:	rsbsvs	sp, r0, #46	; 0x2e
    f3f4:	andseq	pc, r8, r6, lsl #2
    f3f8:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    f3fc:	blcs	b2d490 <fchmod@plt+0xb2b278>
    f400:	blcs	3f068 <fchmod@plt+0x3ce50>
    f404:	sbcshi	pc, r5, r0
    f408:			; <UNDEFINED> instruction: 0xf0402b7c
    f40c:			; <UNDEFINED> instruction: 0xf8d981ab
    f410:	blcc	11b458 <fchmod@plt+0x119240>
    f414:	vqdmulh.s<illegal width 8>	d18, d0, d3
    f418:	strcc	r8, [r1], #-437	; 0xfffffe4b
    f41c:	tstcs	r4, r0, lsr #16
    f420:	strcc	r4, [r1], #-1574	; 0xfffff9da
    f424:	stc2l	7, cr15, [lr], #976	; 0x3d0
    f428:	mvnsle	r2, r0, lsl #16
    f42c:	stmdacs	r0, {r4, r5, fp, ip, sp, lr}
    f430:	svcge	0x007df47f
    f434:	andcs	r4, r5, #248, 18	; 0x3e0000
    f438:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    f43c:			; <UNDEFINED> instruction: 0xf7f24478
    f440:			; <UNDEFINED> instruction: 0xf8d9ecc6
    f444:	strmi	r2, [r1], -r0
    f448:	beq	fe44acb0 <fchmod@plt+0xfe448a98>
    f44c:	ldc2	7, cr15, [r4], #-1000	; 0xfffffc18
    f450:	strtmi	r4, [r5], -ip, lsr #12
    f454:			; <UNDEFINED> instruction: 0xf8142104
    f458:			; <UNDEFINED> instruction: 0xf7f40b01
    f45c:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    f460:			; <UNDEFINED> instruction: 0xf895d1f7
    f464:			; <UNDEFINED> instruction: 0xf00bb000
    f468:	blcs	f10464 <fchmod@plt+0xf0e24c>
    f46c:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
    f470:			; <UNDEFINED> instruction: 0xf1bb786b
    f474:	svclt	0x000c0f3c
    f478:	andcs	r2, r4, #536870912	; 0x20000000
    f47c:	rsbsvs	r2, r2, #62464	; 0xf400
    f480:	strcc	fp, [r2, #-3842]	; 0xfffff0fe
    f484:	andeq	pc, r1, #66	; 0x42
    f488:	eorle	r6, r6, r2, ror r2
    f48c:	svclt	0x0008459b
    f490:	eorle	r3, r2, r2, lsl #10
    f494:	rscseq	pc, sp, #3
    f498:			; <UNDEFINED> instruction: 0xf0002a3c
    f49c:	stmibmi	r0!, {r0, r1, r2, r3, r4, r7, r8, pc}^
    f4a0:	stmiami	r0!, {r0, r2, r9, sp}^
    f4a4:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
    f4a8:			; <UNDEFINED> instruction: 0xf7f24478
    f4ac:	blmi	ff7ca6f4 <fchmod@plt+0xff7c84dc>
    f4b0:	andlt	pc, ip, sp, asr #17
    f4b4:			; <UNDEFINED> instruction: 0xf8cd447b
    f4b8:	ldmdbvs	fp, {r3, ip, sp, pc}^
    f4bc:	bllt	49bf8 <fchmod@plt+0x479e0>
    f4c0:	ldrdcs	pc, [r0], -r9
    f4c4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    f4c8:			; <UNDEFINED> instruction: 0xf7fa0a90
    f4cc:	bvs	1d0e508 <fchmod@plt+0x1d0c2f0>
    f4d0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    f4d4:	blcs	67ea8 <fchmod@plt+0x65c90>
    f4d8:			; <UNDEFINED> instruction: 0xf8d9d004
    f4dc:	blcs	19b524 <fchmod@plt+0x19930c>
    f4e0:	rscshi	pc, pc, r0
    f4e4:	tstcs	r4, r8, lsr #16
    f4e8:	stc2	7, cr15, [ip], {244}	; 0xf4
    f4ec:	rsble	r2, sp, r0, lsl #16
    f4f0:	strtmi	r4, [r5], -ip, lsr #12
    f4f4:			; <UNDEFINED> instruction: 0xf8142104
    f4f8:			; <UNDEFINED> instruction: 0xf7f40b01
    f4fc:	stmdacs	r0, {r0, r1, r7, sl, fp, ip, sp, lr, pc}
    f500:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f504:			; <UNDEFINED> instruction: 0xf1a0462c
    f508:	stmdacs	r0, {r3, r5, r8, r9, fp}
    f50c:			; <UNDEFINED> instruction: 0xf1bbbf18
    f510:	svclt	0x008c0f01
    f514:	bleq	8b658 <fchmod@plt+0x89440>
    f518:	bleq	4b65c <fchmod@plt+0x49444>
    f51c:	tstcs	r4, r5, lsl r9
    f520:	ldc2l	7, cr15, [r0], #-976	; 0xfffffc30
    f524:			; <UNDEFINED> instruction: 0xf0402800
    f528:			; <UNDEFINED> instruction: 0xf81480be
    f52c:			; <UNDEFINED> instruction: 0xf1a00f01
    f530:	stmdacs	r0, {r3, r5, r8, r9}
    f534:	blcs	7f19c <fchmod@plt+0x7cf84>
    f538:	strdcs	sp, [r4, -r1]
    f53c:	bleq	18a3d4 <fchmod@plt+0x1881bc>
    f540:	stc2l	7, cr15, [r0], #-976	; 0xfffffc30
    f544:			; <UNDEFINED> instruction: 0xf814b130
    f548:	tstcs	r4, r1, lsl #30
    f54c:	mrrc2	7, 15, pc, sl, cr4	; <UNPREDICTABLE>
    f550:	mvnsle	r2, r0, lsl #16
    f554:	blcs	a2d5e8 <fchmod@plt+0xa2b3d0>
    f558:	msrhi	CPSR_fsc, r0
    f55c:			; <UNDEFINED> instruction: 0xf0402b29
    f560:	mrc	1, 0, r8, cr8, cr7, {0}
    f564:			; <UNDEFINED> instruction: 0xf7fe0a10
    f568:	ldrbmi	pc, [sl], -pc, lsr #23	; <UNPREDICTABLE>
    f56c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
    f570:			; <UNDEFINED> instruction: 0xf7fe0a10
    f574:	mrc	12, 0, APSR_nzcv, cr8, cr5, {3}
    f578:			; <UNDEFINED> instruction: 0xf7fe0a10
    f57c:	blls	20e790 <fchmod@plt+0x20c578>
    f580:	beq	fe44ade8 <fchmod@plt+0xfe448bd0>
    f584:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    f588:			; <UNDEFINED> instruction: 0xf7fa6ada
    f58c:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f590:	addshi	pc, r4, r0, asr #5
    f594:	stmdavc	r8!, {r0, r2, r5, r6, sl, fp, ip}
    f598:	strtmi	r2, [ip], -r4, lsl #2
    f59c:			; <UNDEFINED> instruction: 0xf7f43501
    f5a0:	stmdacs	r0, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
    f5a4:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f5a8:	svclt	0x00182b2c
    f5ac:			; <UNDEFINED> instruction: 0xf47f2b00
    f5b0:	blcs	3b264 <fchmod@plt+0x3904c>
    f5b4:	adcshi	pc, lr, r0
    f5b8:	stmdavc	r0!, {r0, sl, ip, sp}
    f5bc:	strtmi	r2, [r6], -r4, lsl #2
    f5c0:			; <UNDEFINED> instruction: 0xf7f43401
    f5c4:	stmdacs	r0, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    f5c8:			; <UNDEFINED> instruction: 0xe691d1f7
    f5cc:	teqcs	r8, r8, lsr #16
    f5d0:	ldc2	7, cr15, [r8], {244}	; 0xf4
    f5d4:	orrle	r2, fp, r0, lsl #16
    f5d8:	andcs	r4, r5, #148, 18	; 0x250000
    f5dc:	ldrbtmi	r4, [r9], #-2196	; 0xfffff76c
    f5e0:			; <UNDEFINED> instruction: 0xf7f24478
    f5e4:	blmi	fe50a5bc <fchmod@plt+0xfe5083a4>
    f5e8:	ldrdcs	pc, [r0], -r9
    f5ec:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    f5f0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    f5f4:			; <UNDEFINED> instruction: 0xf7fa0a90
    f5f8:			; <UNDEFINED> instruction: 0xe779fb77
    f5fc:	andcs	r2, r3, r1, lsl #6
    f600:	eorcc	pc, r8, r6, lsl #17
    f604:			; <UNDEFINED> instruction: 0xf954f7f4
    f608:			; <UNDEFINED> instruction: 0xe6e76170
    f60c:	stclne	8, cr7, [ip], #-416	; 0xfffffe60
    f610:			; <UNDEFINED> instruction: 0xf0002800
    f614:	strtmi	r8, [r5], -r9, lsl #1
    f618:			; <UNDEFINED> instruction: 0xf815e002
    f61c:	cmplt	r0, r1, lsl #30
    f620:			; <UNDEFINED> instruction: 0xf7f42104
    f624:	ldmdblt	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f628:			; <UNDEFINED> instruction: 0xf003782b
    f62c:	bcs	a10220 <fchmod@plt+0xa0e008>
    f630:	blcs	1f3f298 <fchmod@plt+0x1f3d080>
    f634:	blne	ac3e00 <fchmod@plt+0xac1be8>
    f638:	rsbsle	r9, r5, r8, lsl #4
    f63c:			; <UNDEFINED> instruction: 0xf1039b06
    f640:	andls	r0, r4, r8, lsl r0
    f644:	blx	104d646 <fchmod@plt+0x104b42e>
    f648:	strtmi	r9, [r1], -r8, lsl #20
    f64c:			; <UNDEFINED> instruction: 0xf7fe9804
    f650:	stmdals	r4, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    f654:	ldc2	7, cr15, [r6], {254}	; 0xfe
    f658:	movwcs	r9, #2566	; 0xa06
    f65c:	eorcc	pc, r8, r6, lsl #17
    f660:			; <UNDEFINED> instruction: 0xf7f46a10
    f664:	stmvs	r3, {r0, r2, r4, r8, fp, ip, sp, lr, pc}
    f668:	blcs	a7c30 <fchmod@plt+0xa5a18>
    f66c:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
    f670:	bvs	636290 <fchmod@plt+0x634078>
    f674:			; <UNDEFINED> instruction: 0xf888f7f4
    f678:			; <UNDEFINED> instruction: 0xf43f2800
    f67c:	strmi	sl, [r4], -pc, lsr #29
    f680:	stmdami	lr!, {r0, r2, r3, r5, r6, r8, fp, lr}^
    f684:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    f688:			; <UNDEFINED> instruction: 0xf7f24478
    f68c:	bls	1ca514 <fchmod@plt+0x1c82fc>
    f690:	strls	r6, [r1], #-2387	; 0xfffff6ad
    f694:			; <UNDEFINED> instruction: 0xf8d96a14
    f698:	strls	r2, [r0], #-0
    f69c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    f6a0:			; <UNDEFINED> instruction: 0xf7fa0a90
    f6a4:	stmdavc	r0!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
    f6a8:	bleq	18a540 <fchmod@plt+0x188328>
    f6ac:			; <UNDEFINED> instruction: 0xf1bbe74d
    f6b0:			; <UNDEFINED> instruction: 0xd1250f3d
    f6b4:	strtmi	r2, [r5], -r1, lsl #6
    f6b8:			; <UNDEFINED> instruction: 0xe7136273
    f6bc:	andcs	r4, r5, #96, 16	; 0x600000
    f6c0:	bne	44af2c <fchmod@plt+0x448d14>
    f6c4:			; <UNDEFINED> instruction: 0xf7f24478
    f6c8:	bls	20a4d8 <fchmod@plt+0x2082c0>
    f6cc:	ldmdbvs	r3, {r0, r2, r4, r6, r7, r9, fp, sp, lr}^
    f6d0:	ldrdcs	pc, [r0], -r9
    f6d4:	strmi	r9, [r1], -r0, lsl #10
    f6d8:	beq	fe44af40 <fchmod@plt+0xfe448d28>
    f6dc:	blx	bcd6ce <fchmod@plt+0xbcb4b6>
    f6e0:	ldmdbmi	r8, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    f6e4:	ldmdami	r8, {r0, r2, r9, sp}^
    f6e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f6ec:	bl	1bcd6bc <fchmod@plt+0x1bcb4a4>
    f6f0:	ldrdcs	pc, [r0], -r9
    f6f4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    f6f8:			; <UNDEFINED> instruction: 0xf7fa0a90
    f6fc:			; <UNDEFINED> instruction: 0xe6f1faf5
    f700:	andcs	r4, r5, #1343488	; 0x148000
    f704:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
    f708:			; <UNDEFINED> instruction: 0xf7f24478
    f70c:	blmi	148a494 <fchmod@plt+0x148827c>
    f710:	ldrdcs	pc, [r0], -r9
    f714:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    f718:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    f71c:			; <UNDEFINED> instruction: 0xf7fa0a90
    f720:	movwcs	pc, #6883	; 0x1ae3	; <UNPREDICTABLE>
    f724:			; <UNDEFINED> instruction: 0xe6dd6273
    f728:	andcs	r4, r5, #1228800	; 0x12c000
    f72c:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
    f730:	sxtab16	r4, r4, r8, ror #8
    f734:	ldc	0, cr11, [sp], #44	; 0x2c
    f738:	pop	{r2, r8, r9, fp, pc}
    f73c:	strdls	r8, [r9, -r0]
    f740:	stmdbmi	r7, {r1, r3, r6, r7, r8, sl, sp, lr, pc}^
    f744:	stmdami	r7, {r0, r2, r9, sp}^
    f748:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f74c:	bl	fcd71c <fchmod@plt+0xfcb504>
    f750:			; <UNDEFINED> instruction: 0x3014f8da
    f754:			; <UNDEFINED> instruction: 0xf8d99400
    f758:	strmi	r2, [r1], -r0
    f75c:	beq	fe44afc4 <fchmod@plt+0xfe448dac>
    f760:	blx	feacd750 <fchmod@plt+0xfeacb538>
    f764:	andcs	r4, r5, #64, 18	; 0x100000
    f768:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    f76c:			; <UNDEFINED> instruction: 0xf7f24478
    f770:	ldmdavs	r3!, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    f774:	ldrdcs	pc, [r0], -r9
    f778:			; <UNDEFINED> instruction: 0x4601685b
    f77c:	beq	fe44afe4 <fchmod@plt+0xfe448dcc>
    f780:	blx	fe6cd770 <fchmod@plt+0xfe6cb558>
    f784:	andcs	r4, r5, #950272	; 0xe8000
    f788:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    f78c:			; <UNDEFINED> instruction: 0xe6564478
    f790:	andcs	r4, r5, #933888	; 0xe4000
    f794:	strtcs	r4, [r0], #-2105	; 0xfffff7c7
    f798:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f79c:	bl	5cd76c <fchmod@plt+0x5cb554>
    f7a0:			; <UNDEFINED> instruction: 0xf8d94b37
    f7a4:	ldrbtmi	r2, [fp], #-0
    f7a8:	ldmdbvs	fp, {sl, ip, pc}^
    f7ac:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    f7b0:			; <UNDEFINED> instruction: 0xf7fa0a90
    f7b4:	ldmdbmi	r3!, {r0, r7, r9, fp, ip, sp, lr, pc}
    f7b8:	ldmdami	r3!, {r0, r2, r9, sp}
    f7bc:	ldrbtmi	r2, [r9], #-1065	; 0xfffffbd7
    f7c0:			; <UNDEFINED> instruction: 0xf7f24478
    f7c4:	blmi	c8a3dc <fchmod@plt+0xc881c4>
    f7c8:	ldrdcs	pc, [r0], -r9
    f7cc:	strls	r4, [r0], #-1147	; 0xfffffb85
    f7d0:			; <UNDEFINED> instruction: 0x4601695b
    f7d4:	beq	fe44b03c <fchmod@plt+0xfe448e24>
    f7d8:	blx	1bcd7c8 <fchmod@plt+0x1bcb5b0>
    f7dc:	andcs	r4, r5, #44, 18	; 0xb0000
    f7e0:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    f7e4:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
    f7e8:	b	ffc4d7b8 <fchmod@plt+0xffc4b5a0>
    f7ec:	blls	12209c <fchmod@plt+0x11fe84>
    f7f0:			; <UNDEFINED> instruction: 0xf8cd447a
    f7f4:	movwls	fp, #4096	; 0x1000
    f7f8:			; <UNDEFINED> instruction: 0xf8d96953
    f7fc:	strmi	r2, [r1], -r0
    f800:	beq	fe44b068 <fchmod@plt+0xfe448e50>
    f804:	blx	164d7f4 <fchmod@plt+0x164b5dc>
    f808:	andseq	fp, r5, ip, lsr #21
    f80c:	andseq	fp, r5, r6, lsr #21
    f810:	mulseq	r5, r6, sl
    f814:	andeq	r6, r0, lr, asr r2
    f818:	andeq	r5, r0, sl, lsr lr
    f81c:	andeq	r4, r0, r0, lsr #7
    f820:	andeq	r5, r0, lr, lsr #30
    f824:	andeq	r4, r0, r4, lsr r3
    f828:			; <UNDEFINED> instruction: 0x0015b8d8
    f82c:	andeq	r5, r0, r2, ror #29
    f830:	strdeq	r4, [r0], -ip
    f834:	andseq	fp, r5, r0, lsr #15
    f838:			; <UNDEFINED> instruction: 0x00005cbe
    f83c:	andeq	r4, r0, r4, asr r1
    f840:	andeq	r4, r0, r8, lsl r1
    f844:	andeq	r5, r0, r8, lsr #27
    f848:	strdeq	r4, [r0], -r2
    f84c:	andeq	r5, r0, r2, lsr #26
    f850:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    f854:	andseq	fp, r5, r8, ror r6
    f858:	andeq	r5, r0, r2, asr #23
    f85c:	andeq	r4, r0, ip, lsr #1
    f860:	andeq	r5, r0, r8, ror fp
    f864:	muleq	r0, r2, r0
    f868:	andeq	r5, r0, sl, lsr #28
    f86c:	andeq	r4, r0, r0, ror r0
    f870:	andeq	r5, r0, sl, asr #28
    f874:	andeq	r4, r0, r0, asr r0
    f878:	muleq	r0, r0, sp
    f87c:	andeq	r4, r0, r2, asr #32
    f880:	andseq	fp, r5, r6, ror #11
    f884:	andeq	r5, r0, sl, ror #26
    f888:	andeq	r4, r0, ip, lsl r0
    f88c:	andseq	fp, r5, r0, asr #11
    f890:	andeq	r5, r0, lr, lsr #23
    f894:	strdeq	r3, [r0], -r6
    f898:	mulseq	r5, ip, r5
    f89c:	mvnsmi	lr, sp, lsr #18
    f8a0:	addlt	r4, r2, r7, lsl r6
    f8a4:	movwls	r6, #6226	; 0x1852
    f8a8:	ldrtle	r0, [r0], #-1875	; 0xfffff8ad
    f8ac:	strmi	sl, [r5], -r1, lsl #28
    f8b0:			; <UNDEFINED> instruction: 0xf000e00b
    f8b4:	strmi	pc, [r0], r5, asr #17
    f8b8:	strtmi	fp, [r0], -r0, lsl #19
    f8bc:	ldc2	7, cr15, [r0], {248}	; 0xf8
    f8c0:	strtmi	r4, [r8], -r1, lsl #12
    f8c4:			; <UNDEFINED> instruction: 0xf8def000
    f8c8:	ldrtmi	fp, [r0], -r8, lsr #3
    f8cc:			; <UNDEFINED> instruction: 0xf90cf7ff
    f8d0:	stmdacs	r0, {r2, r9, sl, lr}
    f8d4:	andlt	sp, r2, sp, ror #3
    f8d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f8dc:	andcs	r4, r5, #294912	; 0x48000
    f8e0:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    f8e4:			; <UNDEFINED> instruction: 0xf7f24478
    f8e8:			; <UNDEFINED> instruction: 0x4643ea72
    f8ec:	strmi	r4, [r1], -r2, lsr #12
    f8f0:			; <UNDEFINED> instruction: 0xf7fa4638
    f8f4:	stmdbmi	lr, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    f8f8:	stmdami	lr, {r0, r2, r9, sp}
    f8fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f900:	b	194d8d0 <fchmod@plt+0x194b6b8>
    f904:	strmi	r4, [r1], -r2, lsr #12
    f908:			; <UNDEFINED> instruction: 0xf7fa4638
    f90c:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    f910:	stmdami	sl, {r0, r2, r9, sp}
    f914:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f918:	b	164d8e8 <fchmod@plt+0x164b6d0>
    f91c:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
    f920:	ldrtmi	r4, [r8], -r1, lsl #12
    f924:			; <UNDEFINED> instruction: 0xf9c8f7fa
    f928:	andeq	r5, r0, r2, lsr #26
    f92c:	strdeq	r3, [r0], -r8
    f930:	andeq	r5, r0, r4, lsr sp
    f934:	ldrdeq	r3, [r0], -lr
    f938:	andeq	r5, r0, r0, lsl #16
    f93c:	andeq	r3, r0, r6, asr #29
    f940:	mvnsmi	lr, #737280	; 0xb4000
    f944:	stmdami	fp!, {r1, r2, r9, sl, lr}
    f948:	stmdbmi	fp!, {r0, r1, r2, r7, ip, sp, pc}
    f94c:	ldrbtmi	r4, [r8], #-1681	; 0xfffff96f
    f950:	stcls	8, cr6, [lr], {82}	; 0x52
    f954:	stmdavs	r9, {r0, r6, fp, ip, lr}
    f958:			; <UNDEFINED> instruction: 0xf04f9105
    f95c:	movwls	r0, #4352	; 0x1100
    f960:	ldrtle	r0, [r9], #-1875	; 0xfffff8ad
    f964:			; <UNDEFINED> instruction: 0xf10daf01
    f968:	and	r0, fp, r8, lsl #16
    f96c:			; <UNDEFINED> instruction: 0xf7fc4641
    f970:	strmi	pc, [r4], -r9, ror #16
    f974:			; <UNDEFINED> instruction: 0x4631b1b8
    f978:			; <UNDEFINED> instruction: 0xf8b4f000
    f97c:	strtmi	fp, [r0], -r0, lsl #6
    f980:			; <UNDEFINED> instruction: 0xf8d6f000
    f984:			; <UNDEFINED> instruction: 0xf7ff4638
    f988:	strmi	pc, [r5], -pc, lsr #17
    f98c:	mvnle	r2, r0, lsl #16
    f990:	blmi	662200 <fchmod@plt+0x65ffe8>
    f994:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f998:	blls	169a08 <fchmod@plt+0x1677f0>
    f99c:	qsuble	r4, sl, r7
    f9a0:	pop	{r0, r1, r2, ip, sp, pc}
    f9a4:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
    f9a8:	ldmdami	r6, {r0, r2, r9, sp}
    f9ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f9b0:	b	34d980 <fchmod@plt+0x34b768>
    f9b4:	strtmi	r9, [sl], -r4, lsl #22
    f9b8:	strbmi	r4, [r8], -r1, lsl #12
    f9bc:			; <UNDEFINED> instruction: 0xf97cf7fa
    f9c0:	andcs	r4, r5, #278528	; 0x44000
    f9c4:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    f9c8:			; <UNDEFINED> instruction: 0xf7f24478
    f9cc:	strtmi	lr, [sl], -r0, lsl #20
    f9d0:	strbmi	r4, [r8], -r1, lsl #12
    f9d4:			; <UNDEFINED> instruction: 0xf970f7fa
    f9d8:	andcs	r4, r5, #212992	; 0x34000
    f9dc:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    f9e0:			; <UNDEFINED> instruction: 0xf7f24478
    f9e4:	stmdavs	r2!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    f9e8:	strbmi	r4, [r8], -r1, lsl #12
    f9ec:			; <UNDEFINED> instruction: 0xf964f7fa
    f9f0:	ldmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f9f4:	andeq	r7, r1, r6, asr r4
    f9f8:	andeq	r0, r0, r4, lsl #4
    f9fc:	andeq	r7, r1, r0, lsl r4
    fa00:	andeq	r5, r0, r8, lsr #25
    fa04:	andeq	r3, r0, lr, lsr #28
    fa08:	andeq	r5, r0, r6, asr #25
    fa0c:	andeq	r3, r0, r4, lsl lr
    fa10:	andeq	r5, r0, r6, lsr r7
    fa14:	strdeq	r3, [r0], -ip
    fa18:			; <UNDEFINED> instruction: 0x460db538
    fa1c:	cmnlt	r1, r1, lsl #16
    fa20:	and	r4, r2, r4, lsl #12
    fa24:	strcc	r6, [ip], #-2273	; 0xfffff71f
    fa28:	stmiavs	r2!, {r0, r3, r4, r5, r8, ip, sp, pc}
    fa2c:			; <UNDEFINED> instruction: 0xf7f24628
    fa30:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    fa34:			; <UNDEFINED> instruction: 0x4620d1f6
    fa38:			; <UNDEFINED> instruction: 0x460cbd38
    fa3c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    fa40:	andcc	r7, r1, r3, lsl #16
    fa44:	blcc	87c038 <fchmod@plt+0x879e20>
    fa48:	stmdale	r5, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
    fa4c:	blcc	8da94 <fchmod@plt+0x8b87c>
    fa50:	mvnsle	r2, r0, lsl #22
    fa54:			; <UNDEFINED> instruction: 0x47704618
    fa58:	andcs	r4, r5, #98304	; 0x18000
    fa5c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    fa60:			; <UNDEFINED> instruction: 0xf7f24478
    fa64:	stmdbmi	r5, {r0, r4, r5, r7, r8, fp, ip, sp, pc}
    fa68:	stmdami	r5, {r0, r2, r9, sp}
    fa6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    fa70:	stmiblt	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fa74:	andeq	r5, r0, lr, lsl #25
    fa78:	andeq	r3, r0, ip, ror sp
    fa7c:	andeq	r5, r0, r8, asr ip
    fa80:	andeq	r3, r0, lr, ror #26
    fa84:			; <UNDEFINED> instruction: 0x4606b570
    fa88:	ldrdmi	pc, [r0], #128	; 0x80
    fa8c:	ldmdblt	r4, {r0, r2, r3, r9, sl, lr}
    fa90:	stmdavs	r4!, {r3, sp, lr, pc}
    fa94:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
    fa98:			; <UNDEFINED> instruction: 0xf7f24629
    fa9c:	stmdacs	r0, {r1, r8, fp, sp, lr, pc}
    faa0:	ldfltp	f5, [r0, #-988]!	; 0xfffffc24
    faa4:			; <UNDEFINED> instruction: 0xf7f82008
    faa8:			; <UNDEFINED> instruction: 0xf8d6fac9
    faac:	strmi	r2, [r3], -r0, asr #1
    fab0:	andsvs	r6, sl, r5, asr #32
    fab4:			; <UNDEFINED> instruction: 0xf8c62001
    fab8:	ldcllt	0, cr3, [r0, #-768]!	; 0xfffffd00
    fabc:			; <UNDEFINED> instruction: 0x4605b538
    fac0:			; <UNDEFINED> instruction: 0xffe0f7ff
    fac4:	teqlt	r0, r4, lsl #12
    fac8:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
    facc:			; <UNDEFINED> instruction: 0xb1234628
    fad0:			; <UNDEFINED> instruction: 0xf7fa2105
    fad4:			; <UNDEFINED> instruction: 0x4620fd3b
    fad8:	tstcs	r6, r8, lsr sp
    fadc:	ldc2	7, cr15, [r6, #-1000]!	; 0xfffffc18
    fae0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    fae4:			; <UNDEFINED> instruction: 0x460db538
    fae8:	ldrsbtcc	pc, [r4], r1	; <UNPREDICTABLE>
    faec:	ldmdblt	r3, {r2, r9, sl, lr}
    faf0:	ldmvs	fp, {r1, r2, sp, lr, pc}^
    faf4:	ldmdavs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    faf8:	mvnsle	r4, r2, lsr #5
    fafc:	ldclt	0, cr2, [r8, #-0]
    fb00:			; <UNDEFINED> instruction: 0xf7f82014
    fb04:			; <UNDEFINED> instruction: 0xf8d4fa9b
    fb08:			; <UNDEFINED> instruction: 0xf8d510bc
    fb0c:	andcs	r3, r0, #184	; 0xb8
    fb10:	strpl	lr, [r0], #-2496	; 0xfffff640
    fb14:			; <UNDEFINED> instruction: 0xf8c46081
    fb18:	stmib	r0, {r2, r3, r4, r5, r7}^
    fb1c:			; <UNDEFINED> instruction: 0xb1232303
    fb20:			; <UNDEFINED> instruction: 0xf8c560d8
    fb24:	strhcs	r0, [r1], -r8
    fb28:			; <UNDEFINED> instruction: 0xf8c5bd38
    fb2c:			; <UNDEFINED> instruction: 0xe7f800b4
    fb30:	strmi	r4, [r1], -r7, lsl #22
    fb34:	and	r4, r2, fp, ror r4
    fb38:	addmi	r6, sl, #5898240	; 0x5a0000
    fb3c:	ldmdavs	fp, {r1, r2, ip, lr, pc}
    fb40:	mvnsle	r2, r0, lsl #22
    fb44:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    fb48:	stcllt	0, cr15, [r0]
    fb4c:	svclt	0x00004770
    fb50:	andseq	fp, r5, r8, lsl #5
    fb54:	andseq	fp, r5, r6, ror r2
    fb58:	blmi	27d040 <fchmod@plt+0x27ae28>
    fb5c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    fb60:	strmi	fp, [r5], -r4, ror #2
    fb64:	stmdavs	r4!, {r0, sp, lr, pc}
    fb68:	stmdavs	r0!, {r2, r6, r8, ip, sp, pc}^
    fb6c:	ldrdcc	pc, [r0], #128	; 0x80
    fb70:	mvnsle	r2, r0, lsl #22
    fb74:	stmdavs	r4!, {r3, r5, r7, r8, r9, sl, lr}
    fb78:	mvnsle	r2, r0, lsl #24
    fb7c:	svclt	0x0000bd38
    fb80:	andseq	fp, r5, r0, ror #4
    fb84:	cfstr32mi	mvfx11, [r4], {16}
    fb88:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    fb8c:	ldc2	0, cr15, [r2]
    fb90:	eorvs	r2, r3, r0, lsl #6
    fb94:	svclt	0x0000bd10
    fb98:	andseq	fp, r5, r4, lsr r2
    fb9c:	vqshl.s8	d27, d16, d2
    fba0:	strcs	r3, [r0], #-513	; 0xfffffdff
    fba4:	subvc	pc, r5, #1610612748	; 0x6000000c
    fba8:			; <UNDEFINED> instruction: 0xf64a2500
    fbac:	stmib	r0, {r0, r3, r7, r8, r9, ip, sp}^
    fbb0:			; <UNDEFINED> instruction: 0xf6ce4504
    fbb4:	andvs	r7, r2, sp, asr #7
    fbb8:	rscsmi	pc, lr, #80740352	; 0x4d00000
    fbbc:			; <UNDEFINED> instruction: 0xf6c96043
    fbc0:	vqsub.s8	d16, d21, d26
    fbc4:	addvs	r4, r2, r6, ror r3
    fbc8:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    fbcc:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
    fbd0:	svclt	0x00004770
    fbd4:			; <UNDEFINED> instruction: 0x2798f8df
    fbd8:	stfeqp	f7, [r0], {1}
    fbdc:			; <UNDEFINED> instruction: 0x3794f8df
    fbe0:	push	{r1, r3, r4, r5, r6, sl, lr}
    fbe4:			; <UNDEFINED> instruction: 0xb0954ff0
    fbe8:	svcge	0x000358d3
    fbec:	strmi	r4, [r5], -ip, lsl #12
    fbf0:	tstls	r3, #1769472	; 0x1b0000
    fbf4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fbf8:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    fbfc:	stcne	8, cr15, [ip], {84}	; 0x54
    fc00:			; <UNDEFINED> instruction: 0xf854463e
    fc04:	ldrcc	r2, [r0, -r8, lsl #24]
    fc08:	stccc	8, cr15, [r4], {84}	; 0x54
    fc0c:	strgt	r4, [pc], -r4, ror #10
    fc10:	ldmib	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    fc14:	vrhadd.s8	d19, d10, d2
    fc18:	vqshl.s8	q10, q12, #5
    fc1c:	stmdavs	r8!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    fc20:			; <UNDEFINED> instruction: 0x0c01ea83
    fc24:	b	336838 <fchmod@plt+0x334620>
    fc28:			; <UNDEFINED> instruction: 0xf24b0c00
    fc2c:	ldrmi	r7, [pc], #-598	; fc34 <fchmod@plt+0xda1c>
    fc30:	strmi	r6, [r4], -fp, lsr #16
    fc34:			; <UNDEFINED> instruction: 0x0c01ea8c
    fc38:	stmiavs	fp!, {r0, r1, r2, r3, r4, sl, lr}
    fc3c:	sbceq	pc, r7, #216006656	; 0xce00000
    fc40:	ldrhmi	r4, [r8], #-76	; 0xffffffb4
    fc44:	bl	13685c <fchmod@plt+0x134644>
    fc48:			; <UNDEFINED> instruction: 0xf64c6c7c
    fc4c:	ldrmi	r6, [sl], #-3822	; 0xfffff112
    fc50:	b	2a004 <fchmod@plt+0x27dec>
    fc54:	b	fe10fc8c <fchmod@plt+0xfe10da74>
    fc58:	ldrmi	r0, [sl], #-268	; 0xfffffef4
    fc5c:	vmlal.s8	q11, d28, d27
    fc60:			; <UNDEFINED> instruction: 0xf6401ebd
    fc64:	subsmi	r7, r8, pc, lsr #15
    fc68:	bicseq	pc, fp, #1879048196	; 0x70000004
    fc6c:	vmov.i32	d20, #2097152	; 0x00200000
    fc70:	vsubw.s8	q10, <illegal reg q7.5>, d16
    fc74:			; <UNDEFINED> instruction: 0xf8dd577c
    fc78:	bl	33bd70 <fchmod@plt+0x339b58>
    fc7c:	stmdals	r5, {r4, r5, r9, ip, lr}
    fc80:	streq	lr, [r2], -r1, lsl #20
    fc84:	strmi	r6, [r3], #-2217	; 0xfffff757
    fc88:	strmi	r4, [fp], #-102	; 0xffffff9a
    fc8c:	smlabbeq	r2, ip, sl, lr
    fc90:	blls	1a0d10 <fchmod@plt+0x19eaf8>
    fc94:	vadd.i8	d25, d7, d7
    fc98:	bl	962ec <fchmod@plt+0x940d4>
    fc9c:	ldrmi	r3, [lr], #2294	; 0x8f6
    fca0:	tsteq	r8, r1, lsl #20
    fca4:	b	fe060f44 <fchmod@plt+0xfe05ed2c>
    fca8:	b	fe0900e0 <fchmod@plt+0xfe08dec8>
    fcac:	ldrbtmi	r0, [r1], #-776	; 0xfffffcf8
    fcb0:	ldrtmi	r4, [ip], #1031	; 0x407
    fcb4:	bl	2374dc <fchmod@plt+0x2352c4>
    fcb8:	vand	d18, d28, d17
    fcbc:	b	e7d6c <fchmod@plt+0xe5b54>
    fcc0:	vabdl.s8	q8, d4, d1
    fcc4:	subsmi	r7, r7, r7, lsl #1
    fcc8:	movweq	lr, #6792	; 0x1a88
    fccc:	ldrtmi	r4, [r0], #-1127	; 0xfffffb99
    fcd0:	bls	260d18 <fchmod@plt+0x25eb00>
    fcd4:	ldrbvs	lr, [r7, -r1, lsl #22]!
    fcd8:	cdppl	2, 0, cr15, cr1, cr9, {2}
    fcdc:	streq	lr, [r7], -r3, lsl #20
    fce0:	tstvs	r3, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    fce4:	streq	lr, [r8], -r6, lsl #21
    fce8:	teqeq	r0, #211812352	; 0xca00000	; <UNPREDICTABLE>
    fcec:	b	fe060d0c <fchmod@plt+0xfe05eaf4>
    fcf0:	ldrmi	r0, [r3], #-3079	; 0xfffff3f9
    fcf4:	cdppl	6, 4, cr15, cr6, cr15, {6}
    fcf8:	eorspl	lr, r6, r7, lsl #22
    fcfc:	streq	lr, [r8], -r3, lsl #22
    fd00:	movweq	lr, #2572	; 0xa0c
    fd04:	andeq	lr, r0, #552960	; 0x87000
    fd08:			; <UNDEFINED> instruction: 0xf649404b
    fd0c:	ldrtmi	r0, [r3], #-3288	; 0xfffff328
    fd10:			; <UNDEFINED> instruction: 0xf6c69e0a
    fd14:	strls	r1, [r1], #-3200	; 0xfffff380
    fd18:	mvnscc	lr, #0, 22
    fd1c:	ldrbtmi	r4, [r1], #-1206	; 0xfffffb4a
    fd20:	vmlaeq.f32	s28, s6, s4
    fd24:	vmlaeq.f32	s28, s15, s28
    fd28:	andeq	lr, r3, #128, 20	; 0x80000
    fd2c:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
    fd30:			; <UNDEFINED> instruction: 0xf6cf9e0c
    fd34:	bl	e639c <fchmod@plt+0xe4184>
    fd38:	strmi	r2, [ip], #3774	; 0xebe
    fd3c:	b	a0ee0 <fchmod@plt+0x9ecc8>
    fd40:	b	fe312d80 <fchmod@plt+0xfe310b68>
    fd44:			; <UNDEFINED> instruction: 0xf24f0c00
    fd48:	ldrtmi	r7, [ip], #687	; 0x2af
    fd4c:	subcc	pc, r4, #200, 12	; 0xc800000
    fd50:	smlabbeq	lr, r3, sl, lr
    fd54:	bl	3a0e24 <fchmod@plt+0x39ec0c>
    fd58:	ldmdane	r6, {r2, r3, r4, r5, r6, sl, fp, sp, lr}
    fd5c:	andeq	lr, ip, #4096	; 0x1000
    fd60:	subsmi	r9, sl, sp, lsl #16
    fd64:	smlabbeq	ip, lr, sl, lr
    fd68:			; <UNDEFINED> instruction: 0xf5a04432
    fd6c:	cdpcc	6, 4, cr4, cr15, cr4, {1}
    fd70:	bl	336db8 <fchmod@plt+0x334ba0>
    fd74:	ldrtmi	r5, [r3], #-562	; 0xfffffdce
    fd78:	streq	lr, [r2], -r1, lsl #20
    fd7c:			; <UNDEFINED> instruction: 0x71bef24d
    fd80:	streq	lr, [lr], -r6, lsl #21
    fd84:	cmpne	ip, r8, asr #13	; <UNPREDICTABLE>
    fd88:	blls	3a0e08 <fchmod@plt+0x39ebf0>
    fd8c:	streq	lr, [r2, -ip, lsl #21]
    fd90:	bl	a101c <fchmod@plt+0x9ee04>
    fd94:	ldrmi	r3, [r9], #-1782	; 0xfffff90a
    fd98:	b	1e0fd8 <fchmod@plt+0x1dedc0>
    fd9c:	b	fe0501bc <fchmod@plt+0xfe04dfa4>
    fda0:	vrhadd.s8	d16, d1, d12
    fda4:	ldrbtmi	r1, [r1], #-1826	; 0xfffff8de
    fda8:	ldrcc	pc, [r0, r6, asr #13]
    fdac:	movweq	lr, #27266	; 0x6a82
    fdb0:	bl	1a0f34 <fchmod@plt+0x19ed1c>
    fdb4:	ldrtmi	r2, [ip], #433	; 0x1b1
    fdb8:	streq	lr, [r1, -r3, lsl #20]
    fdbc:	movweq	lr, #6790	; 0x1a86
    fdc0:	strbmi	r4, [sl], #-87	; 0xffffffa9
    fdc4:			; <UNDEFINED> instruction: 0xf8dd4467
    fdc8:	stcls	0, cr14, [r4], {68}	; 0x44
    fdcc:	sfmpl	f7, 3, [r2], #-264	; 0xfffffef8
    fdd0:	ldrbvs	lr, [r7, -r1, lsl #22]!
    fdd4:	lfmvs	f7, 1, [lr], {207}	; 0xcf
    fdd8:	stmdbeq	r7, {r0, r1, r9, fp, sp, lr, pc}
    fddc:	orrcc	pc, lr, #68, 4	; 0x40000004
    fde0:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
    fde4:	cmnvs	r9, #-1610612724	; 0xa000000c	; <UNPREDICTABLE>
    fde8:	b	fe061034 <fchmod@plt+0xfe05ee1c>
    fdec:	ldrbtmi	r0, [r3], #-2055	; 0xfffff7f9
    fdf0:	bl	1f6640 <fchmod@plt+0x1f4428>
    fdf4:	ldrmi	r5, [lr], #-2361	; 0xfffff6c7
    fdf8:	movweq	lr, #39432	; 0x9a08
    fdfc:	stmdaeq	r1!, {r6, r9, sl, ip, sp, lr, pc}
    fe00:			; <UNDEFINED> instruction: 0xf6c4404b
    fe04:	ldrtmi	r1, [r3], #-2228	; 0xfffff74c
    fe08:	beq	28a82c <fchmod@plt+0x288614>
    fe0c:	strtmi	r4, [r4], #1168	; 0x490
    fe10:	mvnscc	lr, #9216	; 0x2400
    fe14:	b	2a0f20 <fchmod@plt+0x29ed08>
    fe18:	vadd.i8	d16, d11, d3
    fe1c:	b	fe21e724 <fchmod@plt+0xfe21c50c>
    fe20:	vmlal.s8	q8, d12, d7
    fe24:	strmi	r0, [r8], #2624	; 0xa40
    fe28:	strbtmi	r9, [r7], #-2313	; 0xfffff6f7
    fe2c:	bl	f6e6c <fchmod@plt+0xf4c54>
    fe30:	strmi	r2, [sl], #2232	; 0x8b8
    fe34:	smlabbeq	r8, r3, sl, lr
    fe38:	b	61168 <fchmod@plt+0x5ef50>
    fe3c:			; <UNDEFINED> instruction: 0xf6450c09
    fe40:	b	fe31838c <fchmod@plt+0xfe316174>
    fe44:	vmull.s8	q8, d2, d3
    fe48:	ldrtmi	r6, [ip], #350	; 0x15e
    fe4c:	cfstrsls	mvf4, [r3], {33}	; 0x21
    fe50:	strvc	pc, [sl, ip, asr #4]!
    fe54:	vldmiavs	ip!, {d30-<overflow reg d33>}
    fe58:	ldrne	pc, [r6, lr, asr #13]!
    fe5c:	streq	lr, [ip], -r8, lsl #21
    fe60:	andsmi	r4, lr, r7, lsr #8
    fe64:	stmdbeq	r8, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    fe68:	streq	lr, [r8], -r6, lsl #21
    fe6c:	ldrbmi	r4, [r6], #-1049	; 0xfffffbe7
    fe70:			; <UNDEFINED> instruction: 0xf2419c08
    fe74:	vmov.i16	q10, #768	; 0x0300
    fe78:	bl	31a790 <fchmod@plt+0x318578>
    fe7c:	strmi	r5, [r2], #1782	; 0x6f6
    fe80:	streq	lr, [r6, -ip, lsl #21]
    fe84:	cmpeq	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
    fe88:	stmdaeq	r8, {r0, r1, r2, r9, fp, sp, lr, pc}
    fe8c:	msrvs	CPSR_fsxc, #-805306356	; 0xd000000c
    fe90:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
    fe94:	strbmi	r4, [r1], #-1202	; 0xfffffb4e
    fe98:	strbtmi	r4, [r3], #-1059	; 0xfffffbdd
    fe9c:	bl	1b6ec0 <fchmod@plt+0x1b4ca8>
    fea0:	b	fe1a056c <fchmod@plt+0xfe19e354>
    fea4:	b	1d1ab0 <fchmod@plt+0x1cf898>
    fea8:	vabd.s8	d16, d14, d12
    feac:	rsbsmi	r6, r7, r1, lsl #25
    feb0:	stceq	6, cr15, [r1], #820	; 0x334
    feb4:			; <UNDEFINED> instruction: 0xf64f444f
    feb8:	vmul.f<illegal width 8>	d19, d30, d0[2]
    febc:	ldrmi	r7, [r4], #2515	; 0x9d3
    fec0:	ldrcc	lr, [r7, -r1, lsl #22]!
    fec4:	b	fe061150 <fchmod@plt+0xfe05ef38>
    fec8:	ldrtmi	r0, [r9], #2055	; 0x807
    fecc:	streq	lr, [r6], -r8, lsl #20
    fed0:	submi	r4, lr, ip, lsl #9
    fed4:	ldrtmi	r9, [r3], #-3084	; 0xfffff3f4
    fed8:	mvnsvs	lr, #7168	; 0x1c00
    fedc:	stmdaeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    fee0:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
    fee4:	mvnpl	pc, ip, asr #12
    fee8:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
    feec:	mvnne	pc, r2, asr #5
    fef0:	strtmi	r4, [r1], #-1232	; 0xfffffb30
    fef4:	vqshl.s8	d20, d9, d0
    fef8:	bl	eea58 <fchmod@plt+0xec840>
    fefc:			; <UNDEFINED> instruction: 0xf2cc58f8
    ff00:	b	fe0de7e4 <fchmod@plt+0xfe0dc5cc>
    ff04:	ldrbtmi	r0, [r2], #1544	; 0x608
    ff08:	stcls	0, cr4, [r6], {55}	; 0x37
    ff0c:	strbmi	r4, [r2], #95	; 0x5f
    ff10:	bl	221208 <fchmod@plt+0x21eff0>
    ff14:	b	fe22320c <fchmod@plt+0xfe220ff4>
    ff18:	andsmi	r0, lr, ip, lsl #12
    ff1c:	orrpl	pc, r7, #64, 12	; 0x4000000
    ff20:	streq	lr, [r8], -r6, lsl #21
    ff24:	bicsmi	pc, r5, #-268435444	; 0xf000000c
    ff28:	strtmi	r4, [r3], #-1102	; 0xfffffbb2
    ff2c:	strbtmi	r9, [r3], #-3083	; 0xfffff3f5
    ff30:	ldrtcc	lr, [r6], -ip, lsl #22
    ff34:	streq	lr, [r6, -ip, lsl #21]
    ff38:	streq	lr, [r8, -r7, lsl #20]
    ff3c:	stmiami	sp!, {r0, r6, r9, ip, sp, lr, pc}^
    ff40:	streq	lr, [ip, -r7, lsl #21]
    ff44:	ldmdapl	sl, {r2, r6, r7, r9, ip, sp, lr, pc}^
    ff48:	strtmi	r4, [r0], #1081	; 0x439
    ff4c:	cfldrsls	mvf4, [r0], {176}	; 0xb0
    ff50:	mvnsvs	lr, r6, lsl #22
    ff54:	streq	lr, [r1, -r6, lsl #21]
    ff58:	streq	lr, [ip, -r7, lsl #20]
    ff5c:	stcne	6, cr15, [r5], {78}	; 0x4e
    ff60:			; <UNDEFINED> instruction: 0xf6ca4077
    ff64:	ldrbmi	r1, [r7], #-3299	; 0xfffff31d
    ff68:	strmi	r4, [ip], #1188	; 0x4a4
    ff6c:	bl	76f88 <fchmod@plt+0x74d70>
    ff70:	vaba.s8	<illegal reg q10.5>, q13, <illegal reg q11.5>
    ff74:	b	fe05eb5c <fchmod@plt+0xfe05c944>
    ff78:			; <UNDEFINED> instruction: 0xf6cf0907
    ff7c:	b	262b40 <fchmod@plt+0x260928>
    ff80:	strtmi	r0, [r2], #1542	; 0x606
    ff84:	ldrtmi	r4, [sl], #78	; 0x4e
    ff88:	vqshl.s8	d20, d19, d0
    ff8c:			; <UNDEFINED> instruction: 0xf2c626d9
    ff90:	stcls	6, cr7, [r8], {111}	; 0x6f
    ff94:			; <UNDEFINED> instruction: 0x43b3eb07
    ff98:	stmdbeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    ff9c:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
    ffa0:	b	fe2763d0 <fchmod@plt+0xfe2741b8>
    ffa4:	strbmi	r0, [r1], #2311	; 0x907
    ffa8:	ldmne	r1!, {r1, r2, r3, sl, lr}^
    ffac:	stmmi	sl, {r2, r6, r9, sl, ip, sp, lr, pc}
    ffb0:	ldmdbcc	r9!, {r0, r1, r8, r9, fp, sp, lr, pc}
    ffb4:	stmdapl	sl!, {r3, r6, r7, r9, sl, ip, sp, lr, pc}
    ffb8:	streq	lr, [r9], -r3, lsl #21
    ffbc:	ldrsbtmi	r4, [r7], -r8
    ffc0:	subsmi	r4, pc, r8, asr #9
    ffc4:			; <UNDEFINED> instruction: 0xf5a444bc
    ffc8:	vqshl.s64	d2, d24, #39	; 0x27
    ffcc:	stcls	7, cr6, [lr], {190}	; 0xbe
    ffd0:	fldmiaxvs	ip!, {d30-d33}	;@ Deprecated
    ffd4:	streq	lr, [ip], -r9, lsl #21
    ffd8:	b	fe0e00ac <fchmod@plt+0xfe0dde94>
    ffdc:	ldrmi	r0, [sl], #777	; 0x309
    ffe0:	movweq	lr, #51975	; 0xcb07
    ffe4:	bpl	ffecac1c <fchmod@plt+0xffec8a04>
    ffe8:	streq	lr, [sl], -ip, lsl #21
    ffec:	streq	lr, [r9], -r6, lsl #20
    fff0:	stmibvs	r1, {r0, r1, r2, r3, r6, r9, ip, sp, lr, pc}
    fff4:	streq	lr, [ip], -r6, lsl #21
    fff8:	ldmdbvc	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
    fffc:	stmdbls	fp, {r1, r2, r3, sl, lr}
   10000:	ldrtmi	lr, [r6], sl, lsl #22
   10004:	b	fe2a1230 <fchmod@plt+0xfe29f018>
   10008:	ldrbmi	r0, [r1], #1798	; 0x706
   1000c:	tsteq	ip, r7, lsl #20
   10010:	sfmne	f7, 1, [r2], #-280	; 0xfffffee8
   10014:	smlabbeq	sl, r1, sl, lr
   10018:	ldcpl	6, cr15, [sp], {198}	; 0xc6
   1001c:	strtmi	r4, [r4], #1089	; 0x441
   10020:			; <UNDEFINED> instruction: 0xf64344b4
   10024:	bl	19205c <fchmod@plt+0x18fe44>
   10028:			; <UNDEFINED> instruction: 0xf6cf3131
   1002c:	submi	r5, pc, r5, ror #17
   10030:	ldrmi	r4, [pc], #-78	; 10038 <fchmod@plt+0xde20>
   10034:	strmi	r4, [r8], #1264	; 0x4f0
   10038:	bl	77050 <fchmod@plt+0x74e38>
   1003c:			; <UNDEFINED> instruction: 0xf64e7737
   10040:	rsbsmi	r2, lr, r4, asr #6
   10044:	strbmi	r4, [lr], #-121	; 0xffffff87
   10048:			; <UNDEFINED> instruction: 0x43bef2ca
   1004c:	cfstrsls	mvf4, [r7], {35}	; 0x23
   10050:	ldrbtpl	lr, [r6], -r7, lsl #22
   10054:	rsbsmi	r4, r1, fp, lsr r4
   10058:	strbtmi	r4, [r1], #-119	; 0xffffff89
   1005c:	stmibvc	r9!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}
   10060:	ldmibcc	lr, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
   10064:	stclcc	6, cr15, [r0], #-272	; 0xfffffef0
   10068:	teqmi	r1, r6, lsl #22
   1006c:	submi	r4, pc, r1, lsr #9
   10070:	strbmi	r4, [r7], #-1201	; 0xfffffb4f
   10074:	stcls	0, cr4, [sl], {78}	; 0x4e
   10078:	lfmvs	f7, 1, [fp], #828	; 0x33c
   1007c:	ldrbcs	lr, [r7, -r1, lsl #22]!
   10080:	bmi	1c4d9b4 <fchmod@plt+0x1c4b79c>
   10084:	strtmi	r4, [r4], #126	; 0x7e
   10088:	strmi	r4, [ip], #1054	; 0x41e
   1008c:			; <UNDEFINED> instruction: 0xf6474079
   10090:	bl	1e8fb0 <fchmod@plt+0x1e6d98>
   10094:			; <UNDEFINED> instruction: 0xf6c27636
   10098:			; <UNDEFINED> instruction: 0x4071039b
   1009c:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   100a0:	ldmdbls	r0, {r0, r3, r7, sl, lr}
   100a4:	bvs	ff00dbd8 <fchmod@plt+0xff00b9c0>
   100a8:	bl	1b70bc <fchmod@plt+0x1b4ea4>
   100ac:	strmi	r5, [fp], #-2425	; 0xfffff687
   100b0:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
   100b4:	strbtmi	r1, [r0], #2457	; 0x999
   100b8:	movweq	lr, #39558	; 0x9a86
   100bc:	vshl.s8	d20, d2, d18
   100c0:	bl	26f4b0 <fchmod@plt+0x26d298>
   100c4:	ldrtmi	r4, [sl], #2104	; 0x838
   100c8:	movweq	lr, #35459	; 0x8a83
   100cc:	stccs	6, cr15, [r1], #824	; 0x338
   100d0:	strtmi	r4, [r4], #1107	; 0x453
   100d4:	b	fe26140c <fchmod@plt+0xfe25f1f4>
   100d8:	bl	212500 <fchmod@plt+0x2102e8>
   100dc:	stcls	3, cr2, [r6], {115}	; 0x73
   100e0:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   100e4:	beq	fe18c9f8 <fchmod@plt+0xfe18a7e0>
   100e8:	vmls.i<illegal width 8>	d20, d13, d1[2]
   100ec:	strtmi	r4, [r2], #2799	; 0xaef
   100f0:	bl	f711c <fchmod@plt+0xf4f04>
   100f4:	strbmi	r7, [r2], #305	; 0x131
   100f8:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   100fc:	streq	lr, [r1, -r3, lsl #21]
   10100:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   10104:	stmdbpl	r5, {r0, r6, r9, sl, ip, sp, lr, pc}
   10108:	vmls.i<illegal width 8>	d20, d16, d0[1]
   1010c:	strtmi	r4, [r1], #2440	; 0x988
   10110:	ldmdaeq	r9!, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   10114:			; <UNDEFINED> instruction: 0x5c7ceb01
   10118:	b	fe1e1384 <fchmod@plt+0xfe1df16c>
   1011c:	blls	311d54 <fchmod@plt+0x30fb3c>
   10120:	b	fe061284 <fchmod@plt+0xfe05f06c>
   10124:			; <UNDEFINED> instruction: 0xf6cd060c
   10128:	stcls	8, cr1, [r5], {212}	; 0xd4
   1012c:	ldrmi	lr, [r7, -ip, lsl #22]!
   10130:			; <UNDEFINED> instruction: 0x407e4498
   10134:	mvnne	pc, #76546048	; 0x4900000
   10138:	vmls.i<illegal width 8>	d20, d14, d2[3]
   1013c:	ldrbmi	r6, [fp], #-987	; 0xfffffc25
   10140:	bl	1e1368 <fchmod@plt+0x1df150>
   10144:	strbtmi	r2, [r3], #-1654	; 0xfffff98a
   10148:			; <UNDEFINED> instruction: 0x0c07ea8c
   1014c:	mvnsmi	pc, r7, asr #12
   10150:			; <UNDEFINED> instruction: 0x0c06ea8c
   10154:			; <UNDEFINED> instruction: 0x71a2f6c1
   10158:	ldrmi	r4, [r1], #-1220	; 0xfffffb3c
   1015c:	rsbsmi	r4, r7, r9, lsr r4
   10160:			; <UNDEFINED> instruction: 0x7c3ceb06
   10164:	stmdavs	r5!, {r0, r2, r6, r9, ip, sp, lr, pc}^
   10168:	streq	lr, [ip, -r7, lsl #21]
   1016c:	stmiami	ip!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
   10170:	strtmi	r4, [r0], #1083	; 0x43b
   10174:	b	fe1a143c <fchmod@plt+0xfe19f224>
   10178:	bl	3119b0 <fchmod@plt+0x30f798>
   1017c:	stcls	3, cr5, [r3], {115}	; 0x73
   10180:	b	fe320300 <fchmod@plt+0xfe31e0e8>
   10184:	ldrtmi	r0, [r1], #-2563	; 0xfffff5fd
   10188:	stmdbcs	r4, {r1, r6, r9, ip, sp, lr, pc}^
   1018c:	stmdbmi	r9!, {r0, r1, r2, r3, r6, r7, r9, ip, sp, lr, pc}
   10190:	ldrvc	pc, [r7, pc, asr #12]
   10194:	teqmi	r1, r3, lsl #22
   10198:	b	fe2a1424 <fchmod@plt+0xfe29f20c>
   1019c:			; <UNDEFINED> instruction: 0x9c0a0a01
   101a0:	vmls.i<illegal width 8>	d20, d20, d2[0]
   101a4:	strtmi	r3, [r7], #-1834	; 0xfffff8d6
   101a8:	bl	614e0 <fchmod@plt+0x5f2c8>
   101ac:	ldrmi	r2, [pc], #-2682	; 101b4 <fchmod@plt+0xdf9c>
   101b0:	movweq	lr, #14954	; 0x3a6a
   101b4:	ldmdaeq	r9!, {r1, r3, r6, r9, ip, sp, lr, pc}
   101b8:			; <UNDEFINED> instruction: 0xf6cf404b
   101bc:	ldrmi	r4, [ip], #2195	; 0x893
   101c0:	vqdmulh.s<illegal width 8>	d25, d2, d8
   101c4:			; <UNDEFINED> instruction: 0xf6ca36a7
   101c8:	bl	29dc20 <fchmod@plt+0x29ba08>
   101cc:	ldrmi	r6, [r8], #2492	; 0x9bc
   101d0:			; <UNDEFINED> instruction: 0x0c01ea69
   101d4:	b	fe336df4 <fchmod@plt+0xfe334bdc>
   101d8:	ldrbmi	r0, [r0], #3082	; 0xc0a
   101dc:	ldrbtmi	r4, [r6], #-1212	; 0xfffffb44
   101e0:	ldrmi	pc, [r2, ip, asr #12]
   101e4:	strvc	pc, [ip, -r8, asr #13]
   101e8:	fldmiaxpl	ip!, {d14-d17}	;@ Deprecated
   101ec:	b	1b2122c <fchmod@plt+0x1b1f014>
   101f0:	ldrmi	r0, [pc], #-2570	; 101f8 <fchmod@plt+0xdfe0>
   101f4:	beq	28ac24 <fchmod@plt+0x288a0c>
   101f8:			; <UNDEFINED> instruction: 0xf6459b04
   101fc:	vqrdmlah.s<illegal width 8>	d17, d22, d3[0]
   10200:	ldrbmi	r5, [lr], #3675	; 0xe5b
   10204:			; <UNDEFINED> instruction: 0xf6454456
   10208:			; <UNDEFINED> instruction: 0xf2c85bd1
   1020c:	ldrmi	r5, [fp], #2948	; 0xb84
   10210:	bl	336e44 <fchmod@plt+0x334c2c>
   10214:			; <UNDEFINED> instruction: 0xf6474676
   10218:			; <UNDEFINED> instruction: 0xf6c66a4f
   1021c:	strbmi	r7, [lr], #2728	; 0xaa8
   10220:	b	19a1490 <fchmod@plt+0x199f278>
   10224:	b	fe0d0e50 <fchmod@plt+0xfe0cec38>
   10228:	vcgt.s8	d16, d14, d12
   1022c:	strbmi	r6, [r3], #-2528	; 0xfffff620
   10230:	stmdbvs	ip!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}
   10234:	strbtmi	r4, [r7], #-1169	; 0xfffffb6f
   10238:	rscscs	lr, r3, #6144	; 0x1800
   1023c:	b	18b6668 <fchmod@plt+0x18b4450>
   10240:			; <UNDEFINED> instruction: 0xf5a00c0c
   10244:	b	fe31444c <fchmod@plt+0xfe312234>
   10248:	vcgt.s8	d16, d4, d6
   1024c:	ldrbtmi	r3, [r3], #-2068	; 0xfffff7ec
   10250:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
   10254:			; <UNDEFINED> instruction: 0xf6a04488
   10258:	bl	9c46c <fchmod@plt+0x9a254>
   1025c:	ldmdbls	r0, {r0, r1, r4, r5, r7, r8, r9, sp, lr}
   10260:	vqshl.s8	d20, d16, d1
   10264:	b	18d7cf0 <fchmod@plt+0x18d5ad8>
   10268:			; <UNDEFINED> instruction: 0xf6c40606
   1026c:	strmi	r6, [lr], #3592	; 0xe08
   10270:	smlabbeq	r2, r6, sl, lr
   10274:	ldrmi	r4, [r3], #1081	; 0x439
   10278:	cfstrsls	mvf4, [r7], {154}	; 0x9a
   1027c:			; <UNDEFINED> instruction: 0x51b1eb03
   10280:	stcvs	6, cr15, [r2], {71}	; 0x47
   10284:	andeq	lr, r2, #397312	; 0x61000
   10288:	subsmi	r4, sl, r9, lsl #9
   1028c:	lfmvc	f7, 3, [r3], {207}	; 0xcf
   10290:	strtmi	r4, [r4], #1026	; 0x402
   10294:			; <UNDEFINED> instruction: 0xf24f9c0e
   10298:	bl	59f74 <fchmod@plt+0x57d5c>
   1029c:			; <UNDEFINED> instruction: 0xf6cb4272
   102a0:	b	18a5f90 <fchmod@plt+0x18a3d78>
   102a4:	ldrmi	r0, [r0], #771	; 0x303
   102a8:	strtmi	r4, [r7], #-75	; 0xffffffb5
   102ac:	stmdals	r5, {r0, r1, r3, r4, r6, sl, lr}
   102b0:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
   102b4:	ldrbcs	pc, [r7], r2, asr #13	; <UNPREDICTABLE>
   102b8:	mvnscs	lr, #2048	; 0x800
   102bc:	b	18e12dc <fchmod@plt+0x18df0c4>
   102c0:	ldrmi	r0, [lr], #257	; 0x101
   102c4:	stcls	0, cr4, [ip], {81}	; 0x51
   102c8:	vqshl.s8	q10, <illegal reg q0.5>, <illegal reg q6.5>
   102cc:			; <UNDEFINED> instruction: 0xf6ce3091
   102d0:	bl	dc4f0 <fchmod@plt+0xda2d8>
   102d4:	strtmi	r6, [r0], #-433	; 0xfffffe4f
   102d8:	andeq	lr, r2, #397312	; 0x61000
   102dc:	subsmi	r4, sl, ip, lsl #9
   102e0:	bl	61410 <fchmod@plt+0x5f1f8>
   102e4:	b	18a4db4 <fchmod@plt+0x18a2b9c>
   102e8:	ldrmi	r0, [r7], #-771	; 0xfffffcfd
   102ec:	ldrmi	r4, [r8], #75	; 0x4b
   102f0:	bl	aa3a4 <fchmod@plt+0xa818c>
   102f4:	b	1a224dc <fchmod@plt+0x1a202c4>
   102f8:	strbmi	r0, [r6], #-257	; 0xfffffeff
   102fc:	strmi	r4, [lr], #81	; 0x51
   10300:	vmovcs.f64	d30, #232	; 0xbf400000 -0.750
   10304:	andeq	lr, r2, #450560	; 0x6e000
   10308:	b	fe0a14d0 <fchmod@plt+0xfe09f2b8>
   1030c:	ldrmi	r0, [r4], #520	; 0x208
   10310:	bl	3a2b7c <fchmod@plt+0x3a0964>
   10314:	ldrbtmi	r6, [sl], #-3260	; 0xfffff344
   10318:	stmdaeq	r8, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   1031c:	b	fe2214b0 <fchmod@plt+0xfe21f298>
   10320:	eorvs	r0, fp, lr, lsl #16
   10324:	stmiavs	fp!, {r0, r1, r2, r6, sl, lr}^
   10328:	ldrpl	lr, [r7, ip, lsl #22]!
   1032c:	vmlseq.f32	s28, s28, s15
   10330:	b	fe3a1424 <fchmod@plt+0xfe39f20c>
   10334:	rscvs	r0, fp, ip, lsl #28
   10338:	stmiavs	fp!, {r1, r2, r4, r5, r6, sl, lr}
   1033c:	bl	1f7348 <fchmod@plt+0x1f5130>
   10340:	b	19a1d20 <fchmod@plt+0x199fb08>
   10344:	ldrtmi	r0, [r4], #-3084	; 0xfffff3f4
   10348:	streq	lr, [r7, -ip, lsl #21]
   1034c:	blmi	2613cc <fchmod@plt+0x25f1b4>
   10350:	adcvs	r4, lr, r8, lsr r4
   10354:	rscscs	lr, r0, r4, lsl #22
   10358:	ldmpl	r3, {r3, r5, r6, sp, lr}^
   1035c:	blls	4ea3cc <fchmod@plt+0x4e81b4>
   10360:	qaddle	r4, sl, r2
   10364:	pop	{r0, r2, r4, ip, sp, pc}
   10368:			; <UNDEFINED> instruction: 0xf7f18ff0
   1036c:	svclt	0x0000ed3c
   10370:	andeq	r7, r1, r4, asr #3
   10374:	andeq	r0, r0, r4, lsl #4
   10378:	andeq	r6, r1, lr, lsl #21
   1037c:	ldrbmi	lr, [r0, sp, lsr #18]!
   10380:	stmdbvs	r2, {r0, r1, r2, r4, r9, sl, lr}
   10384:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, r7}^
   10388:	vrsubhn.i16	d20, q1, <illegal reg q2.5>
   1038c:	ldmne	fp, {r0, r2, r6, r7, fp}
   10390:	subsvc	lr, r7, pc, asr #20
   10394:	subeq	pc, r0, #200, 2	; 0x32
   10398:	andeq	lr, r0, r4, asr #22
   1039c:			; <UNDEFINED> instruction: 0x460e42ba
   103a0:	cmnvs	r8, fp, lsr #2
   103a4:			; <UNDEFINED> instruction: 0xf1b8d816
   103a8:	tstle	pc, r0, lsl #30
   103ac:	ldmdble	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
   103b0:			; <UNDEFINED> instruction: 0xf1a7460c
   103b4:			; <UNDEFINED> instruction: 0xf0260640
   103b8:			; <UNDEFINED> instruction: 0x3640063f
   103bc:	strtmi	r4, [r1], -r6, lsr #8
   103c0:	strbcc	r4, [r0], #-1576	; 0xfffff9d8
   103c4:	stc2	7, cr15, [r6], {255}	; 0xff
   103c8:	ldrhle	r4, [r8, #36]!	; 0x24
   103cc:	ldreq	pc, [pc, -r7]!
   103d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   103d4:	pop	{r0, r1, r2, r3, r8, fp, ip, sp, pc}
   103d8:			; <UNDEFINED> instruction: 0xf10587f0
   103dc:			; <UNDEFINED> instruction: 0x463a0018
   103e0:	ldrtmi	r4, [r1], -r0, asr #8
   103e4:			; <UNDEFINED> instruction: 0x47f0e8bd
   103e8:	ldclt	7, cr15, [ip], #964	; 0x3c4
   103ec:	beq	64c808 <fchmod@plt+0x64a5f0>
   103f0:	bl	2a00f8 <fchmod@plt+0x29dee0>
   103f4:	stmne	ip, {r3}
   103f8:			; <UNDEFINED> instruction: 0xf7f14447
   103fc:			; <UNDEFINED> instruction: 0x4651ecb6
   10400:			; <UNDEFINED> instruction: 0xf7ff4628
   10404:	svccs	0x003ffbe7
   10408:			; <UNDEFINED> instruction: 0xf04fd8d3
   1040c:	strtmi	r0, [r6], -r0, lsl #18
   10410:	ldrb	r4, [pc, r8, asr #13]
   10414:	blmi	762c8c <fchmod@plt+0x760a74>
   10418:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1041c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   10420:	ldmdavs	fp, {r2, r9, sl, lr}
   10424:			; <UNDEFINED> instruction: 0xf04f9303
   10428:	ldmib	r0, {r8, r9}^
   1042c:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d4
   10430:			; <UNDEFINED> instruction: 0xf1c000c5
   10434:	tstls	r1, r0, asr #4
   10438:	b	13dac60 <fchmod@plt+0x13d8a48>
   1043c:			; <UNDEFINED> instruction: 0xf88d6113
   10440:	b	13d4474 <fchmod@plt+0x13d225c>
   10444:			; <UNDEFINED> instruction: 0xf88d4113
   10448:	svclt	0x0098100a
   1044c:	addeq	pc, r0, #192, 2	; 0x30
   10450:	bcc	222894 <fchmod@plt+0x22067c>
   10454:			; <UNDEFINED> instruction: 0xf88d4620
   10458:	ldrbtmi	r3, [r9], #-8
   1045c:			; <UNDEFINED> instruction: 0xf88d0a1b
   10460:			; <UNDEFINED> instruction: 0xf7ff3009
   10464:	andcs	pc, r8, #556	; 0x22c
   10468:	strtmi	sl, [r0], -r1, lsl #18
   1046c:			; <UNDEFINED> instruction: 0xff86f7ff
   10470:	blmi	1a2c98 <fchmod@plt+0x1a0a80>
   10474:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10478:	blls	ea4e8 <fchmod@plt+0xe82d0>
   1047c:	qaddle	r4, sl, r1
   10480:	ldclt	0, cr11, [r0, #-16]
   10484:	stc	7, cr15, [lr], #964	; 0x3c4
   10488:	andeq	r6, r1, ip, lsl #19
   1048c:	andeq	r0, r0, r4, lsl #4
   10490:	andeq	r6, r1, r6, lsr ip
   10494:	andeq	r6, r1, r0, lsr r9
   10498:			; <UNDEFINED> instruction: 0x4604b538
   1049c:	strmi	r4, [sp], -r8, lsl #12
   104a0:			; <UNDEFINED> instruction: 0xffb8f7ff
   104a4:	svcne	0x002ab1d4
   104a8:	andeq	pc, ip, r5, lsl #2
   104ac:			; <UNDEFINED> instruction: 0xf8524623
   104b0:	addmi	r4, r2, #4, 30
   104b4:	ldrvs	lr, [r4], #-2639	; 0xfffff5b1
   104b8:	ldmdahi	r1, {r2, r3, r4, r6, r7, ip, sp, lr}^
   104bc:	ldmdavs	r4, {r0, r3, r4, r7, ip, sp, lr}
   104c0:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
   104c4:	ldmdavs	r1, {r2, r3, r4, r6, ip, sp, lr}
   104c8:	blne	14e4dc <fchmod@plt+0x14c2c4>
   104cc:	strtmi	sp, [r8], -pc, ror #3
   104d0:	pop	{r3, r4, r6, r9, sp}
   104d4:	tstcs	r0, r8, lsr r0
   104d8:	stclt	7, cr15, [r0, #964]!	; 0x3c4
   104dc:	svclt	0x0000bd38
   104e0:			; <UNDEFINED> instruction: 0x4605b538
   104e4:	strmi	r2, [ip], -r8
   104e8:	mrrc2	7, 15, pc, r2, cr7	; <UNPREDICTABLE>
   104ec:	strmi	lr, [r0, #-2496]	; 0xfffff640
   104f0:	svclt	0x0000bd38
   104f4:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   104f8:	strtmi	r4, [r0], -r4, lsl #12
   104fc:			; <UNDEFINED> instruction: 0xf7f16824
   10500:	stccs	12, cr14, [r0], {20}
   10504:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   10508:	svclt	0x00004770
   1050c:			; <UNDEFINED> instruction: 0x4604b570
   10510:	stmdavs	r6!, {r3, sp}
   10514:			; <UNDEFINED> instruction: 0xf7f7460d
   10518:	stmib	r0, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
   1051c:	eorvs	r6, r0, r0, lsl #10
   10520:	svclt	0x0000bd70
   10524:	andeq	r0, r0, r0
   10528:			; <UNDEFINED> instruction: 0xf0002900
   1052c:	b	fe030a2c <fchmod@plt+0xfe02e814>
   10530:	svclt	0x00480c01
   10534:	cdpne	2, 4, cr4, cr10, cr9, {2}
   10538:	tsthi	pc, r0	; <UNPREDICTABLE>
   1053c:	svclt	0x00480003
   10540:	addmi	r4, fp, #805306372	; 0x30000004
   10544:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   10548:			; <UNDEFINED> instruction: 0xf0004211
   1054c:	blx	fecf09e0 <fchmod@plt+0xfecee7c8>
   10550:	blx	fec8cf64 <fchmod@plt+0xfec8ad4c>
   10554:	bl	fe84c760 <fchmod@plt+0xfe84a548>
   10558:			; <UNDEFINED> instruction: 0xf1c20202
   1055c:	andge	r0, r4, pc, lsl r2
   10560:	andne	lr, r2, #0, 22
   10564:	andeq	pc, r0, pc, asr #32
   10568:	svclt	0x00004697
   1056c:	andhi	pc, r0, pc, lsr #7
   10570:	svcvc	0x00c1ebb3
   10574:	bl	104017c <fchmod@plt+0x103df64>
   10578:	svclt	0x00280000
   1057c:	bicvc	lr, r1, #166912	; 0x28c00
   10580:	svcvc	0x0081ebb3
   10584:	bl	104018c <fchmod@plt+0x103df74>
   10588:	svclt	0x00280000
   1058c:	orrvc	lr, r1, #166912	; 0x28c00
   10590:	svcvc	0x0041ebb3
   10594:	bl	104019c <fchmod@plt+0x103df84>
   10598:	svclt	0x00280000
   1059c:	movtvc	lr, #7075	; 0x1ba3
   105a0:	svcvc	0x0001ebb3
   105a4:	bl	10401ac <fchmod@plt+0x103df94>
   105a8:	svclt	0x00280000
   105ac:	movwvc	lr, #7075	; 0x1ba3
   105b0:	svcvs	0x00c1ebb3
   105b4:	bl	10401bc <fchmod@plt+0x103dfa4>
   105b8:	svclt	0x00280000
   105bc:	bicvs	lr, r1, #166912	; 0x28c00
   105c0:	svcvs	0x0081ebb3
   105c4:	bl	10401cc <fchmod@plt+0x103dfb4>
   105c8:	svclt	0x00280000
   105cc:	orrvs	lr, r1, #166912	; 0x28c00
   105d0:	svcvs	0x0041ebb3
   105d4:	bl	10401dc <fchmod@plt+0x103dfc4>
   105d8:	svclt	0x00280000
   105dc:	movtvs	lr, #7075	; 0x1ba3
   105e0:	svcvs	0x0001ebb3
   105e4:	bl	10401ec <fchmod@plt+0x103dfd4>
   105e8:	svclt	0x00280000
   105ec:	movwvs	lr, #7075	; 0x1ba3
   105f0:	svcpl	0x00c1ebb3
   105f4:	bl	10401fc <fchmod@plt+0x103dfe4>
   105f8:	svclt	0x00280000
   105fc:	bicpl	lr, r1, #166912	; 0x28c00
   10600:	svcpl	0x0081ebb3
   10604:	bl	104020c <fchmod@plt+0x103dff4>
   10608:	svclt	0x00280000
   1060c:	orrpl	lr, r1, #166912	; 0x28c00
   10610:	svcpl	0x0041ebb3
   10614:	bl	104021c <fchmod@plt+0x103e004>
   10618:	svclt	0x00280000
   1061c:	movtpl	lr, #7075	; 0x1ba3
   10620:	svcpl	0x0001ebb3
   10624:	bl	104022c <fchmod@plt+0x103e014>
   10628:	svclt	0x00280000
   1062c:	movwpl	lr, #7075	; 0x1ba3
   10630:	svcmi	0x00c1ebb3
   10634:	bl	104023c <fchmod@plt+0x103e024>
   10638:	svclt	0x00280000
   1063c:	bicmi	lr, r1, #166912	; 0x28c00
   10640:	svcmi	0x0081ebb3
   10644:	bl	104024c <fchmod@plt+0x103e034>
   10648:	svclt	0x00280000
   1064c:	orrmi	lr, r1, #166912	; 0x28c00
   10650:	svcmi	0x0041ebb3
   10654:	bl	104025c <fchmod@plt+0x103e044>
   10658:	svclt	0x00280000
   1065c:	movtmi	lr, #7075	; 0x1ba3
   10660:	svcmi	0x0001ebb3
   10664:	bl	104026c <fchmod@plt+0x103e054>
   10668:	svclt	0x00280000
   1066c:	movwmi	lr, #7075	; 0x1ba3
   10670:	svccc	0x00c1ebb3
   10674:	bl	104027c <fchmod@plt+0x103e064>
   10678:	svclt	0x00280000
   1067c:	biccc	lr, r1, #166912	; 0x28c00
   10680:	svccc	0x0081ebb3
   10684:	bl	104028c <fchmod@plt+0x103e074>
   10688:	svclt	0x00280000
   1068c:	orrcc	lr, r1, #166912	; 0x28c00
   10690:	svccc	0x0041ebb3
   10694:	bl	104029c <fchmod@plt+0x103e084>
   10698:	svclt	0x00280000
   1069c:	movtcc	lr, #7075	; 0x1ba3
   106a0:	svccc	0x0001ebb3
   106a4:	bl	10402ac <fchmod@plt+0x103e094>
   106a8:	svclt	0x00280000
   106ac:	movwcc	lr, #7075	; 0x1ba3
   106b0:	svccs	0x00c1ebb3
   106b4:	bl	10402bc <fchmod@plt+0x103e0a4>
   106b8:	svclt	0x00280000
   106bc:	biccs	lr, r1, #166912	; 0x28c00
   106c0:	svccs	0x0081ebb3
   106c4:	bl	10402cc <fchmod@plt+0x103e0b4>
   106c8:	svclt	0x00280000
   106cc:	orrcs	lr, r1, #166912	; 0x28c00
   106d0:	svccs	0x0041ebb3
   106d4:	bl	10402dc <fchmod@plt+0x103e0c4>
   106d8:	svclt	0x00280000
   106dc:	movtcs	lr, #7075	; 0x1ba3
   106e0:	svccs	0x0001ebb3
   106e4:	bl	10402ec <fchmod@plt+0x103e0d4>
   106e8:	svclt	0x00280000
   106ec:	movwcs	lr, #7075	; 0x1ba3
   106f0:	svcne	0x00c1ebb3
   106f4:	bl	10402fc <fchmod@plt+0x103e0e4>
   106f8:	svclt	0x00280000
   106fc:	bicne	lr, r1, #166912	; 0x28c00
   10700:	svcne	0x0081ebb3
   10704:	bl	104030c <fchmod@plt+0x103e0f4>
   10708:	svclt	0x00280000
   1070c:	orrne	lr, r1, #166912	; 0x28c00
   10710:	svcne	0x0041ebb3
   10714:	bl	104031c <fchmod@plt+0x103e104>
   10718:	svclt	0x00280000
   1071c:	movtne	lr, #7075	; 0x1ba3
   10720:	svcne	0x0001ebb3
   10724:	bl	104032c <fchmod@plt+0x103e114>
   10728:	svclt	0x00280000
   1072c:	movwne	lr, #7075	; 0x1ba3
   10730:	svceq	0x00c1ebb3
   10734:	bl	104033c <fchmod@plt+0x103e124>
   10738:	svclt	0x00280000
   1073c:	biceq	lr, r1, #166912	; 0x28c00
   10740:	svceq	0x0081ebb3
   10744:	bl	104034c <fchmod@plt+0x103e134>
   10748:	svclt	0x00280000
   1074c:	orreq	lr, r1, #166912	; 0x28c00
   10750:	svceq	0x0041ebb3
   10754:	bl	104035c <fchmod@plt+0x103e144>
   10758:	svclt	0x00280000
   1075c:	movteq	lr, #7075	; 0x1ba3
   10760:	svceq	0x0001ebb3
   10764:	bl	104036c <fchmod@plt+0x103e154>
   10768:	svclt	0x00280000
   1076c:	movweq	lr, #7075	; 0x1ba3
   10770:	svceq	0x0000f1bc
   10774:	submi	fp, r0, #72, 30	; 0x120
   10778:	b	fe722540 <fchmod@plt+0xfe720328>
   1077c:	svclt	0x00480f00
   10780:	ldrbmi	r4, [r0, -r0, asr #4]!
   10784:	andcs	fp, r0, r8, lsr pc
   10788:	b	14003a0 <fchmod@plt+0x13fe188>
   1078c:			; <UNDEFINED> instruction: 0xf04070ec
   10790:	ldrbmi	r0, [r0, -r1]!
   10794:			; <UNDEFINED> instruction: 0xf281fab1
   10798:	andseq	pc, pc, #-2147483600	; 0x80000030
   1079c:	svceq	0x0000f1bc
   107a0:			; <UNDEFINED> instruction: 0xf002fa23
   107a4:	submi	fp, r0, #72, 30	; 0x120
   107a8:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   107ac:			; <UNDEFINED> instruction: 0xf06fbfc8
   107b0:	svclt	0x00b84000
   107b4:	andmi	pc, r0, pc, asr #32
   107b8:	stmdalt	lr, {ip, sp, lr, pc}
   107bc:	rscsle	r2, r4, r0, lsl #18
   107c0:	andmi	lr, r3, sp, lsr #18
   107c4:	mrc2	7, 5, pc, cr3, cr15, {7}
   107c8:			; <UNDEFINED> instruction: 0x4006e8bd
   107cc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   107d0:	smlatbeq	r3, r1, fp, lr
   107d4:	svclt	0x00004770
   107d8:			; <UNDEFINED> instruction: 0xf04fb502
   107dc:			; <UNDEFINED> instruction: 0xf7f10008
   107e0:	vstrlt	s28, [r2, #-304]	; 0xfffffed0
   107e4:	mvnsmi	lr, #737280	; 0xb4000
   107e8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   107ec:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   107f0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   107f4:	b	ace7c0 <fchmod@plt+0xacc5a8>
   107f8:	blne	1da19f4 <fchmod@plt+0x1d9f7dc>
   107fc:	strhle	r1, [sl], -r6
   10800:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   10804:	svccc	0x0004f855
   10808:	strbmi	r3, [sl], -r1, lsl #8
   1080c:	ldrtmi	r4, [r8], -r1, asr #12
   10810:	adcmi	r4, r6, #152, 14	; 0x2600000
   10814:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10818:	svclt	0x000083f8
   1081c:	andeq	r5, r1, r6, ror #24
   10820:	andeq	r5, r1, ip, asr ip
   10824:	svclt	0x00004770

Disassembly of section .fini:

00010828 <.fini>:
   10828:	push	{r3, lr}
   1082c:	pop	{r3, pc}
