# -*- coding: utf-8 -*-
"""
@FileName: instructions
@Time: 2020/1/26 17:46
@Author: zhaojm

Module Description

"""


# log = print


def log(*args):
    # f_name = sys._getframe().f_code.co_name
    # f_name = sys._getframe().f_back.f_back.f_code.co_name
    print("<< cmd--:======>", *args)


def register_abi(r):
    """
    abi ç¿»è¯‘
    :param r:
    :type r:
    :return:
    :rtype:
    """
    _register_abi = [
        'zero',
        'ra',
        'sp',
        'gp',
        'tp',
        't0',
        't1',
        't2',
        's0',  # 'fp',
        's1',
        'a0',
        'a1',
        'a2',
        'a3',
        'a4',
        'a5',
        'a6',
        'a7',
        's2',
        's3',
        's4',
        's5',
        's6',
        's7',
        's8',
        's9',
        's10',
        's11',
        't3',
        't4',
        't5',
        't6'
    ]
    return _register_abi[r]


class RV32I(object):
    """
    rv32i æŒ‡ä»¤å®ç°
    """

    def __init__(self, cpu):
        self.cpu = cpu

    def lui(self, rd, imm):
        """
        lui

        é«˜ä½ç«‹å³æ•°åŠ è½½ (Load Upper Immediate). U-type, RV32I and RV64I.
        å°†ç¬¦å·ä½æ‰©å±•çš„ 20 ä½ç«‹å³æ•° immediate å·¦ç§» 12 ä½ï¼Œå¹¶å°†ä½ 12 ä½ç½®é›¶ï¼Œå†™å…¥ x[rd]ä¸­ã€‚

        x[rd] = sext(immediate[31:12] << 12)

        """
        log("lui", register_abi(rd), hex(imm))
        self.cpu.register_file[rd] = imm << 12

    def auipc(self, rd, imm):
        """
        auipc

        PC åŠ ç«‹å³æ•° (Add Upper Immediate to PC). U-type, RV32I and RV64I.
        æŠŠç¬¦å·ä½æ‰©å±•çš„ 20 ä½(å·¦ç§» 12 ä½)ç«‹å³æ•°åŠ åˆ° pc ä¸Šï¼Œç»“æœå†™å…¥ x[rd]ã€‚

        x[rd] = pc + sext(immediate[31:12] << 12)
        """
        log("auipc", register_abi(rd), hex(imm))
        # self.cpu.register_file.pc += imm << 12
        self.cpu.register_file[rd] = self.cpu.register_file.pc - 4 + (imm << 12)

    def jal(self, rd, imm):
        """
        è·³è½¬å¹¶é“¾æ¥ (Jump and Link). J-type, RV32I and RV64I.
        æŠŠä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€(pc+4)ï¼Œç„¶åæŠŠ pc è®¾ç½®ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„ offsetã€‚rd é»˜è®¤ä¸º x1ã€‚ å‹ç¼©å½¢å¼:c.joffset; c.jaloffset

        x[rd] = pc+4; pc += sext(offset)

        """
        log("jal", register_abi(rd), hex(imm))
        print("jal, ..pc", hex(self.cpu.register_file.pc))
        self.cpu.register_file[rd] = self.cpu.register_file.pc  # + 4
        self.cpu.register_file.pc += imm - 4  # è¿™é‡Œ-4ï¼Œæ˜¯å› ä¸ºpc åŠ äº†4ï¼Œè‡ªåŠ¨åŠ äº†4, éœ€è¦ä¼˜åŒ–
        print("jal", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def jalr(self, rd, imm, rs1=1):
        """
        jalr rd, offset(rs1)

        t =pc+4; pc=(x[rs1]+sext(offset))&~1; x[rd]=t

        è·³è½¬å¹¶å¯„å­˜å™¨é“¾æ¥ (Jump and Link Register). I-type, RV32I and RV64I.
        æŠŠ pc è®¾ç½®ä¸º x[rs1] + sign-extend(offset)ï¼ŒæŠŠè®¡ç®—å‡ºçš„åœ°å€çš„æœ€ä½æœ‰æ•ˆä½è®¾ä¸º 0ï¼Œå¹¶å°†åŸ pc+4 çš„å€¼å†™å…¥ f[rd]ã€‚rd é»˜è®¤ä¸º x1ã€‚

        å‹ç¼©å½¢å¼:c.jrrs1; c.jalrrs1

        """
        log("jalr", register_abi(rd), hex(imm), register_abi(rs1))

        t = self.cpu.register_file.pc  # + 4

        print("jalr", "rs1:", hex(self.cpu.register_file[rs1]), ", imm:", hex(imm))

        self.cpu.register_file.pc = (self.cpu.register_file[rs1] + imm) & ~1

        print("jalr", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

        self.cpu.register_file[rd] = t

    def beq(self, rs1, rs2, imm):
        """
        ç›¸ç­‰æ—¶åˆ†æ”¯ (Branch if Equal). B-type, RV32I and RV64I.
        è‹¥å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]çš„å€¼ç›¸ç­‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚ å‹ç¼©å½¢å¼:c.beqz rs1, offset

        if (rs1 == rs2) pc += sext(offset)
        """
        log("beq", register_abi(rs1), register_abi(rs2), hex(imm))

        if self.cpu.register_file[rs1] == self.cpu.register_file[rs2]:
            self.cpu.register_file.pc += imm - 4
            print("beq", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def bne(self, rs1, rs2, imm):
        """
        ä¸ç›¸ç­‰æ—¶åˆ†æ”¯ (Branch if Not Equal). B-type, RV32I and RV64I.
        è‹¥å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]çš„å€¼ä¸ç›¸ç­‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
        å‹ç¼©å½¢å¼:c.bnez rs1, offset

        if (rs1 â‰  rs2) pc += sext(offset)

        """
        log("bne", register_abi(rs1), register_abi(rs2), hex(imm))

        if self.cpu.register_file[rs1] != self.cpu.register_file[rs2]:
            self.cpu.register_file.pc += imm - 4
            print("bne", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def blt(self, rs1, rs2, imm):
        """
        å°äºæ—¶åˆ†æ”¯ (Branch if Less Than). B-type, RV32I and RV64I.
        è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å°äºå¯„å­˜å™¨ x[rs2]çš„å€¼(å‡è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç )ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ  ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚

        if (rs1 <s rs2) pc += sext(offset)

        """
        log("blt", register_abi(rs1), register_abi(rs2), hex(imm))

        if self.cpu.register_file[rs1] < self.cpu.register_file[rs2]:
            self.cpu.register_file.pc += imm - 4
            print("blt", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def bge(self, rs1, rs2, imm):
        """
        å¤§äºç­‰äºæ—¶åˆ†æ”¯ (Branch if Greater Than or Equal). B-type, RV32I and RV64I.
        è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å¤§äºç­‰äºå¯„å­˜å™¨ x[rs2]çš„å€¼(å‡è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç )ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰ å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚

        if (rs1 â‰¥s rs2) pc += sext(offset)
        """

        log("bge", register_abi(rs1), register_abi(rs2), hex(imm))
        if self.cpu.register_file[rs1] >= self.cpu.register_file[rs2]:
            self.cpu.register_file.pc += imm - 4
            print("bge", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def bltu(self, rs1, rs2, imm):
        """
        æ— ç¬¦å·å°äºæ—¶åˆ†æ”¯ (Branch if Less Than, Unsigned). B-type, RV32I and RV64I.
        è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å°äºå¯„å­˜å™¨ x[rs2]çš„å€¼(å‡è§†ä¸ºæ— ç¬¦å·æ•°)ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Š ç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚

        if (rs1 <u rs2) pc += sext(offset)

        """
        log("bltu", register_abi(rs1), register_abi(rs2), hex(imm))
        if self.cpu.register_file[rs1] < self.cpu.register_file[rs2]:
            self.cpu.register_file.pc += imm - 4
            print("bltu", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def bgeu(self, rs1, rs2, imm):
        """
        æ— ç¬¦å·å¤§äºç­‰äºæ—¶åˆ†æ”¯ (BranchifGreaterThanorEqual,Unsigned).B-type,RV32IandRV64I.
        è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å¤§äºç­‰äºå¯„å­˜å™¨ x[rs2]çš„å€¼(å‡è§†ä¸ºæ— ç¬¦å·æ•°)ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼ åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚



        if (rs1 â‰¥u rs2) pc += sext(offset)

        """
        log("bgeu", register_abi(rs1), register_abi(rs2), hex(imm))

        if self.cpu.register_file[rs1] >= self.cpu.register_file[rs2]:
            self.cpu.register_file.pc += imm - 4
            print("bgeu", "<jump>>------->>", "pc", hex(self.cpu.register_file.pc))

    def lb(self, rd, imm, rs1):
        """
        å­—èŠ‚åŠ è½½ (Load Byte). I-type, RV32I and RV64I.
        ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸€ä¸ªå­—èŠ‚ï¼Œç»ç¬¦å·ä½æ‰©å±•åå†™å…¥ x[rd]ã€‚

        x[rd] = sext(M[x[rs1] + sext(offset)][7:0])

        """
        log("lb", register_abi(rd), hex(imm), register_abi(rs1))
        pc = self.cpu.register_file[rs1] + imm

        self.cpu.register_file[rd] = self.cpu.mem.read_byte(pc)

    def lh(self, rd, imm, rs1):
        """
        åŠå­—åŠ è½½ (Load Halfword). I-type, RV32I and RV64I.
        ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸¤ä¸ªå­—èŠ‚ï¼Œç»ç¬¦å·ä½æ‰©å±•åå†™å…¥ x[rd]ã€‚


        x[rd] = sext(M[x[rs1] + sext(offset)][15:0])
        """
        log("lh", register_abi(rd), hex(imm), register_abi(rs1))
        pc = self.cpu.register_file[rs1] + imm

        self.cpu.register_file[rd] = self.cpu.mem.read_byte(pc, 2)

    def lw(self, rd, imm, rs1):
        """
        å­—åŠ è½½ (Load Word). I-type, RV32I and RV64I.
        ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–å››ä¸ªå­—èŠ‚ï¼Œå†™å…¥ x[rd]ã€‚å¯¹äº RV64Iï¼Œç»“æœè¦è¿›è¡Œç¬¦å· ä½æ‰©å±•ã€‚
        å‹ç¼©å½¢å¼:c.lwsp rd, offset;c.lw rd, offset(rs1)


        x[rd] = sext(M[x[rs1] + sext(offset)][31:0])

        """
        log("lw", register_abi(rd), hex(imm), register_abi(rs1))
        pc = self.cpu.register_file[rs1] + imm

        print("lw", "pc", hex(pc), ", rs1", hex(self.cpu.register_file[rs1]), ", imm", hex(imm))

        self.cpu.register_file[rd] = self.cpu.mem.read_byte(pc, 4)

    def lbu(self, rd, imm, rs1):
        """
        æ— ç¬¦å·å­—èŠ‚åŠ è½½ (Load Byte, Unsigned). I-type, RV32I and RV64I.
        ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸€ä¸ªå­—èŠ‚ï¼Œç»é›¶æ‰©å±•åå†™å…¥ x[rd]ã€‚

        x[rd] = M[x[rs1] + sext(offset)][7:0]
        """
        log("lbu", register_abi(rd), hex(imm), register_abi(rs1))
        pc = self.cpu.register_file[rs1] + imm

        self.cpu.register_file[rd] = self.cpu.mem.read_byte(pc, 1)

    def lhu(self, rd, imm, rs1):
        """
        æ— ç¬¦å·åŠå­—åŠ è½½ (Load Halfword, Unsigned). I-type, RV32I and RV64I.
        ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸¤ä¸ªå­—èŠ‚ï¼Œç»é›¶æ‰©å±•åå†™å…¥ x[rd]ã€‚

        x[rd] = M[x[rs1] + sext(offset)][15:0]

        """
        log("lhu", register_abi(rd), hex(imm), register_abi(rs1))
        pc = self.cpu.register_file[rs1] + imm

        self.cpu.register_file[rd] = self.cpu.mem.read_byte(pc, 2)

    def sb(self, rs2, imm, rs1):
        """
        sb rs2, offset(rs1)

        M[x[rs1] + sext(offset) = x[rs2][7: 0]

        å­˜å­—èŠ‚(Store Byte). S-type, RV32I and RV64I.
        å°† x[rs2]çš„ä½ä½å­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚

        """
        log("sb", register_abi(rs2), hex(imm), register_abi(rs1))
        addr = self.cpu.register_file[rs1] + imm

        v = self.cpu.register_file[rs2] & 0xff
        self.cpu.mem.write_byte(addr, v)

    def sh(self, rs2, imm, rs1):
        """
        sh rs2, offset(rs1)
        M[x[rs1] + sext(offset) = x[rs2][15: 0]
        å­˜åŠå­—(Store Halfword). S-type, RV32I and RV64I.
        å°† x[rs2]çš„ä½ä½ 2 ä¸ªå­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚

        """
        log("sh", register_abi(rs1), register_abi(rs2), hex(imm))
        addr = self.cpu.register_file[rs1] + imm

        v = self.cpu.register_file[rs2] & 0xffff
        self.cpu.mem.write_byte(addr, v)

    def sw(self, rs2, imm, rs1):
        """
        sw rs2, offset(rs1)
        å­˜å­—(Store Word). S-type, RV32I and RV64I.
        å°† x[rs2]çš„ä½ä½ 4 ä¸ªå­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
        å‹ç¼©å½¢å¼:c.swsp rs2, offset; c.sw rs2, offset(rs1)

        M[x[rs1] + sext(offset)] = x[rs2][31: 0]
        """
        log("sw", register_abi(rs2), hex(imm), register_abi(rs1))

        addr = self.cpu.register_file[rs1] + imm

        v = self.cpu.register_file[rs2]

        print("sw", "addr:", hex(addr), ", rs1:", hex(v), ", imm:", hex(imm))

        self.cpu.mem.write_byte(addr, v)

    def addi(self, rd, rs1, imm):
        """
        åŠ ç«‹å³æ•°(Add Immediate). I-type, RV32I and RV64I.
        æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
        å‹ç¼©å½¢å¼:c.li rd, imm; c.addi rd, imm; c.addi16sp imm; c.addi4spn rd, imm


        x[rd] = x[rs1] + sext(immediate)

        """
        log("addi", register_abi(rd), register_abi(rs1), hex(imm))

        print("addi", "rs1:", hex(self.cpu.register_file[rs1]), ", imm:", hex(imm))

        self.cpu.register_file[rd] = self.cpu.register_file[rs1] + imm

    # def addiw(self, rd, rs1, imm):
    #     log("addiw", register_abi(rd), register_abi(rs1), hex(imm))
    #     self.cpu.register_file[rd] = self.cpu.register_file[rs1] + imm
    #
    # def addw(self, rd, rs1, rs2):
    #     log("addw", register_abi(rd), register_abi(rs1), register_abi(rs2))
    #     self.cpu.register_file[rd] = self.cpu.register_file[rs1] + self.cpu.register_file[rs2]
    #

    def slti(self, rd, rs1, imm):
        """
        slti rd, rs1, immediate
        å°äºç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate). I-type, RV32I and RV64I.
        æ¯”è¾ƒ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediateï¼Œå¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚

        x[rd] = (x[rs1] <ğ‘  sext(immediate))

        """
        log("slti", register_abi(rd), register_abi(rs1), hex(imm))
        self.cpu.register_file[rd] = 1 if self.cpu.register_file[rs1] < imm else 0

    def sltiu(self, rd, rs1, imm):
        """
        sltiu rd, rs1, immediate
        æ— ç¬¦å·å°äºç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate, Unsigned). I-type, RV32I and RV64I.
        æ¯”è¾ƒ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediateï¼Œæ¯”è¾ƒæ—¶è§†ä¸ºæ— ç¬¦å·æ•°ã€‚å¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚

        x[rd] = (x[rs1] <ğ‘¢ sext(immediate))

        """
        log("sltiu", register_abi(rd), register_abi(rs1), hex(imm))
        self.cpu.register_file[rd] = 1 if self.cpu.register_file[rs1] < imm else 0

    def xori(self, rd, rs1, imm):
        """
        xori rd, rs1, immediate
        ç«‹å³æ•°å¼‚æˆ–(Exclusive-OR Immediate). I-type, RV32I and RV64I.
        x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediate æŒ‰ä½å¼‚æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚ å‹ç¼©å½¢å¼:c.xor rd, rs2

        x[rd] = x[rs1] ^ sext(immediate)
        """
        log("xori", register_abi(rd), register_abi(rs1), hex(imm))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] ^ imm

    def ori(self, rd, rs1, imm):
        """"""
        log("ori", register_abi(rd), register_abi(rs1), hex(imm))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] | imm

    def andi(self, rd, rs1, imm):
        """
        ä¸ç«‹å³æ•° (And Immediate). I-type, RV32I and RV64I.
        æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°å’Œå¯„å­˜å™¨ x[rs1]ä¸Šçš„å€¼è¿›è¡Œä½ä¸ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
        å‹ç¼©å½¢å¼:c.andi rd, imm

        x[rd] = x[rs1] & sext(immediate)

        """
        log("andi", register_abi(rd), register_abi(rs1), hex(imm))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] & imm

    def slli(self, rd, rs1, shamt):
        """
        slli rd, rs1, shamt
        ç«‹å³æ•°é€»è¾‘å·¦ç§»(Shift Left Logical Immediate). I-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å·¦ç§» shamt ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¯¹äº RV32Iï¼Œä»…å½“ shamt[5]=0 æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
        å‹ç¼©å½¢å¼:c.slli rd, shamt




        x[rd] = x[rs1] â‰ª shamt

        """
        log("slli", register_abi(rd), register_abi(rs1), hex(shamt))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] << shamt

    def srli(self, rd, rs1, shamt):
        """
        srli rd, rs1, shamt
        ç«‹å³æ•°é€»è¾‘å³ç§»(Shift Right Logical Immediate). I-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» shamt ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¯¹äº RV32Iï¼Œä»…å½“ shamt[5]=0 æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
        å‹ç¼©å½¢å¼:c.srli rd, shamt

        x[rd] = (x[rs1] â‰«ğ‘¢ shamt)

        """
        log("srli", register_abi(rd), register_abi(rs1), hex(shamt))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] >> shamt

    def srai(self, rd, rs1, shamt):
        """
        srai rd, rs1, shamt

        ç«‹å³æ•°ç®—æœ¯å³ç§»(Shift Right Arithmetic Immediate). I-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» shamt ä½ï¼Œç©ºä½ç”¨ x[rs1]çš„æœ€é«˜ä½å¡«å……ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¯¹äº RV32Iï¼Œ ä»…å½“ shamt[5]=0 æ—¶æŒ‡ä»¤æœ‰æ•ˆã€‚
        å‹ç¼©å½¢å¼:c.srai rd, shamt

        x[rd] = (x[rs1] â‰«ğ‘  shamt)

        """
        log("srai", register_abi(rd), register_abi(rs1), hex(shamt))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] >> shamt

    def add(self, rd, rs1, rs2):
        """
        åŠ  (Add). R-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs2]åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
        å‹ç¼©å½¢å¼:c.add rd, rs2; c.mv rd, rs2

        x[rd] = x[rs1] + x[rs2]

        """
        log("add", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] + self.cpu.register_file[rs2]

    def sub(self, rd, rs1, rs2):
        """
        sub rd, rs1, rs2
        å‡(Substract). R-type, RV32I and RV64I.
        x[rs1]å‡å» x[rs2]ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚ å‹ç¼©å½¢å¼:c.sub rd, rs2

        x[rd] = x[rs1] âˆ’ x[rs2]
        """
        log("sub", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] - self.cpu.register_file[rs2]

    def sll(self, rd, rs1, rs2):
        """
        sll rd, rs1, rs2
        é€»è¾‘å·¦ç§»(Shift Left Logical). R-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å·¦ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
        x[rs2]çš„ä½ 5 ä½(å¦‚æœæ˜¯ RV64I åˆ™æ˜¯ä½ 6 ä½)ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚

        x[rd] = x[rs1] â‰ª x[rs2]
        """
        log("sll", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] << self.cpu.register_file[rs2]

    def slt(self, rd, rs1, rs2):
        """

        slt rd, rs1, rs2
        å°äºåˆ™ç½®ä½(Set if Less Than). R-type, RV32I and RV64I.
        æ¯”è¾ƒ x[rs1]å’Œ x[rs2]ä¸­çš„æ•°ï¼Œå¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚

        x[rd] = (x[rs1] <ğ‘  x[rs2])
        """
        log("slt", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = 1 if self.cpu.register_file[rs1] < self.cpu.register_file[rs2] else 0

    def sltu(self, rd, rs1, rs2):
        """

        sltu rd, rs1, rs2
        æ— ç¬¦å·å°äºåˆ™ç½®ä½(Set if Less Than, Unsigned). R-type, RV32I and RV64I.
        æ¯”è¾ƒ x[rs1]å’Œ x[rs2]ï¼Œæ¯”è¾ƒæ—¶è§†ä¸ºæ— ç¬¦å·æ•°ã€‚å¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚


        x[rd] = (x[rs1] <ğ‘¢ x[rs2])

        """
        log("sltu", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = 1 if self.cpu.register_file[rs1] < self.cpu.register_file[rs2] else 0

    def xor(self, rd, rs1, rs2):
        """
        xor rd, rs1, rs2
        å¼‚æˆ–(Exclusive-OR). R-type, RV32I and RV64I. x[rs1]å’Œ x[rs2]æŒ‰ä½å¼‚æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
        å‹ç¼©å½¢å¼:c.xor rd, rs2

        x[rd] = x[rs1] ^ x[rs2]

        """
        log("xor", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] ^ self.cpu.register_file[rs2]

    def srl(self, rd, rs1, rs2):
        """
        srl rd, rs1, rs2
        é€»è¾‘å³ç§»(Shift Right Logical). R-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
        x[rs2]çš„ä½ 5 ä½(å¦‚æœæ˜¯ RV64I åˆ™æ˜¯ä½ 6 ä½)ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚

        x[rd] = (x[rs1] â‰«ğ‘¢ x[rs2])

        """
        log("srl", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] >> self.cpu.register_file[rs2]

    def sra(self, rd, rs1, rs2):
        """
        sra rd, rs1, rs2
        x[rd] = (x[rs1] â‰«ğ‘  x[rs2])
        ç®—æœ¯å³ç§»(Shift Right Arithmetic). R-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» x[rs2]ä½ï¼Œç©ºä½ç”¨ x[rs1]çš„æœ€é«˜ä½å¡«å……ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
        x[rs2]çš„ä½ 5 ä½ (å¦‚æœæ˜¯ RV64I åˆ™æ˜¯ä½ 6 ä½)ä¸ºç§»åŠ¨ä½æ•°ï¼Œé«˜ä½åˆ™è¢«å¿½ç•¥ã€‚

        """
        log("sra", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] >> self.cpu.register_file[rs2]

    def or_(self, rd, rs1, rs2):
        """

        å–æˆ–(OR). R-type, RV32I and RV64I.
        æŠŠå¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]æŒ‰ä½å–æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
        å‹ç¼©å½¢å¼:c.or rd, rs2

        x[rd] = x[rs1] | ğ‘¥[ğ‘Ÿğ‘ 2]

        """
        log("or", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] | self.cpu.register_file[rs2]

    def and_(self, rd, rs1, rs2):
        """
        ä¸ (And). R-type, RV32I and RV64I.
        å°†å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]ä½ä¸çš„ç»“æœå†™å…¥ x[rd]ã€‚
        å‹ç¼©å½¢å¼:c.and rd, rs2

        x[rd] = x[rs1] & x[rs2]
        """
        log("and", register_abi(rd), register_abi(rs1), register_abi(rs2))
        self.cpu.register_file[rd] = self.cpu.register_file[rs1] & self.cpu.register_file[rs2]

    def fence(self, pred, succ):
        """
        åŒæ­¥å†…å­˜å’Œ I/O(Fence Memory and I/O). I-type, RV32I and RV64I.
        åœ¨åç»­æŒ‡ä»¤ä¸­çš„å†…å­˜å’Œ I/O è®¿é—®å¯¹å¤–éƒ¨(ä¾‹å¦‚å…¶ä»–çº¿ç¨‹)å¯è§ä¹‹å‰ï¼Œä½¿è¿™æ¡æŒ‡ä»¤ä¹‹å‰çš„å†…å­˜ åŠ I/O è®¿é—®å¯¹å¤–éƒ¨å¯è§ã€‚
        æ¯”ç‰¹ä¸­çš„ç¬¬ 3,2,1 å’Œ 0 ä½åˆ†åˆ«å¯¹åº”äºè®¾å¤‡è¾“å…¥ï¼Œè®¾å¤‡è¾“å‡ºï¼Œå†…å­˜è¯» å†™ã€‚
        ä¾‹å¦‚ fence r, rwï¼Œå°†å‰é¢è¯»å–ä¸åé¢çš„è¯»å–å’Œå†™å…¥æ’åºï¼Œä½¿ç”¨ pred = 0010 å’Œ succ = 0011 è¿›è¡Œç¼–ç ã€‚
        å¦‚æœçœç•¥äº†å‚æ•°ï¼Œåˆ™è¡¨ç¤º fence iorw, iorwï¼Œå³å¯¹æ‰€æœ‰è®¿å­˜è¯·æ±‚è¿›è¡Œæ’åºã€‚

        Fence(pred, succ)
        """
        log("fence", hex(pred), hex(succ))
        raise Exception()

    def fence_i(self):
        """"""


    def ecall(self):
        """
        ç¯å¢ƒè°ƒç”¨ (Environment Call). I-type, RV32I and RV64I. é€šè¿‡å¼•å‘ç¯å¢ƒè°ƒç”¨å¼‚å¸¸æ¥è¯·æ±‚æ‰§è¡Œç¯å¢ƒã€‚

        RaiseException(EnvironmentCall)

        """
        log("ecall")
        # raise Exception()

    def ebreak(self):
        """
        ç¯å¢ƒæ–­ç‚¹ (Environment Breakpoint). I-type, RV32I and RV64I. é€šè¿‡æŠ›å‡ºæ–­ç‚¹å¼‚å¸¸çš„æ–¹å¼è¯·æ±‚è°ƒè¯•å™¨ã€‚

        RaiseException(Breakpoint)

        """
        log("ebreak")
        raise Exception()


    def csrrw(self):
        """"""

    def csrrs(self):
        """"""

    def csrrc(self):
        """"""

    def csrrwi(self):
        """"""

    def csrrsi(self):
        """"""

    def csrrci(self):
        """

        :return:
        :rtype:
        """




    def do_r_type(self, opcode, d):
        """
        r-typeæŒ‡ä»¤æ ¼å¼
        :param opcode:
        :type opcode:
        :param d:
        :type d:
        :return:
        :rtype:
        """
        # log("do_r_type << ", bin(opcode), bin(d))
        # opcode = d & 0b1111111
        rd = d >> 7 & 0b11111
        funct3 = d >> 12 & 0b111
        rs1 = d >> 15 & 0b11111
        rs2 = d >> 20 & 0b11111
        funct7 = d >> 25

        # log("do_r_type <<", bin(funct3), bin(funct7))

        if opcode == 0b0110011:
            if funct3 == 0b000:
                if funct7 == 0b0000000:
                    return self.add(rd, rs1, rs2)
                if funct7 == 0b0100000:
                    return self.sub(rd, rs1, rs2)
            if funct3 == 0b001:
                if funct7 == 0b0000000:
                    return self.sll(rd, rs1, rs2)
            if funct3 == 0b010:
                if funct7 == 0b0000000:
                    return self.slt(rd, rs1, rs2)
            if funct3 == 0b011:
                if funct7 == 0b0000000:
                    return self.sltu(rd, rs1, rs2)
            if funct3 == 0b100:
                if funct7 == 0b0000000:
                    return self.xor(rd, rs1, rs2)
            if funct3 == 0b101:
                if funct7 == 0b0000000:
                    return self.srl(rd, rs1, rs2)
                if funct7 == 0b0100000:
                    return self.sra(rd, rs1, rs2)
            if funct3 == 0b110:
                if funct7 == 0b0000000:
                    return self.or_(rd, rs1, rs2)
            if funct3 == 0b111:
                if funct7 == 0b0000000:
                    return self.and_(rd, rs1, rs2)

        raise Exception(d)

    def do_i_type(self, opcode, d):
        """
        i-typeæŒ‡ä»¤æ ¼å¼
        :param opcode:
        :type opcode:
        :param d:
        :type d:
        :return:
        :rtype:
        """
        # log("do_i_type", opcode, d)
        # opcode = d & 0b1111111
        rd = d >> 7 & 0b11111
        funct3 = d >> 12 & 0b111
        rs1 = d >> 15 & 0b11111
        imm_11_0 = d >> 20
        imm = imm_11_0

        if opcode == 0b1100111:
            return self.jalr(rd, imm, rs1)
        elif opcode == 0b0000011:
            if funct3 == 0b000:
                return self.lb(rd, imm, rs1)
            elif funct3 == 0b001:
                return self.lh(rd, imm, rs1)
            elif funct3 == 0b010:
                return self.lw(rd, imm, rs1)
            elif funct3 == 0b100:
                return self.lbu(rd, imm, rs1)
            elif funct3 == 0b101:
                return self.lhu(rd, imm, rs1)
        elif opcode == 0b0010011:
            if funct3 == 0b000:
                return self.addi(rd, rs1, imm)
            if funct3 == 0b010:
                return self.slti(rd, rs1, imm)
            if funct3 == 0b011:
                return self.sltiu(rd, rs1, imm)
            if funct3 == 0b100:
                return self.xori(rd, rs1, imm)
            if funct3 == 0b110:
                return self.ori(rd, rs1, imm)
            if funct3 == 0b111:
                return self.andi(rd, rs1, imm)
            if funct3 == 0b001:
                return self.slli(rd, rs1, imm)
            if funct3 == 0b101:
                funct7 = imm >> 5
                if funct7 == 0b0000000:
                    return self.srli(rd, rs1, imm)
                elif funct7 == 0b0100000:
                    return self.srai(rd, rs1, imm)
            pass
        elif opcode == 0b0001111:
            fm, pred, succ = imm & 0b1111 << 8, imm & 0b1111 << 4, imm & 0b1111
            return self.fence(pred, succ)
        elif opcode == 0b1110011:
            if imm == 0b0:
                return self.ecall()
            elif imm == 0b1:
                return self.ebreak()

        raise Exception(d)

    def do_s_type(self, opcode, d):
        """
        s-typeæŒ‡ä»¤æ ¼å¼
        :param opcode:
        :type opcode:
        :param d:
        :type d:
        :return:
        :rtype:
        """
        # log("do_s_type", opcode, d)
        # opcode = d & 0b1111111
        imm_4_0 = d >> 7 & 0b11111
        funct3 = d >> 12 & 0b111
        rs1 = d >> 15 & 0b11111
        rs2 = d >> 20 & 0b11111
        imm_11_5 = d >> 25

        imm = (imm_11_5 << 5) + imm_4_0
        if opcode == 0b0100011:
            if funct3 == 0b000:
                return self.sb(rs2, imm, rs1)
            elif funct3 == 0b001:
                return self.sh(rs2, imm, rs1)
            elif funct3 == 0b010:
                return self.sw(rs2, imm, rs1)

        raise Exception(d)

    def do_b_type(self, opcode, d):
        """
        b-typeæŒ‡ä»¤æ ¼å¼
        :param opcode:
        :type opcode:
        :param d:
        :type d:
        :return:
        :rtype:
        """
        # log("do_b_type", opcode, d)
        # opcode = d & 0b1111111
        imm_4_1_11 = d >> 7 & 0b11111
        funct3 = d >> 12 & 0b111
        rs1 = d >> 15 & 0b11111
        rs2 = d >> 20 & 0b11111
        imm_12_10_5 = d >> 25

        imm_4_1 = imm_4_1_11 >> 1
        imm_11 = imm_4_1_11 & 0b1
        imm_12 = imm_12_10_5 >> 6
        imm_10_5 = imm_12_10_5 & 0b111111
        imm = (imm_4_1 << 1) + (imm_11 << 11) + (imm_12 << 12) + (imm_10_5 << 5)

        if opcode == 0b1100011:
            if funct3 == 0b000:
                return self.beq(rs1, rs2, imm)
            elif funct3 == 0b001:
                return self.bne(rs1, rs2, imm)
            elif funct3 == 0b100:
                return self.blt(rs1, rs2, imm)
            elif funct3 == 0b101:
                return self.bge(rs1, rs2, imm)
            elif funct3 == 0b110:
                return self.bltu(rs1, rs2, imm)
            elif funct3 == 0b111:
                return self.bgeu(rs1, rs2, imm)

        raise Exception(d)

    def do_u_type(self, opcode, d):
        """
        u-typeæŒ‡ä»¤æ ¼å¼
        :param opcode:
        :type opcode:
        :param d:
        :type d:
        :return:
        :rtype:
        """
        # log("do_u_type << ", bin(opcode), d)
        # opcode = d & 0b1111111
        rd = d >> 7 & 0b11111
        imm_31_12 = d >> 12

        imm = imm_31_12

        if opcode == 0b0110111:
            return self.lui(rd, imm)
        elif opcode == 0b0010111:
            return self.auipc(rd, imm)

        raise Exception(d)

    def do_j_type(self, opcode, d):
        """
        j-typeæŒ‡ä»¤æ ¼å¼
        :param opcode:
        :type opcode:
        :param d:
        :type d:
        :return:
        :rtype:
        """
        # log("do_j_type", opcode, d)
        # opcode = d & 0b1111111
        rd = d >> 7 & 0b11111
        imm_20_10_1_11_19_12 = d >> 12
        print("imm_20_10_1_11_19_12", bin(imm_20_10_1_11_19_12))
        # imm = imm_20_10_1_11_19_12
        imm_20 = imm_20_10_1_11_19_12 >> 19
        imm_10_1 = imm_20_10_1_11_19_12 >> 9 & 0b1111111111
        imm_11 = imm_20_10_1_11_19_12 >> 8 & 0b1
        imm_19_12 = imm_20_10_1_11_19_12 & 0b11111111

        print("imm_20 = ", bin(imm_20))
        print("imm_10_1 = ", bin(imm_10_1))
        print("imm_11 = ", bin(imm_11))
        print("imm_19_12 = ", bin(imm_19_12))

        imm = (imm_20 << 20) + (imm_19_12 << 12) + (imm_11 << 11) + (imm_10_1 << 1)
        print("imm = ", imm)
        # imm >>= 1
        print("imm = ", imm)

        if opcode == 0b1101111:
            return self.jal(rd, imm)

        raise Exception(d)

    def do_instruction(self, d):
        """
        å…¥å£ï¼Œè§£ææ‰§è¡ŒæŒ‡ä»¤
        :param d:
        :type d:
        :return:
        :rtype:
        """
        print("do_instruction << ", hex(d), bin(d))
        instructions_map = {
            0b0110111: self.do_u_type,
            0b0010111: self.do_u_type,
            0b1101111: self.do_j_type,
            0b1100111: self.do_i_type,
            0b1100011: self.do_b_type,
            0b0000011: self.do_i_type,
            0b0100011: self.do_s_type,
            0b0010011: self.do_i_type,
            0b0110011: self.do_r_type,
            0b0001111: self.do_i_type,
            0b1110011: self.do_i_type,
        }

        opcode = d & 0b1111111
        f = instructions_map.get(opcode)
        assert f, 'opcode error'
        return f(opcode, d)
