<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRM_MPU" id="PRM_MPU">
  
  
  <register acronym="PRCM_PM_MPU_PWRSTCTRL" description="This register controls the MPU power state to reach upon mpu domain sleep transition" id="PRCM_PM_MPU_PWRSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="22" id="RESERVED_1" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="21" description=" Default power domain memory state when domain is ON." end="20" id="MPU_L2_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory bank is on when the domain is ON." id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" Default power domain memory state when domain is ON." end="18" id="MPU_L1_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory bank is on when the domain is ON." id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="17" description=" Default power domain memory state when domain is ON." end="16" id="MPU_RAM_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory bank is on when the domain is ON." id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" L2 bank state when domain is retention." end="10" id="MPU_L2_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" L1 bank state when domain is retention." end="9" id="MPU_L1_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" MPU RAM bank state when domain is retention." end="8" id="MPU_RAM_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" Power state change request when domain has already performed a sleep transition. [[br]]Allows going into deeper low power state without waking up the power domain. " end="4" id="LOWPOWERSTATECHANGE" rwaccess="RW" width="1">
    <bitenum description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not request a low power state change." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Logic state when power domain is RETENTION" end="2" id="LOGICRETSTATE" rwaccess="RW" width="1">
    <bitenum description="Whole logic is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Power state control" end="0" id="POWERSTATE" rwaccess="RW" width="2">
    <bitenum description="ON State" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="RESERVED" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="RETENTION state" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OFF State" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PM_MPU_PWRSTST" description="This register provides a status on the current MPU power domain state0. [warm reset insensitive]" id="PRCM_PM_MPU_PWRSTST" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Last low power state entered. [[br]]Set to 0x3 upon write of the same only. [[br]]This register is intended for debug purpose only. " end="24" id="LASTPOWERSTATEENTERED" rwaccess="RW" width="2">
    <bitenum description="Power domain was previously ON-ACTIVE" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Power domain was previously ON-INACTIVE" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Power domain was previously in RETENTION" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power domain was previously OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="21" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description=" Domain transition status" end="20" id="INTRANSITION" rwaccess="R" width="1">
    <bitenum description="Power domain transition is in progress." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No on-going transition on power domain" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="10" id="RESERVED_3" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="9" description=" MPU L2 memory state status" end="8" id="MPU_L2_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" MPU L1 memory state status" end="6" id="MPU_L1_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" MPU_RAM memory state status" end="4" id="MPU_RAM_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Logic state status" end="2" id="LOGICSTATEST" rwaccess="R" width="1">
    <bitenum description="Logic in domain is ON" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Logic in domain is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Current Power State Status" end="0" id="POWERSTATEST" rwaccess="R" width="2">
    <bitenum description="ON State [warm reset insensitive]" id="en_3_0x3" token="en_3_0x3" value="0x3"></bitenum>
    <bitenum description="RETENTION state" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OFF State [warm reset insensitive]" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_MPU_RSTST" description="This register logs the different reset sources of the ALWON domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]" id="PRCM_RM_MPU_RSTST" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" " end="8" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" MPU Processor  has been reset due to MPU ICECRUSHER1 reset event" end="6" id="ICECRUSHER_MPU_RST" rwaccess="RW" width="1">
    <bitenum description="MPU Processor has been reset upon icecursher reset" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No icecrusher reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" MPU Processor  has been reset due to emulation reset source  e.g. [[br]]assert reset command initiated by the icepick module " end="5" id="EMULATION_MPU_RST" rwaccess="RW" width="1">
    <bitenum description="MPU Processor has been reset upon emulation reset" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No emulation reset" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="4" description=" " end="4" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" " end="2" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" " end="0" id="RESERVED_7" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="PRCM_RM_MPU_CONTEXT" description="This register contains dedicated MPU context statuses. [warm reset insensitive]" id="PRCM_RM_MPU_CONTEXT" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" Specify if memory-based context in MPU_L2 memory bank has been lost due to a previous power transition or other reset source." end="10" id="LOSTMEM_MPU_L2" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" Specify if memory-based context in MPU_L1 memory bank has been lost due to a previous power transition or other reset source." end="9" id="LOSTMEM_MPU_L1" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in MPU_RAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." end="8" id="LOSTMEM_MPU_RAM" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of MPU_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
