<?xml version="1.0" encoding="UTF-8"?>
<module id="CPU_MTB" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="POSITION" width="32" description="The MTB_POSITION register contains the trace write pointer and the wrap bit." id="POSITION" offset="0x0">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RW" description=" " id="POINTER" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description=" " id="WRAP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MASTER" width="32" description="The MTB_MASTER register contains the main trace enable bit and other trace control fields." id="MASTER" offset="0x4">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description=" " id="EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description=" " id="NSEN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="20" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description=" " id="HALTREQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description=" " id="RAMPRIV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description=" " id="TSTOPEN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description=" " id="TSTARTEN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description=" " id="MASK" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FLOW" width="32" description="The MTB_FLOW register contains the WATERMARK address and the AUTOSTOP and AUTOHALT control bits." id="FLOW" offset="0x8">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RW" description=" " id="WATERMARK" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description=" " id="AUTOHALT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description=" " id="AUTOSTOP" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="BASE" width="32" description="The MTB_BASE register indicates where the SRAM is located in the processor memory map." id="BASE" offset="0xc">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description=" " id="BASE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TSTART" width="32" description="The MTB_TSTART register controls the trace start events using the DWT CMPMATCH feature." id="TSTART" offset="0x10">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, `ImpDefRES0" id="CMPMATCH3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Reserved, `ImpDefRES0" id="CMPMATCH2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description=" " id="CMPMATCH1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description=" " id="CMPMATCH0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TSTOP" width="32" description="The MTB_TSTOP register controls the trace stop events using the DWT CMPMATCH feature." id="TSTOP" offset="0x14">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, `ImpDefRES0" id="CMPMATCH3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Reserved, `ImpDefRES0" id="CMPMATCH2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description=" " id="CMPMATCH1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description=" " id="CMPMATCH0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SECURE" width="32" description="The MTB_SECURE register allows the SRAM region to be partitioned into two regions, with one region being defined as Secure and the other as Non-secure." id="SECURE" offset="0x20">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RW" description=" " id="THRESHOLD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="3" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description=" " id="NS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description=" " id="THRSEN" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DEVARCH" width="32" description="MTB_DEVARCH" id="DEVARCH" offset="0xfbc">
      <bitfield range="" begin="31" width="11" end="21" rwaccess="RO" description="reads as 0x23B" id="ARCHITECT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RO" description="reads as 0b1" id="PRESENT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="reads as 0x0" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="reads as 0x0A31" id="ARCHID" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DEVID" width="32" description="MTB_DEVID" id="DEVID" offset="0xfc8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DEVTYPE" width="32" description="MTB_DEVTYPE" id="DEVTYPE" offset="0xfcc">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="reads as 0x3" id="SUB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="reads as 0x1" id="MAJOR" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID4" width="32" description="MTB_PID4" id="PID4" offset="0xfd0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="reads as 0x0" id="SIZE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="reads as 0x4" id="DES_2" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID5" width="32" description="MTB_PID5" id="PID5" offset="0xfd4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID6" width="32" description="MTB_PID6" id="PID6" offset="0xfd8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID7" width="32" description="MTB_PID7" id="PID7" offset="0xfdc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID0" width="32" description="MTB_PID0" id="PID0" offset="0xfe0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="reads as 0x8E" id="PART_0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID1" width="32" description="MTB_PID1" id="PID1" offset="0xfe4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="reads as 0xB" id="DES_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="reads as 0x9" id="PART_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID2" width="32" description="MTB_PID2" id="PID2" offset="0xfe8">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="reads as 0x0" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="reads as 0b1" id="JEDEC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="reads as 0b011" id="DES_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PID3" width="32" description="MTB_PID3" id="PID3" offset="0xfec">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="reads as 0x0" id="REVAND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="reads as 0x0" id="CMOD" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CID0" width="32" description="MTB_CID0" id="CID0" offset="0xff0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="reads as 0x0D" id="PRMBL_0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CID1" width="32" description="MTB_CID1" id="CID1" offset="0xff4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="reads as 0x9" id="CLASS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="reads as 0x0" id="PRMBL_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CID2" width="32" description="MTB_CID2" id="CID2" offset="0xff8">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="reads as 0x05" id="PRMBL_2" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CID3" width="32" description="MTB_CID3" id="CID3" offset="0xffc">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="reads as 0xB1" id="PRMBL_3" resetval="0x0">
      </bitfield>
   </register>
</module>
