Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 12 21:42:23 2020
| Host         : LAPTOP-N3N9V3PL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |   226 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |            1 |
|      3 |            1 |
|      4 |            6 |
|      5 |            2 |
|      6 |           12 |
|      8 |           10 |
|     10 |            4 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           30 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              42 |           17 |
| Yes          | No                    | No                     |              44 |           16 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |             128 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|            Clock Signal            |                     Enable Signal                     |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  s7s/genblk1[9].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/uart_inst/tx_out_i_1_n_0               |                                                     |                1 |              1 |
|  s7s/genblk1[3].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[10].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[2].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[0].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[13].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[1].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[16].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[14].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[15].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[11].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[12].fdiv/clkDiv_reg_0 |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[4].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[8].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[5].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[7].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[6].fdiv/clkDiv_reg_0  |                                                       |                                                     |                1 |              1 |
|  s7s/genblk1[17].fdiv/CLK          |                                                       |                                                     |                1 |              2 |
|  vga/vga_sync_unit/CLK             |                                                       |                                                     |                1 |              3 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0    |                2 |              4 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/accept_write                   | btnC_IBUF                                           |                1 |              4 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/uart_inst/E[0]                         | btnC_IBUF                                           |                2 |              4 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/accept_read                    | btnC_IBUF                                           |                1 |              4 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/uart_inst/accept_write                 | btnC_IBUF                                           |                1 |              4 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/uart_inst/rx_bits_remaining[3]_i_1_n_0 |                                                     |                1 |              4 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/uart_inst/tx_clk_divider[7]_i_1_n_0  |                2 |              5 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/uart_inst/rx_clk_divider[7]_i_1_n_0  |                1 |              5 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/rx_fifo/SR[0]                        |                2 |              6 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/uart_inst/rx_countdown[5]_i_1_n_0    |                3 |              6 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/uart_inst/rx_clk_divider[10]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[1][6]_i_1_n_0           | btnC_IBUF                                           |                1 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[4][6]_i_1_n_0           | btnC_IBUF                                           |                2 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[5][6]_i_1_n_0           | btnC_IBUF                                           |                1 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[3][6]_i_1_n_0           | btnC_IBUF                                           |                1 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[2][6]_i_1_n_0           | btnC_IBUF                                           |                2 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[0][6]_i_1_n_0           | btnC_IBUF                                           |                2 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[7][6]_i_1_n_0           | btnC_IBUF                                           |                1 |              6 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/tx_fifo/memory[6][6]_i_1_n_0           | btnC_IBUF                                           |                1 |              6 |
|  clk_IBUF_BUFG                     |                                                       | uart/uart_fifo/uart_inst/tx_clk_divider[10]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                     |                                                       | btnC_IBUF                                           |                5 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/uart_inst/rx_data[7]_i_1_n_0           |                                                     |                2 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[1][7]_i_1_n_0           | btnC_IBUF                                           |                3 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[7][7]_i_1_n_0           | btnC_IBUF                                           |                3 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[6][7]_i_1_n_0           | btnC_IBUF                                           |                2 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[3][7]_i_1_n_0           | btnC_IBUF                                           |                2 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[5][7]_i_1_n_0           | btnC_IBUF                                           |                2 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[4][7]_i_1_n_0           | btnC_IBUF                                           |                1 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[0][7]_i_1_n_0           | btnC_IBUF                                           |                3 |              8 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/rx_fifo/memory[2][7]_i_1_n_0           | btnC_IBUF                                           |                2 |              8 |
|  clk_IBUF_BUFG                     | vga/vga_sync_unit/v_count_reg0                        | btnC_IBUF                                           |                3 |             10 |
|  clk_IBUF_BUFG                     | vga/vga_sync_unit/CLK                                 | btnC_IBUF                                           |                5 |             10 |
|  clk_IBUF_BUFG                     | uart/state_reg[1]_0[0]                                |                                                     |                4 |             10 |
|  clk_IBUF_BUFG                     | uart/E[0]                                             |                                                     |                4 |             10 |
|  clk_IBUF_BUFG                     | uart/uart_fifo/uart_inst/tx_bits_remaining            |                                                     |                4 |             11 |
|  clk_IBUF_BUFG                     |                                                       |                                                     |               11 |             18 |
+------------------------------------+-------------------------------------------------------+-----------------------------------------------------+------------------+----------------+


