\hypertarget{union__hw__adc__cfg1}{}\section{\+\_\+hw\+\_\+adc\+\_\+cfg1 Union Reference}
\label{union__hw__adc__cfg1}\index{\+\_\+hw\+\_\+adc\+\_\+cfg1@{\+\_\+hw\+\_\+adc\+\_\+cfg1}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+F\+G1 -\/ A\+DC Configuration Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields}{\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__cfg1_ae35029b36406541ff24250aa641012e6}{}\label{union__hw__adc__cfg1_ae35029b36406541ff24250aa641012e6}

\item 
struct \hyperlink{struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields}{\+\_\+hw\+\_\+adc\+\_\+cfg1\+::\+\_\+hw\+\_\+adc\+\_\+cfg1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__cfg1_a07463f53786c6c76b831fd2344a4b091}{}\label{union__hw__adc__cfg1_a07463f53786c6c76b831fd2344a4b091}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+F\+G1 -\/ A\+DC Configuration Register 1 (RW) 

Reset value\+: 0x00000000U

The configuration Register 1 (C\+F\+G1) selects the mode of operation, clock source, clock divide, and configuration for low power or long sample time. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
