#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 16:18:32 2022
# Process ID: 133955
# Current directory: /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1
# Command line: vivado -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper.vdi
# Journal file: /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/vivado.jou
# Running On: xsjl20349, OS: Linux, CPU Frequency: 1499.875 MHz, CPU Physical cores: 32, Host memory: 404103 MB
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro2tester-main_v2/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2982.871 ; gain = 48.090 ; free physical = 174915 ; free virtual = 373897
Command: link_design -top design_2_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.dcp' for cell 'design_2_i/BiDirChannels_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_RxFIFO_0/design_2_RxFIFO_0.dcp' for cell 'design_2_i/RxFIFO'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_SPI_ip_0_0/design_2_SPI_ip_0_0.dcp' for cell 'design_2_i/SPI_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axis_stream_txfifo_0_2/design_2_axis_stream_txfifo_0_2.dcp' for cell 'design_2_i/TxFIFO'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.dcp' for cell 'design_2_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/design_2_smartconnect_0_0.dcp' for cell 'design_2_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axis_switch_0_0/design_2_axis_switch_0_0.dcp' for cell 'design_2_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axis_switch_1_0/design_2_axis_switch_1_0.dcp' for cell 'design_2_i/axis_switch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_2/design_2_proc_sys_reset_0_2.dcp' for cell 'design_2_i/clk_reset_domain'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_data_processor_0_0/design_2_data_processor_0_0.dcp' for cell 'design_2_i/data_processor_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.dcp' for cell 'design_2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_1/design_2_proc_sys_reset_0_1.dcp' for cell 'design_2_i/txclk_reset_domain'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/AXI_Register_Demux/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp' for cell 'design_2_i/AXI_Register_Demux/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2982.871 ; gain = 0.000 ; free physical = 176080 ; free virtual = 375084
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.xdc] for cell 'design_2_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0.xdc] for cell 'design_2_i/axi_dma_0/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_1/design_2_proc_sys_reset_0_1_board.xdc] for cell 'design_2_i/txclk_reset_domain/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_1/design_2_proc_sys_reset_0_1_board.xdc] for cell 'design_2_i/txclk_reset_domain/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_1/design_2_proc_sys_reset_0_1.xdc] for cell 'design_2_i/txclk_reset_domain/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_1/design_2_proc_sys_reset_0_1.xdc] for cell 'design_2_i/txclk_reset_domain/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_2/design_2_proc_sys_reset_0_2_board.xdc] for cell 'design_2_i/clk_reset_domain/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_2/design_2_proc_sys_reset_0_2_board.xdc] for cell 'design_2_i/clk_reset_domain/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_2/design_2_proc_sys_reset_0_2.xdc] for cell 'design_2_i/clk_reset_domain/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_2/design_2_proc_sys_reset_0_2.xdc] for cell 'design_2_i/clk_reset_domain/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.srcs/constrs_1/imports/new/gyro_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'RXACTIVE'. [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.srcs/constrs_1/imports/new/gyro_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.srcs/constrs_1/imports/new/gyro_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.srcs/constrs_1/imports/new/gyro_constraints.xdc]
Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0_clocks.xdc] for cell 'design_2_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_axi_dma_0_0/design_2_axi_dma_0_0_clocks.xdc] for cell 'design_2_i/axi_dma_0/U0'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_2_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_2_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 52 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.020 ; gain = 0.000 ; free physical = 178251 ; free virtual = 377464
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 117 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 112 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

26 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3281.020 ; gain = 298.148 ; free physical = 178252 ; free virtual = 377468
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SPI_D expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3281.020 ; gain = 0.000 ; free physical = 178138 ; free virtual = 377418

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f5758b63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3281.020 ; gain = 0.000 ; free physical = 178088 ; free virtual = 377385

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2 into driver instance design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 into driver instance design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_9__0, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][87]_i_1 into driver instance design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[1]_INST_0, which resulted in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 15 inverter(s) to 90 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11e67f723

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177881 ; free virtual = 377095
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 164 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10fc8b936

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177860 ; free virtual = 377090
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 240 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1792ddb59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177756 ; free virtual = 376994
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 259 cells
INFO: [Opt 31-1021] In phase Sweep, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst to drive 347 load(s) on clock net design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst to drive 53 load(s) on clock net design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1c9f656c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177719 ; free virtual = 376962
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c9f656c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177713 ; free virtual = 376959
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/m_axi_awuser[68]_INST_0 into driver instance design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/m_axi_awuser[71]_INST_0_i_1, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 1a7f1708c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177706 ; free virtual = 376956
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             164  |                                             30  |
|  Constant propagation         |              30  |             240  |                                             40  |
|  Sweep                        |               0  |             259  |                                             51  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3469.102 ; gain = 0.000 ; free physical = 177675 ; free virtual = 376931
Ending Logic Optimization Task | Checksum: 226b25ba0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3469.102 ; gain = 0.004 ; free physical = 177675 ; free virtual = 376931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 35 newly gated: 16 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 20d0c326a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3757.398 ; gain = 0.000 ; free physical = 177227 ; free virtual = 376472
Ending Power Optimization Task | Checksum: 20d0c326a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3757.398 ; gain = 288.297 ; free physical = 177237 ; free virtual = 376480

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 191d85910

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3757.398 ; gain = 0.000 ; free physical = 176799 ; free virtual = 376027
Ending Final Cleanup Task | Checksum: 191d85910

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3757.398 ; gain = 0.000 ; free physical = 176794 ; free virtual = 376024

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3757.398 ; gain = 0.000 ; free physical = 176797 ; free virtual = 376024
Ending Netlist Obfuscation Task | Checksum: 191d85910

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3757.398 ; gain = 0.000 ; free physical = 176795 ; free virtual = 376023
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3757.398 ; gain = 476.379 ; free physical = 176794 ; free virtual = 376022
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3757.398 ; gain = 0.000 ; free physical = 176741 ; free virtual = 375972
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[0] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[0]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[10] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[10]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[11] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[11]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[12] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[12]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[13] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[13]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[14] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[14]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[15] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[15]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[1] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[1]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[2] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[2]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[3] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[3]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[4] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[4]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[5] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[5]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[6] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[6]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[7] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[7]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[8] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[8]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRARDADDR[9] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q[9]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/w_bnext_q_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRBWRADDR[15] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr2[15]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/qempty_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRBWRADDR[15] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr2[15]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRBWRADDR[15] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr2[15]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0 has an input control pin design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rgfile_reg_0_0/ADDRBWRADDR[15] (net: design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr2[15]) which is driven by a register (design_2_i/RxFIFO/inst/u_rx_async_stream_fifo/rptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SPI_D expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176490 ; free virtual = 375700
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a487c89f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176490 ; free virtual = 375700
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176490 ; free virtual = 375699

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 83b58b30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176348 ; free virtual = 375555

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8db8eff4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176074 ; free virtual = 375272

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8db8eff4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176074 ; free virtual = 375272
Phase 1 Placer Initialization | Checksum: 8db8eff4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176068 ; free virtual = 375266

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ab565abd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176047 ; free virtual = 375246

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cfe38048

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176052 ; free virtual = 375250

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cfe38048

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 176049 ; free virtual = 375248

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 506 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 186 nets or LUTs. Breaked 0 LUT, combined 186 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175966 ; free virtual = 375164

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            186  |                   186  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            186  |                   186  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 26d381f76

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175966 ; free virtual = 375165
Phase 2.4 Global Placement Core | Checksum: 19612b755

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175962 ; free virtual = 375162
Phase 2 Global Placement | Checksum: 19612b755

Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175964 ; free virtual = 375164

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d42ae813

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175966 ; free virtual = 375167

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ea57265

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175972 ; free virtual = 375171

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a7c50294

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175972 ; free virtual = 375171

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dd0c2c30

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175974 ; free virtual = 375173

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2096f4b0f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175970 ; free virtual = 375170

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f61575c2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175961 ; free virtual = 375161

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25d764e46

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175962 ; free virtual = 375163
Phase 3 Detail Placement | Checksum: 25d764e46

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175961 ; free virtual = 375161

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1931e2bcd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.482 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b977a94d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175928 ; free virtual = 375136
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22d56e91c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175928 ; free virtual = 375136
Phase 4.1.1.1 BUFG Insertion | Checksum: 1931e2bcd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175926 ; free virtual = 375134

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.482. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14c4f462c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175921 ; free virtual = 375131

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175922 ; free virtual = 375132
Phase 4.1 Post Commit Optimization | Checksum: 14c4f462c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175918 ; free virtual = 375129

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c4f462c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175919 ; free virtual = 375131

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14c4f462c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175919 ; free virtual = 375132
Phase 4.3 Placer Reporting | Checksum: 14c4f462c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175911 ; free virtual = 375125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175909 ; free virtual = 375123

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175909 ; free virtual = 375123
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16cabbfb6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175910 ; free virtual = 375125
Ending Placer Task | Checksum: 16062d235

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175910 ; free virtual = 375126
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 29 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175938 ; free virtual = 375155
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3767.422 ; gain = 0.000 ; free physical = 175879 ; free virtual = 375127
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3767.430 ; gain = 0.000 ; free physical = 175844 ; free virtual = 375106
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3767.430 ; gain = 0.000 ; free physical = 175851 ; free virtual = 375114
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 29 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3767.430 ; gain = 0.000 ; free physical = 175783 ; free virtual = 375064
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c6f712f1 ConstDB: 0 ShapeSum: 996bbf44 RouteDB: 0
Post Restoration Checksum: NetGraph: 276bab21 NumContArr: 3daef0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 27a95a11

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3770.418 ; gain = 2.988 ; free physical = 175771 ; free virtual = 374753

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 27a95a11

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3770.418 ; gain = 2.988 ; free physical = 175774 ; free virtual = 374755

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 27a95a11

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3804.414 ; gain = 36.984 ; free physical = 175729 ; free virtual = 374711

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 27a95a11

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3804.418 ; gain = 36.988 ; free physical = 175725 ; free virtual = 374707
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2ba1480b6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3837.551 ; gain = 70.121 ; free physical = 175562 ; free virtual = 374546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.492  | TNS=0.000  | WHS=-0.278 | THS=-258.638|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0172414 %
  Global Horizontal Routing Utilization  = 0.00177485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10479
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10467
  Number of Partially Routed Nets     = 12
  Number of Node Overlaps             = 15

Phase 2 Router Initialization | Checksum: 25bccf525

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3837.551 ; gain = 70.121 ; free physical = 176434 ; free virtual = 375423

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25bccf525

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3837.551 ; gain = 70.121 ; free physical = 176435 ; free virtual = 375424
Phase 3 Initial Routing | Checksum: 1d0543c4c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176988 ; free virtual = 375978

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.384  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d70993a1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176885 ; free virtual = 375875

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.384  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 165018e08

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176834 ; free virtual = 375828
Phase 4 Rip-up And Reroute | Checksum: 165018e08

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176838 ; free virtual = 375831

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17fdee05c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176806 ; free virtual = 375801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.435  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17fdee05c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176805 ; free virtual = 375800

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17fdee05c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176806 ; free virtual = 375801
Phase 5 Delay and Skew Optimization | Checksum: 17fdee05c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176805 ; free virtual = 375799

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fcb90cde

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176783 ; free virtual = 375779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.435  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1898f6a3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176784 ; free virtual = 375780
Phase 6 Post Hold Fix | Checksum: 1898f6a3f

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176780 ; free virtual = 375777

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.10428 %
  Global Horizontal Routing Utilization  = 2.83469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17ad9f28b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176772 ; free virtual = 375768

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17ad9f28b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 4039.551 ; gain = 272.121 ; free physical = 176773 ; free virtual = 375769

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14df18bd4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 4041.555 ; gain = 274.125 ; free physical = 176752 ; free virtual = 375748

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.435  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14df18bd4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 4041.555 ; gain = 274.125 ; free physical = 176743 ; free virtual = 375740
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 4041.555 ; gain = 274.125 ; free physical = 176782 ; free virtual = 375779

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 29 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 4041.555 ; gain = 274.125 ; free physical = 176780 ; free virtual = 375777
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4041.555 ; gain = 0.000 ; free physical = 176666 ; free virtual = 375690
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 16:21:12 2022...
