read_verilog counter1.v; hierarchy; proc; opt;  memory; opt; techmap; opt; write_blif counter1_yosys.blif
