Analysis & Synthesis report for Meilenstei1Hardware
Mon Jan 06 12:20:50 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state
 10. State Machine - |TopLvlEnt|CtlFlw:b2v_CtlFlw|STATE
 11. State Machine - |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 12. State Machine - |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 20. Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 21. Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 22. Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
 23. Source assignments for Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated
 24. Source assignments for Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated
 25. Parameter Settings for User Entity Instance: clock_generator:cgen
 26. Parameter Settings for User Entity Instance: clock_generator:cgen|altpll:DE_Clock_Generator_Audio
 27. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf
 28. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 29. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 30. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller
 31. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL
 32. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR
 33. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL
 34. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR
 35. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1
 36. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 37. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 38. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 39. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 41. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 42. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 43. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 44. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 46. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 47. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr
 48. Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr
 49. Parameter Settings for Inferred Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0
 50. Parameter Settings for Inferred Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0
 51. altpll Parameter Settings by Entity Instance
 52. scfifo Parameter Settings by Entity Instance
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller"
 55. Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 56. Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 06 12:20:50 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Meilenstei1Hardware                             ;
; Top-level Entity Name              ; TopLvlEnt                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 722                                             ;
;     Total combinational functions  ; 607                                             ;
;     Dedicated logic registers      ; 443                                             ;
; Total registers                    ; 443                                             ;
; Total pins                         ; 13                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 208,896                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP4CE115F29C7      ;                     ;
; Top-level entity name                                                      ; TopLvlEnt          ; Meilenstei1Hardware ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V           ;
; Use smart compilation                                                      ; Off                ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; DSP Block Balancing                                                        ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Optimization Technique                                                     ; Balanced           ; Balanced            ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                 ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto DSP Block Replacement                                                 ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                 ; On                  ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                 ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; SDC constraint protection                                                  ; Off                ; Off                 ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
; Synthesis Seed                                                             ; 1                  ; 1                   ;
+----------------------------------------------------------------------------+--------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; TopLvlEnt.vhd                                                    ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/TopLvlEnt.vhd           ;         ;
; Meilenstei1Hardware.vhd                                          ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/Meilenstei1Hardware.vhd ;         ;
; ../../CopySamplesDE2_restored/reg.vhd                            ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/reg.vhd                            ;         ;
; ../../CopySamplesDE2_restored/copy_module_LSG.vhd                ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/copy_module_LSG.vhd                ;         ;
; ../../CopySamplesDE2_restored/clock_generator.v                  ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/clock_generator.v                  ;         ;
; ../../CopySamplesDE2_restored/audio_codec.v                      ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/audio_codec.v                      ;         ;
; ../../CopySamplesDE2_restored/audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/audio_and_video_config.v           ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_SYNC_FIFO.v              ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_Slow_Clock_Generator.v   ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_I2C_AV_Auto_Initialize.v ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_I2C.v                    ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_Clock_Edge.v             ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_Audio_Out_Serializer.v   ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_Audio_In_Deserializer.v  ;         ;
; ../../CopySamplesDE2_restored/Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; C:/Sciebo/THK/DTS/CopySamplesDE2_restored/Altera_UP_Audio_Bit_Counter.v      ;         ;
; ../../MemoryDemo/MemoryTest_restored/memoryAltera.vhd            ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/MemoryDemo/MemoryTest_restored/memoryAltera.vhd            ;         ;
; ../../MemoryDemo/MemoryTest_restored/memory.vhd                  ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/MemoryDemo/MemoryTest_restored/memory.vhd                  ;         ;
; ../../MemoryDemo/MemoryTest_restored/mem_types.vhd               ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/MemoryDemo/MemoryTest_restored/mem_types.vhd               ;         ;
; ControlFlow.vhd                                                  ; yes             ; User VHDL File               ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/ControlFlow.vhd         ;         ;
; altpll.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal130.inc                                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc             ;         ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; scfifo.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                 ;         ;
; a_regfifo.inc                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc              ;         ;
; a_dpfifo.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc               ;         ;
; a_i2fifo.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc               ;         ;
; a_fffifo.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc               ;         ;
; a_f2fifo.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc               ;         ;
; db/scfifo_o441.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/scfifo_o441.tdf      ;         ;
; db/a_dpfifo_bs31.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/a_dpfifo_bs31.tdf    ;         ;
; db/altsyncram_fh81.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/altsyncram_fh81.tdf  ;         ;
; db/cmpr_ks8.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/cmpr_ks8.tdf         ;         ;
; db/cntr_v9b.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/cntr_v9b.tdf         ;         ;
; db/cntr_ca7.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/cntr_ca7.tdf         ;         ;
; db/cntr_0ab.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/cntr_0ab.tdf         ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_ei41.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Sciebo/THK/DTS/Drum_maschine/Meilenstein1Hardware/db/altsyncram_ei41.tdf  ;         ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 722            ;
;                                             ;                ;
; Total combinational functions               ; 607            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 233            ;
;     -- 3 input functions                    ; 154            ;
;     -- <=2 input functions                  ; 220            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 476            ;
;     -- arithmetic mode                      ; 131            ;
;                                             ;                ;
; Total registers                             ; 443            ;
;     -- Dedicated logic registers            ; 443            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 13             ;
; Total memory bits                           ; 208896         ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 587            ;
; Total fan-out                               ; 5816           ;
; Average fan-out                             ; 4.76           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                           ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLvlEnt                                                       ; 607 (1)           ; 443 (0)      ; 208896      ; 0            ; 0       ; 0         ; 13   ; 0            ; |TopLvlEnt                                                                                                                                                                                                                                                    ; work         ;
;    |CtlFlw:b2v_CtlFlw|                                           ; 82 (82)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|CtlFlw:b2v_CtlFlw                                                                                                                                                                                                                                  ; work         ;
;    |Meilenstei1Hardware:b2v_DtFlw|                               ; 334 (0)           ; 341 (0)      ; 208896      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw                                                                                                                                                                                                                      ; work         ;
;       |audio_codec:b2v_inst1|                                    ; 327 (12)          ; 228 (2)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1                                                                                                                                                                                                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 159 (45)          ; 112 (40)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; work         ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; work         ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; work         ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram  ; work         ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; work         ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; work         ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; work         ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; work         ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ; work         ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ; work         ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 155 (51)          ; 108 (42)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; work         ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; work         ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                ; work         ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                           ; work         ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram   ; work         ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr           ; work         ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter    ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb       ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; work         ;
;                |scfifo:Sync_FIFO|                                ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                   |scfifo_o441:auto_generated|                   ; 52 (0)            ; 33 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; work         ;
;                      |a_dpfifo_bs31:dpfifo|                      ; 52 (29)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; work         ;
;                         |altsyncram_fh81:FIFOram|                ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram  ; work         ;
;                         |cntr_0ab:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; work         ;
;                         |cntr_ca7:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; work         ;
;       |copy_module:b2v_inst|                                     ; 7 (7)             ; 101 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst                                                                                                                                                                                                 ; work         ;
;          |reg:inputbufferL|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL                                                                                                                                                                                ; work         ;
;          |reg:inputbufferR|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR                                                                                                                                                                                ; work         ;
;          |reg:outputbufferL|                                     ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL                                                                                                                                                                               ; work         ;
;          |reg:outputbufferR|                                     ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR                                                                                                                                                                               ; work         ;
;       |memory:b2v_RAM_L|                                         ; 0 (0)             ; 12 (12)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L                                                                                                                                                                                                     ; work         ;
;          |single_port_ram:spr|                                   ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr                                                                                                                                                                                 ; work         ;
;             |altsyncram:ram_rtl_0|                               ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0                                                                                                                                                            ; work         ;
;                |altsyncram_ei41:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated                                                                                                                             ; work         ;
;       |memory:b2v_RAM_R|                                         ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R                                                                                                                                                                                                     ; work         ;
;          |single_port_ram:spr|                                   ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr                                                                                                                                                                                 ; work         ;
;             |altsyncram:ram_rtl_0|                               ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0                                                                                                                                                            ; work         ;
;                |altsyncram_ei41:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated                                                                                                                             ; work         ;
;    |audio_and_video_config:avIntf|                               ; 190 (10)          ; 65 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|audio_and_video_config:avIntf                                                                                                                                                                                                                      ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                             ; 38 (38)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller                                                                                                                                                                                         ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|         ; 126 (126)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                                                     ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|    ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                                                ; work         ;
;    |clock_generator:cgen|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|clock_generator:cgen                                                                                                                                                                                                                               ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopLvlEnt|clock_generator:cgen|altpll:DE_Clock_Generator_Audio                                                                                                                                                                                               ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 4096         ; 24           ; --           ; --           ; 98304 ; None ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Single Port      ; 4096         ; 24           ; --           ; --           ; 98304 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state                                       ;
+----------------------------+----------------------------+-------------------------+--------------------------+-------------------------+
; Name                       ; \controlread:state.receive ; \controlread:state.idle ; \controlread:state.init1 ; \controlread:state.init ;
+----------------------------+----------------------------+-------------------------+--------------------------+-------------------------+
; \controlread:state.init    ; 0                          ; 0                       ; 0                        ; 0                       ;
; \controlread:state.init1   ; 0                          ; 0                       ; 1                        ; 1                       ;
; \controlread:state.idle    ; 0                          ; 1                       ; 0                        ; 1                       ;
; \controlread:state.receive ; 1                          ; 0                       ; 0                        ; 1                       ;
+----------------------------+----------------------------+-------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |TopLvlEnt|CtlFlw:b2v_CtlFlw|STATE                                    ;
+----------------+------------+----------------+-----------+------------+---------------+
; Name           ; STATE.IDLE ; STATE.INITPLAY ; STATE.REC ; STATE.PLAY ; STATE.INITREC ;
+----------------+------------+----------------+-----------+------------+---------------+
; STATE.INITREC  ; 0          ; 0              ; 0         ; 0          ; 0             ;
; STATE.PLAY     ; 0          ; 0              ; 0         ; 1          ; 1             ;
; STATE.REC      ; 0          ; 0              ; 1         ; 0          ; 1             ;
; STATE.INITPLAY ; 0          ; 1              ; 0         ; 0          ; 1             ;
; STATE.IDLE     ; 1          ; 0              ; 0         ; 0          ; 1             ;
+----------------+------------+----------------+-----------+------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                           ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+-----------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------------+---------------------+------------------------+
; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|read_s ; GND                 ; yes                    ;
; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|readIn ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2         ;                     ;                        ;
+-----------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                                          ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[0]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[0]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[11]                                        ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[11]                       ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[10]                                        ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[10]                       ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[9]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[9]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[8]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[8]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[7]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[7]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[6]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[6]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[5]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[5]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[4]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[3]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[3]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[2]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[2]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|s_addr[1]                                         ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[1]                        ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[0]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[0]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[1]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[1]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[2]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[2]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[3]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[3]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[4]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[4]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[5]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[5]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[6]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[6]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[7]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[7]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[8]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[8]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[9]                   ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[9]  ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[10]                  ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[10] ;
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|addr_reg[11]                  ; Merged with Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[11] ;
; audio_and_video_config:avIntf|num_bits_to_transfer[1,2]                                          ; Merged with audio_and_video_config:avIntf|num_bits_to_transfer[0]                           ;
; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                   ; Lost fanout                                                                                 ;
; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                   ; Lost fanout                                                                                 ;
; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                   ; Lost fanout                                                                                 ;
; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2 ; Lost fanout                                                                                 ;
; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3 ; Lost fanout                                                                                 ;
; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4 ; Lost fanout                                                                                 ;
; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.init                       ; Merged with CtlFlw:b2v_CtlFlw|STATE.INITREC                                                 ;
; Total Number of Removed Registers = 33                                                           ;                                                                                             ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 443   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 108   ;
; Number of registers using Asynchronous Clear ; 118   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 319   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|write_s ; 2       ;
; Total number of inverted registers = 1                     ;         ;
+------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                                      ; Megafunction                                                                 ; Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|addr_reg[0..11] ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|ram_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|data_to_transfer[4]                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopLvlEnt|CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TopLvlEnt|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                 ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TopLvlEnt|Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|state                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:cgen ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                           ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:cgen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                ; Value             ; Type                                          ;
+-------------------------------+-------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                       ;
; M                             ; 0                 ; Untyped                                       ;
; N                             ; 1                 ; Untyped                                       ;
; M2                            ; 1                 ; Untyped                                       ;
; N2                            ; 1                 ; Untyped                                       ;
; SS                            ; 1                 ; Untyped                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                       ;
; C0_LOW                        ; 0                 ; Untyped                                       ;
; C1_LOW                        ; 0                 ; Untyped                                       ;
; C2_LOW                        ; 0                 ; Untyped                                       ;
; C3_LOW                        ; 0                 ; Untyped                                       ;
; C4_LOW                        ; 0                 ; Untyped                                       ;
; C5_LOW                        ; 0                 ; Untyped                                       ;
; C6_LOW                        ; 0                 ; Untyped                                       ;
; C7_LOW                        ; 0                 ; Untyped                                       ;
; C8_LOW                        ; 0                 ; Untyped                                       ;
; C9_LOW                        ; 0                 ; Untyped                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                       ;
; C0_PH                         ; 0                 ; Untyped                                       ;
; C1_PH                         ; 0                 ; Untyped                                       ;
; C2_PH                         ; 0                 ; Untyped                                       ;
; C3_PH                         ; 0                 ; Untyped                                       ;
; C4_PH                         ; 0                 ; Untyped                                       ;
; C5_PH                         ; 0                 ; Untyped                                       ;
; C6_PH                         ; 0                 ; Untyped                                       ;
; C7_PH                         ; 0                 ; Untyped                                       ;
; C8_PH                         ; 0                 ; Untyped                                       ;
; C9_PH                         ; 0                 ; Untyped                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                       ;
; L0_LOW                        ; 1                 ; Untyped                                       ;
; L1_LOW                        ; 1                 ; Untyped                                       ;
; G0_LOW                        ; 1                 ; Untyped                                       ;
; G1_LOW                        ; 1                 ; Untyped                                       ;
; G2_LOW                        ; 1                 ; Untyped                                       ;
; G3_LOW                        ; 1                 ; Untyped                                       ;
; E0_LOW                        ; 1                 ; Untyped                                       ;
; E1_LOW                        ; 1                 ; Untyped                                       ;
; E2_LOW                        ; 1                 ; Untyped                                       ;
; E3_LOW                        ; 1                 ; Untyped                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                       ;
; L0_PH                         ; 0                 ; Untyped                                       ;
; L1_PH                         ; 0                 ; Untyped                                       ;
; G0_PH                         ; 0                 ; Untyped                                       ;
; G1_PH                         ; 0                 ; Untyped                                       ;
; G2_PH                         ; 0                 ; Untyped                                       ;
; G3_PH                         ; 0                 ; Untyped                                       ;
; E0_PH                         ; 0                 ; Untyped                                       ;
; E1_PH                         ; 0                 ; Untyped                                       ;
; E2_PH                         ; 0                 ; Untyped                                       ;
; E3_PH                         ; 0                 ; Untyped                                       ;
; M_PH                          ; 0                 ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                ;
+-------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf ;
+-----------------+-----------+----------------------------------------------+
; Parameter Name  ; Value     ; Type                                         ;
+-----------------+-----------+----------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                              ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                              ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                              ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                              ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                              ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                              ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                              ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                              ;
; AUD_ADC_PATH    ; 010010011 ; Unsigned Binary                              ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                              ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                              ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                              ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                              ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                              ;
+-----------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                     ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                    ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                          ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                               ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                               ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                               ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                               ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                               ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                               ;
; AUD_ADC_PATH    ; 010010011 ; Unsigned Binary                                                                               ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                               ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                               ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                               ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                               ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                               ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 24    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1 ;
+------------------+-------+-----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                  ;
+------------------+-------+-----------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                        ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                       ;
+------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                                              ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                             ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                                               ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                 ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                 ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                               ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_width     ; 24    ; Signed Integer                                                                         ;
; addr_width     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_width     ; 24    ; Signed Integer                                                                         ;
; addr_width     ; 12    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ei41      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ei41      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; clock_generator:cgen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                               ;
;     -- PLL_TYPE               ; FAST                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                          ;
; Entity Instance            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 24                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
; Entity Instance            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 24                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
; Entity Instance            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 24                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
; Entity Instance            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 24                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                       ;
; Entity Instance                           ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller"                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                       ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 06 12:20:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Meilenstei1Hardware -c Meilenstei1Hardware
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file toplvlent.vhd
    Info (12022): Found design unit 1: TopLvlEnt-bdf_type
    Info (12023): Found entity 1: TopLvlEnt
Info (12021): Found 2 design units, including 1 entities, in source file meilenstei1hardware.vhd
    Info (12022): Found design unit 1: Meilenstei1Hardware-bdf_type
    Info (12023): Found entity 1: Meilenstei1Hardware
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/writecontrol.vhd
    Info (12022): Found design unit 1: CF-BEHAVE
    Info (12023): Found entity 1: CF
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/reg.vhd
    Info (12022): Found design unit 1: reg-behv
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/readcontrol.vhd
    Info (12022): Found design unit 1: READCONTROL-BEHAVE
    Info (12023): Found entity 1: READCONTROL
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/copysamples.vhd
    Info (12022): Found design unit 1: CopySamples-Struct
    Info (12023): Found entity 1: CopySamples
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/copy_module_lsg.vhd
    Info (12022): Found design unit 1: copy_module-dataflow
    Info (12023): Found entity 1: copy_module
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/clock_generator.v
    Info (12023): Found entity 1: clock_generator
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/audio_codec.v
    Info (12023): Found entity 1: audio_codec
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file /sciebo/thk/dts/copysamplesde2_restored/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/memorydemo/memorytest_restored/memoryaltera.vhd
    Info (12022): Found design unit 1: single_port_ram-rtl
    Info (12023): Found entity 1: single_port_ram
Info (12021): Found 2 design units, including 1 entities, in source file /sciebo/thk/dts/memorydemo/memorytest_restored/memory.vhd
    Info (12022): Found design unit 1: memory-behv
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 0 entities, in source file /sciebo/thk/dts/memorydemo/memorytest_restored/mem_types.vhd
    Info (12022): Found design unit 1: mem_types
Info (12021): Found 1 design units, including 0 entities, in source file /sciebo/thk/dts/memorydemo/memorytest_restored/board_definitions.vhd
    Info (12022): Found design unit 1: board_definitions
Info (12021): Found 2 design units, including 1 entities, in source file controlflow.vhd
    Info (12022): Found design unit 1: CtlFlw-BEHAVE
    Info (12023): Found entity 1: CtlFlw
Info (12127): Elaborating entity "TopLvlEnt" for the top level hierarchy
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:cgen"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:cgen|altpll:DE_Clock_Generator_Audio"
Info (12130): Elaborated megafunction instantiation "clock_generator:cgen|altpll:DE_Clock_Generator_Audio"
Info (12133): Instantiated megafunction "clock_generator:cgen|altpll:DE_Clock_Generator_Audio" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:avIntf"
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller"
Info (12128): Elaborating entity "CtlFlw" for hierarchy "CtlFlw:b2v_CtlFlw"
Warning (10037): Verilog HDL or VHDL warning at ControlFlow.vhd(59): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at ControlFlow.vhd(64): conditional expression evaluates to a constant
Info (12128): Elaborating entity "Meilenstei1Hardware" for hierarchy "Meilenstei1Hardware:b2v_DtFlw"
Info (12128): Elaborating entity "copy_module" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst"
Warning (10631): VHDL Process Statement warning at copy_module_LSG.vhd(45): inferring latch(es) for signal or variable "readIn", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at copy_module_LSG.vhd(45): inferring latch(es) for signal or variable "read_s", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "read_s" at copy_module_LSG.vhd(45)
Info (10041): Inferred latch for "readIn" at copy_module_LSG.vhd(45)
Info (12128): Elaborating entity "reg" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL"
Info (12128): Elaborating entity "audio_codec" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf
    Info (12023): Found entity 1: altsyncram_fh81
Info (12128): Elaborating entity "altsyncram_fh81" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "memory" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L"
Info (12128): Elaborating entity "single_port_ram" for hierarchy "Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_R|single_port_ram:spr|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ei41.tdf
    Info (12023): Found entity 1: altsyncram_ei41
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 886 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 728 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Mon Jan 06 12:20:50 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


