Repo|Block|Description|Status
parallella/oh|accelerator |Accelerator tutorial|FPGA 
parallella/oh|axi |AXI master and slave interfaces|FPGA 
parallella/oh|chip |Chip design reference flow|SI 
parallella/oh|common |Library of basic components|SI 
parallella/oh|edma |DMA engine|
parallella/oh|elink |Point to point LVDS link|SI 
parallella/oh|emailbox |Mailbox with interrupt output|FPGA 
parallella/oh|emesh |Emesh interface circuits|SI 
parallella/oh|emmu |Memory translation unit|FPGA 
parallella/oh|etrace |Logic Analyzer|
parallella/oh|gpio |General Purpose IO|
parallella/oh|mio |Lightweight parallel link|
parallella/oh|pic |Interrupt controller|SI 
parallella/oh|parallella |Parallella FPGA logic|FPGA 
parallella/oh|risc-v |RISC-V implementation|
parallella/oh|spi |SPI master/slave|
m-labs/milkymist|ac97||FPGA 
m-labs/milkymist|asfifo||FPGA 
m-labs/milkymist|bt656cap||FPGA 
m-labs/milkymist|conbus||FPGA 
m-labs/milkymist|csrbrg||FPGA 
m-labs/milkymist|dmx||FPGA 
m-labs/milkymist|fmlarb||FPGA 
m-labs/milkymist|fmlbrg||FPGA 
m-labs/milkymist|fmlmeter||FPGA 
m-labs/milkymist|hpdmc_ddr32||FPGA 
m-labs/milkymist|lm32|LatticeMico32|FPGA 
m-labs/milkymist|memcard||FPGA 
m-labs/milkymist|memtest||FPGA 
m-labs/milkymist|minimac2||FPGA 
m-labs/milkymist|monitor||FPGA 
m-labs/milkymist|norflash16||FPGA 
m-labs/milkymist|pfpu||FPGA 
m-labs/milkymist|rc5||FPGA 
m-labs/milkymist|softusb||FPGA 
m-labs/milkymist|sysctl||FPGA 
m-labs/milkymist|tmu2||FPGA 
m-labs/milkymist|uart||FPGA 
m-labs/milkymist|vgafb||FPGA 
VLSI-EDA/PoC|arith_addw|width operand addition (e.g. 256 to 4096 bits)|FPGA 
VLSI-EDA/PoC|arith_convert_bin2bcd|convert binary numbers to binary coded decimals (BCD)|FPGA 
VLSI-EDA/PoC|arith_counter_bcd|BCD (Binary-Coded Decimal) counter|FPGA 
VLSI-EDA/PoC|arith_counter_free|free running counter|FPGA 
VLSI-EDA/PoC|arith_counter_gray|Gray-Code counter|FPGA 
VLSI-EDA/PoC|arith_counter_ring|Johnson counter|FPGA 
VLSI-EDA/PoC|arith_div|our fixed point division|FPGA 
VLSI-EDA/PoC|arith_firstone|find the index if the first one in a vector|FPGA 
VLSI-EDA/PoC|arith_muls_wide||FPGA 
VLSI-EDA/PoC|arith_prefix_and||FPGA 
VLSI-EDA/PoC|arith_prefix_or||FPGA 
VLSI-EDA/PoC|arith_prng|Pseudo Random Number Generator (PRNG)|FPGA 
VLSI-EDA/PoC|arith_same||FPGA 
VLSI-EDA/PoC|arith_scaler|fixed point scaling unit (y := (x * A) / B)|FPGA 
VLSI-EDA/PoC|arith_shifter_barrel|is a barrel shifter with multiple modes|FPGA 
VLSI-EDA/PoC|arith_sqrt|square root|FPGA 
VLSI-EDA/PoC|bus_Arbiter|a generic arbiter implementation with selectable port count|FPGA 
VLSI-EDA/PoC|bus_stream|PoC.stream bus|FPGA 
VLSI-EDA/PoC|cache_par|Cache with parallel tag-unit and data memory|FPGA 
VLSI-EDA/PoC|cache_replacement_policy|Wrap different cache replacement policies|FPGA 
VLSI-EDA/PoC|cache_tagunit_par|Tag-unit with fully-parallel compare of tag|FPGA 
VLSI-EDA/PoC|cache_tagunit_seq|Tag-unit with sequential compare of tag|FPGA 
VLSI-EDA/PoC|comm_crc|generic Cyclic Redundancy Check (CRC)|FPGA 
VLSI-EDA/PoC|comm_scramble|generic LFSR based scrambler|FPGA 
VLSI-EDA/PoC|ddrio_in|Dual-Data-Rate Input|FPGA 
VLSI-EDA/PoC|ddrio_inout|Dual-Data-Rate Input and Output|FPGA 
VLSI-EDA/PoC|ddrio_out|Dual-Data-Rate Output|FPGA 
VLSI-EDA/PoC|dstruct_deque|deque (double-ended queue)|FPGA 
VLSI-EDA/PoC|dstruct_stack|stack (LIFO)|FPGA 
VLSI-EDA/PoC|fifo_cc_got|regular FIFO (one common clock, got-interface)|FPGA 
VLSI-EDA/PoC|fifo_cc_got_tempgot|regular FIFO (one common clock, got-interface), extended by a transactional `tempgot`-interface (read-side). |FPGA 
VLSI-EDA/PoC|fifo_cc_got_tempput|regular FIFO (one common clock, got-interface), extended by a transactional `tempput`-interface (write-side). |FPGA 
VLSI-EDA/PoC|fifo_dc_got|cross-clock FIFO (two related clocks, got-interface)|FPGA 
VLSI-EDA/PoC|fifo_ic_assembly |address-based FIFO stream assembly (two independent clocks)|FPGA 
VLSI-EDA/PoC|fifo_ic_got|cross-clock FIFO (two independent clocks, got-interface)|FPGA 
VLSI-EDA/PoC|mem_is61lv|ISSI - IS61LV SRAM controller|FPGA 
VLSI-EDA/PoC|mem_is61nlp|ISSI - IS61NLP SRAM controller|FPGA 
VLSI-EDA/PoC|mem_lut|Lookup-Table (LUT) implementations|FPGA 
VLSI-EDA/PoC|mem_ocram|On-Chip RAM abstraction layer|FPGA 
VLSI-EDA/PoC|mem_ocrom|On-Chip ROM abstraction layer|FPGA 
VLSI-EDA/PoC|mem_sdram|SDRAM controllers|FPGA 
VLSI-EDA/PoC|misc_filter|contains 1-bit filter algorithms (and, or, mean)|FPGA 
VLSI-EDA/PoC|misc_FrequencyMeasurement|measures a input frequency relativ to a reference frequency|FPGA 
VLSI-EDA/PoC|misc_gearbox|gearbox bus interface converter|FPGA 
VLSI-EDA/PoC|misc_sync|offers clock-domain-crossing (CDC) modules|FPGA 
VLSI-EDA/PoC|net_arp_BC_Receiver|Address Resolution Protocol - ARP BroadCast Receiver|FPGA 
VLSI-EDA/PoC|net_arp_BC_Requester|Address Resolution Protocol - ARP BroadCast Requester|FPGA 
VLSI-EDA/PoC|net_arp_Cache|Address Resolution Protocol - ARP Cache|FPGA 
VLSI-EDA/PoC|net_arp_IPPool|Address Resolution Protocol - ARP IPPool|FPGA 
VLSI-EDA/PoC|net_arp_UC_Receiver|Address Resolution Protocol - ARP UniCast Receiver|FPGA 
VLSI-EDA/PoC|net_arp_UC_Responder|Address Resolution Protocol - ARP UniCast Responder|FPGA 
VLSI-EDA/PoC|net_ipv4_FrameLoopback|Internet Protocol - Version 4 Loopback|FPGA 
VLSI-EDA/PoC|net_ipv4_RX|Internet Protocol - Version 4 RX|FPGA 
VLSI-EDA/PoC|net_ipv4_TX|Internet Protocol - Version 4 TX|FPGA 
VLSI-EDA/PoC|net_ipv6_FrameLoopback|Internet Protocol - Version 6 Loopback|FPGA 
VLSI-EDA/PoC|net_ipv6_RX|Internet Protocol - Version 6 RX|FPGA 
VLSI-EDA/PoC|net_ipv6_TX|Internet Protocol - Version 6 TX|FPGA 
VLSI-EDA/PoC|net_mac_FrameLoopback||FPGA 
VLSI-EDA/PoC|net_mac_RX_DestMAC_Switch||FPGA 
VLSI-EDA/PoC|net_mac_RX_SrcMAC_Filter||FPGA 
VLSI-EDA/PoC|net_mac_RX_Type_Switch||FPGA 
VLSI-EDA/PoC|net_mac_TX_DestMAC_Prepender||FPGA 
VLSI-EDA/PoC|net_mac_TX_SrcMAC_Prepender||FPGA 
VLSI-EDA/PoC|net_mac_Type_Prepender||FPGA 
VLSI-EDA/PoC|net_udp_FrameLoopback||FPGA 
VLSI-EDA/PoC|net_udp_RX||FPGA 
VLSI-EDA/PoC|net_udp_TX||FPGA 
VLSI-EDA/PoC|pmod_KYPD|a 16-button (4x4) keypad|FPGA 
VLSI-EDA/PoC|pmod_SSD|a 2 digit 7-segment display (SSD)|FPGA 
VLSI-EDA/PoC|pmod_USBUART|a USB to UART bridge (FTDI FT232RQ)|FPGA 
VLSI-EDA/PoC|sort_lru_cache|Optimized LRU list implementation for Caches.|FPGA 
VLSI-EDA/PoC|sort_lru_list|List storing key-value pairs in recently-used order|FPGA 
VLSI-EDA/PoC|sortnet_BitonicSort|bitonic sorter as a sorting network|FPGA 
VLSI-EDA/PoC|sortnet_OddEvenMergeSort|odd-even sorter as a sorting network|FPGA 
VLSI-EDA/PoC|sortnet_OddEvenSort|odd-even sorter as a sorting network|FPGA 
VLSI-EDA/PoC|stat_Average|calculate the running average value if an input stream|FPGA 
VLSI-EDA/PoC|stat_Histogram|calculate a histrogram (distribution) of an input stream|FPGA 
VLSI-EDA/PoC|stat_Maximum|calculate the maximums of an input stream|FPGA 
VLSI-EDA/PoC|stat_Minimum|calculate the minimums of an input stream|FPGA 
VLSI-EDA/PoC|uart|Simple UART|FPGA 
alexforencich/verilog-ethernet|arp|ARP handling logic with parametrizable retry timeout parameters.|
alexforencich/verilog-ethernet|arp_64|ARP handling logic with parametrizable retry timeout parameters and 64 bit|
alexforencich/verilog-ethernet|arp_cache|Basic LRU cache for ARP entries.  Parametrizable depth.|
alexforencich/verilog-ethernet|arp_eth_rx|ARP frame receiver.|
alexforencich/verilog-ethernet|arp_eth_rx_64|ARP frame receiver with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|arp_eth_tx|ARP frame transmitter.|
alexforencich/verilog-ethernet|arp_eth_tx_64|ARP frame transmitter with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|axis_eth_fcs|Ethernet frame check sequence calculator.|
alexforencich/verilog-ethernet|axis_eth_fcs_64|Ethernet frame check sequence calculator with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|axis_eth_fcs_check|Ethernet frame check sequence checker.|
alexforencich/verilog-ethernet|axis_eth_fcs_insert|Ethernet frame check sequence inserter.|
alexforencich/verilog-ethernet|eth_arb_mux_N|Ethernet frame arbitrated muliplexer with 8 bit data width for gigabit|
alexforencich/verilog-ethernet|eth_arb_mux_64_N|Ethernet frame arbitrated muliplexer with 8 bit data width for 10G Ethernet.|
alexforencich/verilog-ethernet|eth_axis_rx|Ethernet frame receiver.|
alexforencich/verilog-ethernet|eth_axis_rx_64|Ethernet frame receiver with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|eth_axis_tx|Ethernet frame transmitter.|
alexforencich/verilog-ethernet|eth_axis_tx_64|Ethernet frame transmitter with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|eth_demux_N|Ethernet frame demuliplexer with 8 bit data width for gigabit Ethernet.|
alexforencich/verilog-ethernet|eth_demux_64_N|Ethernet frame demuliplexer with 64 bit data width for 10G Ethernet.  Supports|
alexforencich/verilog-ethernet|eth_mac_1g|Gigabit Ethernet MAC with GMII interface.|
alexforencich/verilog-ethernet|eth_mac_1g_fifo|Gigabit Ethernet MAC with GMII interface and FIFOs.|
alexforencich/verilog-ethernet|eth_mac_1g_rx|Gigabit Ethernet MAC RX with GMII interface.|
alexforencich/verilog-ethernet|eth_mac_1g_tx|Gigabit Ethernet MAC TX with GMII interface.|
alexforencich/verilog-ethernet|eth_mac_10g|10G Ethernet MAC with XGMII interface.|
alexforencich/verilog-ethernet|eth_mac_10g_fifo|10G Ethernet MAC with XGMII interface and FIFOs.|
alexforencich/verilog-ethernet|eth_mac_10g_rx|10G Ethernet MAC RX with XGMII interface.|
alexforencich/verilog-ethernet|eth_mac_10g_tx|10G Ethernet MAC TX with XGMII interface.|
alexforencich/verilog-ethernet|eth_mux_N|Ethernet frame muliplexer with 8 bit data width for gigabit Ethernet.|
alexforencich/verilog-ethernet|eth_mux_64_N|Ethernet frame muliplexer with 64 bit data width for 10G Ethernet.  Supports|
alexforencich/verilog-ethernet|gmii_phy_if|GMII PHY interface and clocking logic.|
alexforencich/verilog-ethernet|ip|IPv4 block with 8 bit data width for gigabit Ethernet.  Manages IPv4 packet|
alexforencich/verilog-ethernet|ip_64|IPv4 block with 64 bit data width for 10G Ethernet.  Manages IPv4 packet|
alexforencich/verilog-ethernet|ip_arb_mux_N|IP frame arbitrated muliplexer with 8 bit data width for gigabit|
alexforencich/verilog-ethernet|ip_arb_mux_64_N|IP frame arbitrated muliplexer with 8 bit data width for 10G Ethernet.|
alexforencich/verilog-ethernet|ip_complete|IPv4 module with ARP integration.|
alexforencich/verilog-ethernet|ip_complete_64|IPv4 module with ARP integration and 64 bit data width for 10G Ethernet.|
alexforencich/verilog-ethernet|ip_eth_rx|IP frame receiver.|
alexforencich/verilog-ethernet|ip_eth_rx_64|IP frame receiver with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|ip_eth_tx|IP frame transmitter.|
alexforencich/verilog-ethernet|ip_eth_tx_64|IP frame transmitter with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|ip_demux_N|IP frame demuliplexer with 8 bit data width for gigabit Ethernet.|
alexforencich/verilog-ethernet|ip_demux_64_N|IP frame demuliplexer with 64 bit data width for 10G Ethernet.  Supports|
alexforencich/verilog-ethernet|ip_mux_N|IP frame muliplexer with 8 bit data width for gigabit Ethernet.|
alexforencich/verilog-ethernet|ip_mux_64_N|IP frame muliplexer with 64 bit data width for 10G Ethernet.  Supports|
alexforencich/verilog-ethernet|lfsr|Fully parametrizable combinatorial parallel LFSR/CRC module.|
alexforencich/verilog-ethernet|udp|UDP block with 8 bit data width for gigabit Ethernet.  Manages UDP packet|
alexforencich/verilog-ethernet|udp_64|UDP block with 64 bit data width for 10G Ethernet.  Manages UDP packet|
alexforencich/verilog-ethernet|udp_arb_mux_N|UDP frame arbitrated muliplexer with 8 bit data width for gigabit|
alexforencich/verilog-ethernet|udp_arb_mux_64_N|UDP frame arbitrated muliplexer with 8 bit data width for 10G Ethernet.|
alexforencich/verilog-ethernet|udp_complete|UDP module with IPv4 and ARP integration.|
alexforencich/verilog-ethernet|udp_complete_64|UDP module with IPv4 and ARP integration and 64 bit data width for 10G|
alexforencich/verilog-ethernet|udp_ip_rx|UDP frame receiver.|
alexforencich/verilog-ethernet|udp_ip_rx_64|UDP frame receiver with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|udp_ip_tx|UDP frame transmitter.|
alexforencich/verilog-ethernet|udp_ip_tx_64|UDP frame transmitter with 64 bit datapath for 10G Ethernet.|
alexforencich/verilog-ethernet|udp_demux_N|UDP frame demuliplexer with 8 bit data width for gigabit Ethernet.|
alexforencich/verilog-ethernet|udp_demux_64_N|UDP frame demuliplexer with 64 bit data width for 10G Ethernet.  Supports|
alexforencich/verilog-ethernet|udp_mux_N|UDP frame muliplexer with 8 bit data width for gigabit Ethernet.|
alexforencich/verilog-ethernet|udp_mux_64_N|UDP frame muliplexer with 64 bit data width for 10G Ethernet.  Supports|
dawsonjon/fpu|adder|floating point adder|
dawsonjon/fpu|divider|floating point divider|
dawsonjon/fpu|double_adder|floating point double_adder|
dawsonjon/fpu|double_divider|floating point double_divider|
dawsonjon/fpu|double_multiplier|floating point double_multiplier|
dawsonjon/fpu|double_to_float|floating point double_to_float|
dawsonjon/fpu|double_to_long|floating point double_to_long|
dawsonjon/fpu|float_to_double|floating point float_to_double|
dawsonjon/fpu|float_to_int|floating point float_to_int|
dawsonjon/fpu|int_to_float|floating point int_to_float|
dawsonjon/fpu|long_to_double|floating point long_to_double|
dawsonjon/fpu|multiplier|floating point multiplier|
