// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_realfft_be_desc_HH_
#define _Loop_realfft_be_desc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_xfft2real_muldEe.h"
#include "hls_xfft2real_muleOg.h"
#include "hls_xfft2real_macfYi.h"
#include "hls_xfft2real_macg8j.h"
#include "Loop_realfft_be_dbkb.h"
#include "Loop_realfft_be_dcud.h"

namespace ap_rtl {

struct Loop_realfft_be_desc : public sc_module {
    // Port declarations 42
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_lv<16> > real_spectrum_lo_V_M_real_V_din;
    sc_in< sc_logic > real_spectrum_lo_V_M_real_V_full_n;
    sc_out< sc_logic > real_spectrum_lo_V_M_real_V_write;
    sc_out< sc_lv<16> > real_spectrum_lo_V_M_imag_V_din;
    sc_in< sc_logic > real_spectrum_lo_V_M_imag_V_full_n;
    sc_out< sc_logic > real_spectrum_lo_V_M_imag_V_write;
    sc_out< sc_lv<8> > real_spectrum_hi_buf_i_0_address0;
    sc_out< sc_logic > real_spectrum_hi_buf_i_0_ce0;
    sc_out< sc_logic > real_spectrum_hi_buf_i_0_we0;
    sc_out< sc_lv<16> > real_spectrum_hi_buf_i_0_d0;
    sc_out< sc_lv<8> > real_spectrum_hi_buf_i_1_address0;
    sc_out< sc_logic > real_spectrum_hi_buf_i_1_ce0;
    sc_out< sc_logic > real_spectrum_hi_buf_i_1_we0;
    sc_out< sc_lv<16> > real_spectrum_hi_buf_i_1_d0;
    sc_out< sc_lv<8> > descramble_buf_1_M_real_V_address0;
    sc_out< sc_logic > descramble_buf_1_M_real_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_1_M_real_V_q0;
    sc_out< sc_lv<8> > descramble_buf_1_M_real_V_address1;
    sc_out< sc_logic > descramble_buf_1_M_real_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_1_M_real_V_q1;
    sc_out< sc_lv<8> > descramble_buf_1_M_imag_V_address0;
    sc_out< sc_logic > descramble_buf_1_M_imag_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_1_M_imag_V_q0;
    sc_out< sc_lv<8> > descramble_buf_1_M_imag_V_address1;
    sc_out< sc_logic > descramble_buf_1_M_imag_V_ce1;
    sc_in< sc_lv<16> > descramble_buf_1_M_imag_V_q1;
    sc_out< sc_lv<8> > descramble_buf_0_M_real_V_address0;
    sc_out< sc_logic > descramble_buf_0_M_real_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_0_M_real_V_q0;
    sc_out< sc_lv<8> > descramble_buf_0_M_imag_V_address0;
    sc_out< sc_logic > descramble_buf_0_M_imag_V_ce0;
    sc_in< sc_lv<16> > descramble_buf_0_M_imag_V_q0;


    // Module declarations
    Loop_realfft_be_desc(sc_module_name name);
    SC_HAS_PROCESS(Loop_realfft_be_desc);

    ~Loop_realfft_be_desc();

    sc_trace_file* mVcdFile;

    Loop_realfft_be_dbkb* twid_rom_0_U;
    Loop_realfft_be_dcud* twid_rom_1_U;
    hls_xfft2real_muldEe<1,3,15,16,31>* hls_xfft2real_muldEe_U8;
    hls_xfft2real_muleOg<1,3,16,16,31>* hls_xfft2real_muleOg_U9;
    hls_xfft2real_macfYi<1,3,16,16,31,31>* hls_xfft2real_macfYi_U10;
    hls_xfft2real_macg8j<1,3,15,16,31,31>* hls_xfft2real_macg8j_U11;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<8> > twid_rom_0_address0;
    sc_signal< sc_logic > twid_rom_0_ce0;
    sc_signal< sc_lv<15> > twid_rom_0_q0;
    sc_signal< sc_lv<8> > twid_rom_1_address0;
    sc_signal< sc_logic > twid_rom_1_ce0;
    sc_signal< sc_lv<16> > twid_rom_1_q0;
    sc_signal< sc_logic > real_spectrum_lo_V_M_real_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter13_reg;
    sc_signal< sc_logic > real_spectrum_lo_V_M_imag_V_blk_n;
    sc_signal< sc_lv<9> > i2_0_i_reg_246;
    sc_signal< sc_lv<9> > i2_0_i_reg_246_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< sc_logic > io_acc_block_signal_op161;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln87_fu_294_p2;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln87_reg_883_pp0_iter12_reg;
    sc_signal< sc_lv<9> > i_fu_300_p2;
    sc_signal< sc_lv<9> > i_reg_887;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln91_fu_306_p2;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_892_pp0_iter10_reg;
    sc_signal< sc_lv<8> > sub_ln96_fu_316_p2;
    sc_signal< sc_lv<8> > sub_ln96_reg_896;
    sc_signal< sc_lv<64> > zext_ln96_fu_322_p1;
    sc_signal< sc_lv<64> > zext_ln96_reg_901;
    sc_signal< sc_lv<16> > p_Val2_2_reg_926;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<8> > trunc_ln111_fu_334_p1;
    sc_signal< sc_lv<8> > trunc_ln111_reg_941;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946_pp0_iter8_reg;
    sc_signal< sc_lv<16> > p_Val2_s_reg_946_pp0_iter9_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953_pp0_iter8_reg;
    sc_signal< sc_lv<16> > p_Val2_1_reg_953_pp0_iter9_reg;
    sc_signal< sc_lv<16> > p_Val2_3_reg_960;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<16> > p_Val2_4_fu_338_p2;
    sc_signal< sc_lv<16> > p_Val2_4_reg_965;
    sc_signal< sc_lv<15> > p_Val2_18_reg_970;
    sc_signal< sc_lv<15> > p_Val2_18_reg_970_pp0_iter4_reg;
    sc_signal< sc_lv<15> > p_Val2_18_reg_970_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Val2_19_reg_975;
    sc_signal< sc_lv<16> > p_Val2_19_reg_975_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Val2_19_reg_975_pp0_iter5_reg;
    sc_signal< sc_lv<8> > sub_ln111_fu_343_p2;
    sc_signal< sc_lv<8> > sub_ln111_reg_980;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter4_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter5_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter6_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter7_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter8_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter9_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter10_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter11_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter12_reg;
    sc_signal< sc_lv<8> > sub_ln111_reg_980_pp0_iter13_reg;
    sc_signal< sc_lv<17> > ret_V_fu_357_p2;
    sc_signal< sc_lv<17> > ret_V_reg_985;
    sc_signal< sc_lv<17> > ret_V_3_fu_363_p2;
    sc_signal< sc_lv<17> > ret_V_3_reg_990;
    sc_signal< sc_lv<1> > tmp_reg_995;
    sc_signal< sc_lv<1> > tmp_reg_995_pp0_iter5_reg;
    sc_signal< sc_lv<16> > trunc_ln1148_2_reg_1000;
    sc_signal< sc_lv<16> > trunc_ln1148_2_reg_1000_pp0_iter5_reg;
    sc_signal< sc_lv<17> > ret_V_1_fu_390_p2;
    sc_signal< sc_lv<17> > ret_V_1_reg_1005;
    sc_signal< sc_lv<17> > ret_V_2_fu_396_p2;
    sc_signal< sc_lv<17> > ret_V_2_reg_1010;
    sc_signal< sc_lv<1> > tmp_2_reg_1015;
    sc_signal< sc_lv<1> > tmp_2_reg_1015_pp0_iter5_reg;
    sc_signal< sc_lv<16> > trunc_ln1148_5_reg_1020;
    sc_signal< sc_lv<16> > trunc_ln1148_5_reg_1020_pp0_iter5_reg;
    sc_signal< sc_lv<16> > trunc_ln1148_7_reg_1025;
    sc_signal< sc_lv<1> > tmp_4_reg_1030;
    sc_signal< sc_lv<1> > tmp_4_reg_1030_pp0_iter5_reg;
    sc_signal< sc_lv<16> > trunc_ln1148_3_reg_1035;
    sc_signal< sc_lv<16> > trunc_ln1148_3_reg_1035_pp0_iter5_reg;
    sc_signal< sc_lv<16> > trunc_ln1148_1_reg_1040;
    sc_signal< sc_lv<16> > trunc_ln1148_4_reg_1045;
    sc_signal< sc_lv<16> > select_ln1148_3_fu_517_p3;
    sc_signal< sc_lv<16> > select_ln1148_3_reg_1050;
    sc_signal< sc_lv<16> > trunc_ln1148_s_reg_1055;
    sc_signal< sc_lv<16> > f_M_real_V_fu_546_p3;
    sc_signal< sc_lv<16> > f_M_real_V_reg_1060;
    sc_signal< sc_lv<16> > f_M_real_V_reg_1060_pp0_iter7_reg;
    sc_signal< sc_lv<16> > f_M_real_V_reg_1060_pp0_iter8_reg;
    sc_signal< sc_lv<16> > f_M_real_V_reg_1060_pp0_iter9_reg;
    sc_signal< sc_lv<16> > f_M_imag_V_fu_557_p3;
    sc_signal< sc_lv<16> > f_M_imag_V_reg_1066;
    sc_signal< sc_lv<16> > f_M_imag_V_reg_1066_pp0_iter7_reg;
    sc_signal< sc_lv<16> > f_M_imag_V_reg_1066_pp0_iter8_reg;
    sc_signal< sc_lv<16> > f_M_imag_V_reg_1066_pp0_iter9_reg;
    sc_signal< sc_lv<16> > select_ln1148_4_fu_568_p3;
    sc_signal< sc_lv<16> > select_ln1148_4_reg_1072;
    sc_signal< sc_lv<31> > zext_ln1116_fu_574_p1;
    sc_signal< sc_lv<31> > zext_ln1116_reg_1077;
    sc_signal< sc_lv<31> > sext_ln1118_fu_577_p1;
    sc_signal< sc_lv<31> > sext_ln1118_2_fu_580_p1;
    sc_signal< sc_lv<31> > sext_ln1118_2_reg_1089;
    sc_signal< sc_lv<31> > sext_ln1118_1_fu_583_p1;
    sc_signal< sc_lv<31> > grp_fu_849_p2;
    sc_signal< sc_lv<31> > r_V_1_reg_1101;
    sc_signal< sc_lv<31> > grp_fu_855_p2;
    sc_signal< sc_lv<31> > mul_ln1192_reg_1106;
    sc_signal< sc_lv<31> > grp_fu_861_p3;
    sc_signal< sc_lv<31> > ret_V_4_reg_1111;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<31> > grp_fu_867_p3;
    sc_signal< sc_lv<31> > ret_V_5_reg_1116;
    sc_signal< sc_lv<16> > cdata1_M_real_V_1_fu_604_p2;
    sc_signal< sc_lv<16> > cdata1_M_real_V_1_reg_1121;
    sc_signal< sc_lv<16> > cdata1_M_imag_V_1_fu_609_p2;
    sc_signal< sc_lv<16> > cdata1_M_imag_V_1_reg_1126;
    sc_signal< sc_lv<16> > cdata2_M_real_V_1_fu_614_p2;
    sc_signal< sc_lv<16> > cdata2_M_real_V_1_reg_1131;
    sc_signal< sc_lv<16> > cdata2_M_imag_V_1_fu_619_p2;
    sc_signal< sc_lv<16> > cdata2_M_imag_V_1_reg_1136;
    sc_signal< sc_lv<16> > cdata1_M_real_V_fu_624_p2;
    sc_signal< sc_lv<16> > cdata1_M_real_V_reg_1141;
    sc_signal< sc_lv<16> > cdata1_M_imag_V_fu_628_p2;
    sc_signal< sc_lv<16> > cdata1_M_imag_V_reg_1146;
    sc_signal< sc_lv<16> > cdata2_M_real_V_reg_1151;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<16> > cdata2_M_imag_V_reg_1156;
    sc_signal< sc_lv<1> > tmp_5_reg_1161;
    sc_signal< sc_lv<16> > trunc_ln1148_6_reg_1166;
    sc_signal< sc_lv<15> > trunc_ln1148_9_reg_1171;
    sc_signal< sc_lv<1> > tmp_6_reg_1176;
    sc_signal< sc_lv<16> > trunc_ln1148_10_reg_1181;
    sc_signal< sc_lv<15> > trunc_ln1148_11_reg_1186;
    sc_signal< sc_lv<1> > tmp_7_reg_1191;
    sc_signal< sc_lv<16> > trunc_ln1148_12_reg_1196;
    sc_signal< sc_lv<15> > trunc_ln1148_13_reg_1201;
    sc_signal< sc_lv<1> > tmp_8_reg_1206;
    sc_signal< sc_lv<16> > trunc_ln1148_14_reg_1211;
    sc_signal< sc_lv<15> > trunc_ln1148_15_reg_1216;
    sc_signal< sc_lv<16> > tmp_M_real_V_fu_792_p3;
    sc_signal< sc_lv<16> > tmp_M_real_V_reg_1221;
    sc_signal< sc_lv<16> > tmp_M_imag_V_fu_807_p3;
    sc_signal< sc_lv<16> > tmp_M_imag_V_reg_1226;
    sc_signal< sc_lv<16> > select_ln1148_fu_822_p3;
    sc_signal< sc_lv<16> > select_ln1148_reg_1231;
    sc_signal< sc_lv<16> > select_ln1148_5_fu_837_p3;
    sc_signal< sc_lv<16> > select_ln1148_5_reg_1236;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<9> > ap_phi_mux_i2_0_i_phi_fu_250_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter7_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter8_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter9_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter10_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter11_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter12_t_V_7_reg_258;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter7_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter8_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter9_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter10_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter11_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter12_t_V_6_reg_267;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter7_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter8_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter9_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter10_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter11_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter12_t_V_5_reg_276;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter2_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter3_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter4_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter5_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter6_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter7_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter8_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter9_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter10_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter11_t_V_4_reg_285;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter12_t_V_4_reg_285;
    sc_signal< sc_lv<64> > zext_ln1265_fu_326_p1;
    sc_signal< sc_lv<64> > zext_ln111_fu_844_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > trunc_ln96_fu_312_p1;
    sc_signal< sc_lv<17> > lhs_V_fu_354_p1;
    sc_signal< sc_lv<17> > rhs_V_fu_348_p1;
    sc_signal< sc_lv<17> > lhs_V_4_fu_387_p1;
    sc_signal< sc_lv<17> > rhs_V_3_fu_351_p1;
    sc_signal< sc_lv<18> > zext_ln1148_fu_448_p1;
    sc_signal< sc_lv<18> > sub_ln1148_fu_454_p2;
    sc_signal< sc_lv<18> > zext_ln1148_1_fu_470_p1;
    sc_signal< sc_lv<18> > sub_ln1148_2_fu_473_p2;
    sc_signal< sc_lv<17> > r_V_fu_489_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_494_p3;
    sc_signal< sc_lv<16> > sub_ln1148_4_fu_502_p2;
    sc_signal< sc_lv<16> > trunc_ln1148_8_fu_507_p4;
    sc_signal< sc_lv<18> > zext_ln1148_2_fu_451_p1;
    sc_signal< sc_lv<18> > sub_ln1148_5_fu_525_p2;
    sc_signal< sc_lv<16> > sub_ln1148_1_fu_541_p2;
    sc_signal< sc_lv<16> > sub_ln1148_3_fu_552_p2;
    sc_signal< sc_lv<16> > sub_ln1148_6_fu_563_p2;
    sc_signal< sc_lv<16> > p_r_V_fu_586_p4;
    sc_signal< sc_lv<16> > p_Val2_15_fu_595_p4;
    sc_signal< sc_lv<17> > sext_ln1148_fu_644_p1;
    sc_signal< sc_lv<17> > sub_ln1148_7_fu_656_p2;
    sc_signal< sc_lv<17> > sext_ln1148_2_fu_640_p1;
    sc_signal< sc_lv<17> > sub_ln1148_9_fu_690_p2;
    sc_signal< sc_lv<17> > sext_ln1148_4_fu_636_p1;
    sc_signal< sc_lv<17> > sub_ln1148_11_fu_724_p2;
    sc_signal< sc_lv<17> > sext_ln1148_6_fu_632_p1;
    sc_signal< sc_lv<17> > sub_ln1148_13_fu_758_p2;
    sc_signal< sc_lv<16> > sub_ln1148_8_fu_787_p2;
    sc_signal< sc_lv<16> > sext_ln1148_1_fu_784_p1;
    sc_signal< sc_lv<16> > sub_ln1148_10_fu_802_p2;
    sc_signal< sc_lv<16> > sext_ln1148_3_fu_799_p1;
    sc_signal< sc_lv<16> > sub_ln1148_12_fu_817_p2;
    sc_signal< sc_lv<16> > sext_ln1148_5_fu_814_p1;
    sc_signal< sc_lv<16> > sub_ln1148_14_fu_832_p2;
    sc_signal< sc_lv<16> > sext_ln1148_7_fu_829_p1;
    sc_signal< sc_lv<15> > grp_fu_849_p0;
    sc_signal< sc_lv<16> > grp_fu_849_p1;
    sc_signal< sc_lv<16> > grp_fu_855_p0;
    sc_signal< sc_lv<16> > grp_fu_861_p0;
    sc_signal< sc_lv<16> > grp_fu_861_p1;
    sc_signal< sc_lv<15> > grp_fu_867_p0;
    sc_signal< sc_lv<16> > grp_fu_867_p1;
    sc_signal< sc_logic > grp_fu_849_ce;
    sc_signal< sc_logic > grp_fu_855_ce;
    sc_signal< sc_logic > grp_fu_861_ce;
    sc_signal< sc_logic > grp_fu_867_ce;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<31> > grp_fu_849_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state17;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i2_0_i_phi_fu_250_p4();
    void thread_ap_phi_reg_pp0_iter0_t_V_4_reg_285();
    void thread_ap_phi_reg_pp0_iter0_t_V_5_reg_276();
    void thread_ap_phi_reg_pp0_iter0_t_V_6_reg_267();
    void thread_ap_phi_reg_pp0_iter0_t_V_7_reg_258();
    void thread_ap_ready();
    void thread_cdata1_M_imag_V_1_fu_609_p2();
    void thread_cdata1_M_imag_V_fu_628_p2();
    void thread_cdata1_M_real_V_1_fu_604_p2();
    void thread_cdata1_M_real_V_fu_624_p2();
    void thread_cdata2_M_imag_V_1_fu_619_p2();
    void thread_cdata2_M_real_V_1_fu_614_p2();
    void thread_descramble_buf_0_M_imag_V_address0();
    void thread_descramble_buf_0_M_imag_V_ce0();
    void thread_descramble_buf_0_M_real_V_address0();
    void thread_descramble_buf_0_M_real_V_ce0();
    void thread_descramble_buf_1_M_imag_V_address0();
    void thread_descramble_buf_1_M_imag_V_address1();
    void thread_descramble_buf_1_M_imag_V_ce0();
    void thread_descramble_buf_1_M_imag_V_ce1();
    void thread_descramble_buf_1_M_real_V_address0();
    void thread_descramble_buf_1_M_real_V_address1();
    void thread_descramble_buf_1_M_real_V_ce0();
    void thread_descramble_buf_1_M_real_V_ce1();
    void thread_f_M_imag_V_fu_557_p3();
    void thread_f_M_real_V_fu_546_p3();
    void thread_grp_fu_849_ce();
    void thread_grp_fu_849_p0();
    void thread_grp_fu_849_p00();
    void thread_grp_fu_849_p1();
    void thread_grp_fu_855_ce();
    void thread_grp_fu_855_p0();
    void thread_grp_fu_861_ce();
    void thread_grp_fu_861_p0();
    void thread_grp_fu_861_p1();
    void thread_grp_fu_867_ce();
    void thread_grp_fu_867_p0();
    void thread_grp_fu_867_p1();
    void thread_i_fu_300_p2();
    void thread_icmp_ln87_fu_294_p2();
    void thread_icmp_ln91_fu_306_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op161();
    void thread_lhs_V_4_fu_387_p1();
    void thread_lhs_V_fu_354_p1();
    void thread_p_Val2_15_fu_595_p4();
    void thread_p_Val2_4_fu_338_p2();
    void thread_p_r_V_fu_586_p4();
    void thread_r_V_fu_489_p2();
    void thread_real_spectrum_hi_buf_i_0_address0();
    void thread_real_spectrum_hi_buf_i_0_ce0();
    void thread_real_spectrum_hi_buf_i_0_d0();
    void thread_real_spectrum_hi_buf_i_0_we0();
    void thread_real_spectrum_hi_buf_i_1_address0();
    void thread_real_spectrum_hi_buf_i_1_ce0();
    void thread_real_spectrum_hi_buf_i_1_d0();
    void thread_real_spectrum_hi_buf_i_1_we0();
    void thread_real_spectrum_lo_V_M_imag_V_blk_n();
    void thread_real_spectrum_lo_V_M_imag_V_din();
    void thread_real_spectrum_lo_V_M_imag_V_write();
    void thread_real_spectrum_lo_V_M_real_V_blk_n();
    void thread_real_spectrum_lo_V_M_real_V_din();
    void thread_real_spectrum_lo_V_M_real_V_write();
    void thread_real_start();
    void thread_ret_V_1_fu_390_p2();
    void thread_ret_V_2_fu_396_p2();
    void thread_ret_V_3_fu_363_p2();
    void thread_ret_V_fu_357_p2();
    void thread_rhs_V_3_fu_351_p1();
    void thread_rhs_V_fu_348_p1();
    void thread_select_ln1148_3_fu_517_p3();
    void thread_select_ln1148_4_fu_568_p3();
    void thread_select_ln1148_5_fu_837_p3();
    void thread_select_ln1148_fu_822_p3();
    void thread_sext_ln1118_1_fu_583_p1();
    void thread_sext_ln1118_2_fu_580_p1();
    void thread_sext_ln1118_fu_577_p1();
    void thread_sext_ln1148_1_fu_784_p1();
    void thread_sext_ln1148_2_fu_640_p1();
    void thread_sext_ln1148_3_fu_799_p1();
    void thread_sext_ln1148_4_fu_636_p1();
    void thread_sext_ln1148_5_fu_814_p1();
    void thread_sext_ln1148_6_fu_632_p1();
    void thread_sext_ln1148_7_fu_829_p1();
    void thread_sext_ln1148_fu_644_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln111_fu_343_p2();
    void thread_sub_ln1148_10_fu_802_p2();
    void thread_sub_ln1148_11_fu_724_p2();
    void thread_sub_ln1148_12_fu_817_p2();
    void thread_sub_ln1148_13_fu_758_p2();
    void thread_sub_ln1148_14_fu_832_p2();
    void thread_sub_ln1148_1_fu_541_p2();
    void thread_sub_ln1148_2_fu_473_p2();
    void thread_sub_ln1148_3_fu_552_p2();
    void thread_sub_ln1148_4_fu_502_p2();
    void thread_sub_ln1148_5_fu_525_p2();
    void thread_sub_ln1148_6_fu_563_p2();
    void thread_sub_ln1148_7_fu_656_p2();
    void thread_sub_ln1148_8_fu_787_p2();
    void thread_sub_ln1148_9_fu_690_p2();
    void thread_sub_ln1148_fu_454_p2();
    void thread_sub_ln96_fu_316_p2();
    void thread_tmp_3_fu_494_p3();
    void thread_tmp_M_imag_V_fu_807_p3();
    void thread_tmp_M_real_V_fu_792_p3();
    void thread_trunc_ln111_fu_334_p1();
    void thread_trunc_ln1148_8_fu_507_p4();
    void thread_trunc_ln96_fu_312_p1();
    void thread_twid_rom_0_address0();
    void thread_twid_rom_0_ce0();
    void thread_twid_rom_1_address0();
    void thread_twid_rom_1_ce0();
    void thread_zext_ln1116_fu_574_p1();
    void thread_zext_ln111_fu_844_p1();
    void thread_zext_ln1148_1_fu_470_p1();
    void thread_zext_ln1148_2_fu_451_p1();
    void thread_zext_ln1148_fu_448_p1();
    void thread_zext_ln1265_fu_326_p1();
    void thread_zext_ln96_fu_322_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
