;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/11/2020 10:51:16 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x19F10000  	6641
0x0008	0x19E90000  	6633
0x000C	0x19E90000  	6633
0x0010	0x19E90000  	6633
0x0014	0x19E90000  	6633
0x0018	0x19E90000  	6633
0x001C	0x19E90000  	6633
0x0020	0x19E90000  	6633
0x0024	0x19E90000  	6633
0x0028	0x19E90000  	6633
0x002C	0x19E90000  	6633
0x0030	0x19E90000  	6633
0x0034	0x19E90000  	6633
0x0038	0x19E90000  	6633
0x003C	0x19E90000  	6633
0x0040	0x19E90000  	6633
0x0044	0x19E90000  	6633
0x0048	0x19E90000  	6633
0x004C	0x19E90000  	6633
0x0050	0x19E90000  	6633
0x0054	0x19E90000  	6633
0x0058	0x19E90000  	6633
0x005C	0x19E90000  	6633
0x0060	0x19E90000  	6633
0x0064	0x19E90000  	6633
0x0068	0x19E90000  	6633
0x006C	0x19E90000  	6633
0x0070	0x19E90000  	6633
0x0074	0x19E90000  	6633
0x0078	0x19E90000  	6633
0x007C	0x19E90000  	6633
0x0080	0x19E90000  	6633
0x0084	0x19E90000  	6633
0x0088	0x19E90000  	6633
0x008C	0x19E90000  	6633
0x0090	0x19E90000  	6633
0x0094	0x19E90000  	6633
0x0098	0x19E90000  	6633
0x009C	0x19E90000  	6633
0x00A0	0x19E90000  	6633
0x00A4	0x19E90000  	6633
0x00A8	0x19E90000  	6633
0x00AC	0x19E90000  	6633
0x00B0	0x19E90000  	6633
0x00B4	0x19E90000  	6633
0x00B8	0x19E90000  	6633
0x00BC	0x19E90000  	6633
0x00C0	0x19E90000  	6633
0x00C4	0x19E90000  	6633
0x00C8	0x19E90000  	6633
0x00CC	0x19E90000  	6633
0x00D0	0x19E90000  	6633
0x00D4	0x19E90000  	6633
0x00D8	0x19E90000  	6633
0x00DC	0x19E90000  	6633
0x00E0	0x19E90000  	6633
0x00E4	0x19E90000  	6633
0x00E8	0x19E90000  	6633
0x00EC	0x19E90000  	6633
0x00F0	0x19E90000  	6633
0x00F4	0x19E90000  	6633
0x00F8	0x19E90000  	6633
0x00FC	0x19E90000  	6633
0x0100	0x19E90000  	6633
0x0104	0x19E90000  	6633
0x0108	0x19E90000  	6633
0x010C	0x19E90000  	6633
0x0110	0x19E90000  	6633
0x0114	0x19E90000  	6633
0x0118	0x19E90000  	6633
0x011C	0x19E90000  	6633
0x0120	0x19E90000  	6633
0x0124	0x19E90000  	6633
0x0128	0x19E90000  	6633
0x012C	0x19E90000  	6633
0x0130	0x19E90000  	6633
0x0134	0x19E90000  	6633
0x0138	0x19E90000  	6633
0x013C	0x19E90000  	6633
0x0140	0x19E90000  	6633
0x0144	0x19E90000  	6633
0x0148	0x19E90000  	6633
0x014C	0x19E90000  	6633
; end of ____SysVT
_main:
;RF4463PRO.c, 540 :: 		void main() {
0x19F0	0xF000F882  BL	6904
0x19F4	0xF000FE1A  BL	9772
0x19F8	0xF7FFFFEC  BL	6612
0x19FC	0xF000FDD6  BL	9644
;RF4463PRO.c, 543 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x1A00	0x4A36    LDR	R2, [PC, #216]
0x1A02	0xF2403104  MOVW	R1, #772
;RF4463PRO.c, 542 :: 		SPI2_Init_Advanced( _SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST |
0x1A06	0x2002    MOVS	R0, #2
;RF4463PRO.c, 543 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x1A08	0xF7FFF9E2  BL	_SPI2_Init_Advanced+0
;RF4463PRO.c, 545 :: 		UART1_Init_Advanced( 115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10 );
0x1A0C	0x4834    LDR	R0, [PC, #208]
0x1A0E	0xB401    PUSH	(R0)
0x1A10	0xF2400300  MOVW	R3, #0
0x1A14	0xF2400200  MOVW	R2, #0
0x1A18	0xF2400100  MOVW	R1, #0
0x1A1C	0xF44F30E1  MOV	R0, #115200
0x1A20	0xF7FFFF70  BL	_UART1_Init_Advanced+0
0x1A24	0xB001    ADD	SP, SP, #4
;RF4463PRO.c, 552 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_12 );  // RF4463nSEL
0x1A26	0xF2410100  MOVW	R1, #4096
0x1A2A	0x482E    LDR	R0, [PC, #184]
0x1A2C	0xF7FFFFC4  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 553 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_12 );   // RF4463nIRQ
0x1A30	0xF2410100  MOVW	R1, #4096
0x1A34	0x482C    LDR	R0, [PC, #176]
0x1A36	0xF7FFFAA1  BL	_GPIO_Digital_Input+0
;RF4463PRO.c, 554 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_11 );  // RF4463nSDN
0x1A3A	0xF6400100  MOVW	R1, #2048
0x1A3E	0x4829    LDR	R0, [PC, #164]
0x1A40	0xF7FFFFBA  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 556 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_11 );   // RF4463GPIO0
0x1A44	0xF6400100  MOVW	R1, #2048
0x1A48	0x4827    LDR	R0, [PC, #156]
0x1A4A	0xF7FFFA97  BL	_GPIO_Digital_Input+0
;RF4463PRO.c, 557 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_10 );  // RF4463GPIO1
0x1A4E	0xF2404100  MOVW	R1, #1024
0x1A52	0x4825    LDR	R0, [PC, #148]
0x1A54	0xF7FFFFB0  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 559 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_7 );   // Buzzer
0x1A58	0xF2400180  MOVW	R1, #128
0x1A5C	0x4821    LDR	R0, [PC, #132]
0x1A5E	0xF7FFFFAB  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 560 :: 		GPIO_Digital_Input( &GPIOB_BASE, _GPIO_PINMASK_8 );    // Boton
0x1A62	0xF2401100  MOVW	R1, #256
0x1A66	0x481F    LDR	R0, [PC, #124]
0x1A68	0xF7FFFA88  BL	_GPIO_Digital_Input+0
;RF4463PRO.c, 562 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_6 );   // LED_RED
0x1A6C	0xF2400140  MOVW	R1, #64
0x1A70	0x481D    LDR	R0, [PC, #116]
0x1A72	0xF7FFFFA1  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 563 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_7 );   // LED_GREEN
0x1A76	0xF2400180  MOVW	R1, #128
0x1A7A	0x481B    LDR	R0, [PC, #108]
0x1A7C	0xF7FFFF9C  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 564 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_8 );   // LED_BLUE
0x1A80	0xF2401100  MOVW	R1, #256
0x1A84	0x4818    LDR	R0, [PC, #96]
0x1A86	0xF7FFFF97  BL	_GPIO_Digital_Output+0
;RF4463PRO.c, 569 :: 		mode = master_mode;   // working mode setting
0x1A8A	0x2100    MOVS	R1, #0
0x1A8C	0x4817    LDR	R0, [PC, #92]
0x1A8E	0x7001    STRB	R1, [R0, #0]
;RF4463PRO.c, 572 :: 		Sound_Init(&GPIOB_ODR, 7);
0x1A90	0x2107    MOVS	R1, #7
0x1A92	0x4817    LDR	R0, [PC, #92]
0x1A94	0xF7FFFA7E  BL	_Sound_Init+0
;RF4463PRO.c, 573 :: 		LED_GREEN = 1;
0x1A98	0x2101    MOVS	R1, #1
0x1A9A	0xB249    SXTB	R1, R1
0x1A9C	0x4815    LDR	R0, [PC, #84]
0x1A9E	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 574 :: 		Sound_Play(3000, 100);
0x1AA0	0x2164    MOVS	R1, #100
0x1AA2	0xF64030B8  MOVW	R0, #3000
0x1AA6	0xF7FFFF41  BL	_Sound_Play+0
;RF4463PRO.c, 575 :: 		Delay_ms(100);
0x1AAA	0xF644777F  MOVW	R7, #20351
0x1AAE	0xF2C00712  MOVT	R7, #18
L_main0:
0x1AB2	0x1E7F    SUBS	R7, R7, #1
0x1AB4	0xD1FD    BNE	L_main0
0x1AB6	0xBF00    NOP
0x1AB8	0xBF00    NOP
0x1ABA	0xBF00    NOP
0x1ABC	0xBF00    NOP
0x1ABE	0xBF00    NOP
;RF4463PRO.c, 576 :: 		Sound_Play(4000, 100);
0x1AC0	0x2164    MOVS	R1, #100
0x1AC2	0xF64070A0  MOVW	R0, #4000
0x1AC6	0xF7FFFF31  BL	_Sound_Play+0
;RF4463PRO.c, 577 :: 		LED_GREEN =0;
0x1ACA	0x2100    MOVS	R1, #0
0x1ACC	0xB249    SXTB	R1, R1
0x1ACE	0x4809    LDR	R0, [PC, #36]
0x1AD0	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 580 :: 		sdn_reset();
0x1AD2	0xF7FFF9A9  BL	_sdn_reset+0
;RF4463PRO.c, 582 :: 		SI4463_init();
0x1AD6	0xF7FFFA87  BL	_SI4463_init+0
;RF4463PRO.c, 589 :: 		}
L_end_main:
L__main_end_loop:
0x1ADA	0xE7FE    B	L__main_end_loop
0x1ADC	0x21D80000  	__GPIO_MODULE_SPI2_PB13_14_15+0
0x1AE0	0x216C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x1AE4	0x0C004001  	GPIOB_BASE+0
0x1AE8	0x10004001  	GPIOC_BASE+0
0x1AEC	0x008F2000  	_mode+0
0x1AF0	0x0C0C4001  	GPIOB_ODR+0
0x1AF4	0x019C4222  	GPIOC_ODR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0F2C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x0F2E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x0F32	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0F36	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0F3A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0F3C	0xB001    ADD	SP, SP, #4
0x0F3E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x0F40	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x0F42	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x0F46	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x0F4A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x0F4E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x0F50	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x0F54	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x0F56	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x0F58	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x0F5A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x0F5E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x0F62	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x0F64	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x0F68	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x0F6A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x0F6C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x0F70	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x0F74	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x0F76	0xB001    ADD	SP, SP, #4
0x0F78	0x4770    BX	LR
; end of ___FillZeros
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x0DD0	0xB083    SUB	SP, SP, #12
0x0DD2	0xF8CDE000  STR	LR, [SP, #0]
0x0DD6	0xF88D0004  STRB	R0, [SP, #4]
0x0DDA	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x0DDC	0x4C0B    LDR	R4, [PC, #44]
0x0DDE	0x4B0C    LDR	R3, [PC, #48]
0x0DE0	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x0DE2	0x4C0C    LDR	R4, [PC, #48]
0x0DE4	0x4B0C    LDR	R3, [PC, #48]
0x0DE6	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x0DE8	0x2401    MOVS	R4, #1
0x0DEA	0xB264    SXTB	R4, R4
0x0DEC	0x4B0B    LDR	R3, [PC, #44]
0x0DEE	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x0DF0	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0DF2	0xF7FFFF57  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x0DF6	0x9A02    LDR	R2, [SP, #8]
0x0DF8	0xF89D1004  LDRB	R1, [SP, #4]
0x0DFC	0x4808    LDR	R0, [PC, #32]
0x0DFE	0xF7FFFF2F  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x0E02	0xF8DDE000  LDR	LR, [SP, #0]
0x0E06	0xB003    ADD	SP, SP, #12
0x0E08	0x4770    BX	LR
0x0E0A	0xBF00    NOP
0x0E0C	0x01510000  	_SPI2_Read+0
0x0E10	0x00A42000  	_SPI_Rd_Ptr+0
0x0E14	0x021D0000  	_SPI2_Write+0
0x0E18	0x00A82000  	_SPI_Wr_Ptr+0
0x0E1C	0x03B84242  	RCC_APB1ENR+0
0x0E20	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0CA4	0xB081    SUB	SP, SP, #4
0x0CA6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0CAA	0x2201    MOVS	R2, #1
0x0CAC	0xB252    SXTB	R2, R2
0x0CAE	0x493E    LDR	R1, [PC, #248]
0x0CB0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0CB2	0xF2000168  ADDW	R1, R0, #104
0x0CB6	0x680B    LDR	R3, [R1, #0]
0x0CB8	0xF06F6100  MVN	R1, #134217728
0x0CBC	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0CC0	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0CC2	0xF0036100  AND	R1, R3, #134217728
0x0CC6	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0CC8	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0CCA	0xF0024100  AND	R1, R2, #-2147483648
0x0CCE	0xF1B14F00  CMP	R1, #-2147483648
0x0CD2	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0CD4	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0CD6	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0CD8	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0CDA	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0CDC	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0CDE	0xF4042170  AND	R1, R4, #983040
0x0CE2	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0CE4	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0CE6	0xF64F71FF  MOVW	R1, #65535
0x0CEA	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0CEE	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0CF0	0xF4041140  AND	R1, R4, #3145728
0x0CF4	0xF5B11F40  CMP	R1, #3145728
0x0CF8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0CFA	0xF06F6170  MVN	R1, #251658240
0x0CFE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0D02	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0D04	0x492A    LDR	R1, [PC, #168]
0x0D06	0x680A    LDR	R2, [R1, #0]
0x0D08	0xF06F6170  MVN	R1, #251658240
0x0D0C	0x400A    ANDS	R2, R1
0x0D0E	0x4928    LDR	R1, [PC, #160]
0x0D10	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0D12	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0D14	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0D16	0xF4041180  AND	R1, R4, #1048576
0x0D1A	0xF5B11F80  CMP	R1, #1048576
0x0D1E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0D20	0xF04F0103  MOV	R1, #3
0x0D24	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0D26	0x43C9    MVN	R1, R1
0x0D28	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0D2C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0D30	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0D32	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0D34	0x0D61    LSRS	R1, R4, #21
0x0D36	0x0109    LSLS	R1, R1, #4
0x0D38	0xFA05F101  LSL	R1, R5, R1
0x0D3C	0x43C9    MVN	R1, R1
0x0D3E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0D40	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0D44	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0D46	0x0D61    LSRS	R1, R4, #21
0x0D48	0x0109    LSLS	R1, R1, #4
0x0D4A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0D4E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0D50	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0D52	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0D56	0xF1B14F00  CMP	R1, #-2147483648
0x0D5A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0D5C	0x4913    LDR	R1, [PC, #76]
0x0D5E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0D60	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0D62	0x4913    LDR	R1, [PC, #76]
0x0D64	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0D66	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0D6A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0D6C	0xEA4F018A  LSL	R1, R10, #2
0x0D70	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0D74	0x6809    LDR	R1, [R1, #0]
0x0D76	0xF1B13FFF  CMP	R1, #-1
0x0D7A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0D7C	0xF1090134  ADD	R1, R9, #52
0x0D80	0xEA4F038A  LSL	R3, R10, #2
0x0D84	0x18C9    ADDS	R1, R1, R3
0x0D86	0x6809    LDR	R1, [R1, #0]
0x0D88	0x460A    MOV	R2, R1
0x0D8A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0D8E	0x6809    LDR	R1, [R1, #0]
0x0D90	0x4608    MOV	R0, R1
0x0D92	0x4611    MOV	R1, R2
0x0D94	0xF7FFFBD0  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0D98	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0D9C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0D9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0DA2	0xB001    ADD	SP, SP, #4
0x0DA4	0x4770    BX	LR
0x0DA6	0xBF00    NOP
0x0DA8	0x03004242  	RCC_APB2ENRbits+0
0x0DAC	0x001C4001  	AFIO_MAPR2+0
0x0DB0	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0538	0xB083    SUB	SP, SP, #12
0x053A	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x053E	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0542	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0544	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0546	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x054A	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x054C	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x054E	0x4A18    LDR	R2, [PC, #96]
0x0550	0x9202    STR	R2, [SP, #8]
0x0552	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0554	0x4A17    LDR	R2, [PC, #92]
0x0556	0x9202    STR	R2, [SP, #8]
0x0558	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x055A	0x4A17    LDR	R2, [PC, #92]
0x055C	0x9202    STR	R2, [SP, #8]
0x055E	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0560	0x4A16    LDR	R2, [PC, #88]
0x0562	0x9202    STR	R2, [SP, #8]
0x0564	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0566	0x4A16    LDR	R2, [PC, #88]
0x0568	0x9202    STR	R2, [SP, #8]
0x056A	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x056C	0x4A15    LDR	R2, [PC, #84]
0x056E	0x9202    STR	R2, [SP, #8]
0x0570	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0572	0x4A15    LDR	R2, [PC, #84]
0x0574	0x9202    STR	R2, [SP, #8]
0x0576	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0578	0x2800    CMP	R0, #0
0x057A	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x057C	0x2801    CMP	R0, #1
0x057E	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0580	0x2802    CMP	R0, #2
0x0582	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0584	0x2803    CMP	R0, #3
0x0586	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0588	0x2804    CMP	R0, #4
0x058A	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x058C	0x2805    CMP	R0, #5
0x058E	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0590	0x2806    CMP	R0, #6
0x0592	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0594	0x2201    MOVS	R2, #1
0x0596	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0598	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x059C	0x9802    LDR	R0, [SP, #8]
0x059E	0x460A    MOV	R2, R1
0x05A0	0xF8BD1004  LDRH	R1, [SP, #4]
0x05A4	0xF7FFFE5E  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x05A8	0xF8DDE000  LDR	LR, [SP, #0]
0x05AC	0xB003    ADD	SP, SP, #12
0x05AE	0x4770    BX	LR
0x05B0	0x08004001  	#1073809408
0x05B4	0x0C004001  	#1073810432
0x05B8	0x10004001  	#1073811456
0x05BC	0x14004001  	#1073812480
0x05C0	0x18004001  	#1073813504
0x05C4	0x1C004001  	#1073814528
0x05C8	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0264	0xB081    SUB	SP, SP, #4
0x0266	0xF8CDE000  STR	LR, [SP, #0]
0x026A	0xB28C    UXTH	R4, R1
0x026C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x026E	0x4B77    LDR	R3, [PC, #476]
0x0270	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0274	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0276	0x4618    MOV	R0, R3
0x0278	0xF7FFFF78  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x027C	0xF1B40FFF  CMP	R4, #255
0x0280	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0282	0x4B73    LDR	R3, [PC, #460]
0x0284	0x429D    CMP	R5, R3
0x0286	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0288	0xF04F3333  MOV	R3, #858993459
0x028C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x028E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0290	0x2D42    CMP	R5, #66
0x0292	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0294	0xF04F3344  MOV	R3, #1145324612
0x0298	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x029A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x029C	0xF64F73FF  MOVW	R3, #65535
0x02A0	0x429C    CMP	R4, R3
0x02A2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x02A4	0x4B6A    LDR	R3, [PC, #424]
0x02A6	0x429D    CMP	R5, R3
0x02A8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x02AA	0xF04F3333  MOV	R3, #858993459
0x02AE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x02B0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02B2	0xF04F3333  MOV	R3, #858993459
0x02B6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x02B8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x02BA	0x2D42    CMP	R5, #66
0x02BC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x02BE	0xF04F3344  MOV	R3, #1145324612
0x02C2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x02C4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x02C6	0xF04F3344  MOV	R3, #1145324612
0x02CA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x02CC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x02CE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x02D0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x02D2	0xF0050301  AND	R3, R5, #1
0x02D6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x02D8	0x2100    MOVS	R1, #0
0x02DA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x02DC	0xF0050302  AND	R3, R5, #2
0x02E0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x02E2	0xF40573C0  AND	R3, R5, #384
0x02E6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x02E8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x02EA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x02EC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x02EE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x02F0	0xF0050304  AND	R3, R5, #4
0x02F4	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x02F6	0xF0050320  AND	R3, R5, #32
0x02FA	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x02FC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x02FE	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0300	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0302	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0304	0xF0050308  AND	R3, R5, #8
0x0308	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x030A	0xF0050320  AND	R3, R5, #32
0x030E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0310	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0312	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0314	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0316	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0318	0x4B4E    LDR	R3, [PC, #312]
0x031A	0xEA050303  AND	R3, R5, R3, LSL #0
0x031E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0320	0x2003    MOVS	R0, #3
0x0322	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0324	0xF4057300  AND	R3, R5, #512
0x0328	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x032A	0x2002    MOVS	R0, #2
0x032C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x032E	0xF4056380  AND	R3, R5, #1024
0x0332	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0334	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0336	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0338	0xF005030C  AND	R3, R5, #12
0x033C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x033E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0340	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0342	0xF00403FF  AND	R3, R4, #255
0x0346	0xB29B    UXTH	R3, R3
0x0348	0x2B00    CMP	R3, #0
0x034A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x034C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x034E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0350	0xFA1FF884  UXTH	R8, R4
0x0354	0x4632    MOV	R2, R6
0x0356	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0358	0x2808    CMP	R0, #8
0x035A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x035C	0xF04F0301  MOV	R3, #1
0x0360	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0364	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0368	0x42A3    CMP	R3, R4
0x036A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x036C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x036E	0xF04F030F  MOV	R3, #15
0x0372	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0374	0x43DB    MVN	R3, R3
0x0376	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x037A	0xFA01F305  LSL	R3, R1, R5
0x037E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0382	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0384	0xF4067381  AND	R3, R6, #258
0x0388	0xF5B37F81  CMP	R3, #258
0x038C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x038E	0xF2020414  ADDW	R4, R2, #20
0x0392	0xF04F0301  MOV	R3, #1
0x0396	0x4083    LSLS	R3, R0
0x0398	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x039A	0xF0060382  AND	R3, R6, #130
0x039E	0x2B82    CMP	R3, #130
0x03A0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x03A2	0xF2020410  ADDW	R4, R2, #16
0x03A6	0xF04F0301  MOV	R3, #1
0x03AA	0x4083    LSLS	R3, R0
0x03AC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x03AE	0x462F    MOV	R7, R5
0x03B0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x03B2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x03B4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x03B6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x03B8	0xFA1FF088  UXTH	R0, R8
0x03BC	0x460F    MOV	R7, R1
0x03BE	0x4631    MOV	R1, R6
0x03C0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x03C2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x03C4	0x460F    MOV	R7, R1
0x03C6	0x4629    MOV	R1, R5
0x03C8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03CA	0xF1B00FFF  CMP	R0, #255
0x03CE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x03D0	0x1D33    ADDS	R3, R6, #4
0x03D2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x03D6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x03D8	0x2A08    CMP	R2, #8
0x03DA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x03DC	0xF2020408  ADDW	R4, R2, #8
0x03E0	0xF04F0301  MOV	R3, #1
0x03E4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x03E8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x03EC	0x42A3    CMP	R3, R4
0x03EE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x03F0	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x03F2	0xF04F030F  MOV	R3, #15
0x03F6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x03F8	0x43DB    MVN	R3, R3
0x03FA	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x03FE	0xFA07F305  LSL	R3, R7, R5
0x0402	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0406	0xF4017381  AND	R3, R1, #258
0x040A	0xF5B37F81  CMP	R3, #258
0x040E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0410	0xF2060514  ADDW	R5, R6, #20
0x0414	0xF2020408  ADDW	R4, R2, #8
0x0418	0xF04F0301  MOV	R3, #1
0x041C	0x40A3    LSLS	R3, R4
0x041E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0420	0xF0010382  AND	R3, R1, #130
0x0424	0x2B82    CMP	R3, #130
0x0426	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0428	0xF2060510  ADDW	R5, R6, #16
0x042C	0xF2020408  ADDW	R4, R2, #8
0x0430	0xF04F0301  MOV	R3, #1
0x0434	0x40A3    LSLS	R3, R4
0x0436	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0438	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x043A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x043C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x043E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0440	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0444	0xF8DDE000  LDR	LR, [SP, #0]
0x0448	0xB001    ADD	SP, SP, #4
0x044A	0x4770    BX	LR
0x044C	0xFC00FFFF  	#-1024
0x0450	0x00140008  	#524308
0x0454	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x016C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x016E	0x4919    LDR	R1, [PC, #100]
0x0170	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0174	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0176	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0178	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x017A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x017C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x017E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0180	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0182	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0184	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0186	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0188	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x018A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x018C	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x018E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0190	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0192	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0196	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0198	0x490F    LDR	R1, [PC, #60]
0x019A	0x4288    CMP	R0, R1
0x019C	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x019E	0x490F    LDR	R1, [PC, #60]
0x01A0	0x4288    CMP	R0, R1
0x01A2	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x01A4	0x490E    LDR	R1, [PC, #56]
0x01A6	0x4288    CMP	R0, R1
0x01A8	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x01AA	0x490E    LDR	R1, [PC, #56]
0x01AC	0x4288    CMP	R0, R1
0x01AE	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x01B0	0x490D    LDR	R1, [PC, #52]
0x01B2	0x4288    CMP	R0, R1
0x01B4	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x01B6	0x490D    LDR	R1, [PC, #52]
0x01B8	0x4288    CMP	R0, R1
0x01BA	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01BC	0x490C    LDR	R1, [PC, #48]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01C2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01C4	0x490B    LDR	R1, [PC, #44]
0x01C6	0x6809    LDR	R1, [R1, #0]
0x01C8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01CC	0x4909    LDR	R1, [PC, #36]
0x01CE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01D0	0xB001    ADD	SP, SP, #4
0x01D2	0x4770    BX	LR
0x01D4	0xFC00FFFF  	#-1024
0x01D8	0x08004001  	#1073809408
0x01DC	0x0C004001  	#1073810432
0x01E0	0x10004001  	#1073811456
0x01E4	0x14004001  	#1073812480
0x01E8	0x18004001  	#1073813504
0x01EC	0x1C004001  	#1073814528
0x01F0	0x20004001  	#1073815552
0x01F4	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0C60	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x0C62	0x2300    MOVS	R3, #0
0x0C64	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0C66	0x00CB    LSLS	R3, R1, #3
0x0C68	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0C6A	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0C6E	0x6804    LDR	R4, [R0, #0]
0x0C70	0xB29B    UXTH	R3, R3
0x0C72	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0C76	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0C78	0x1D05    ADDS	R5, R0, #4
0x0C7A	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0C7C	0x461C    MOV	R4, R3
0x0C7E	0x682B    LDR	R3, [R5, #0]
0x0C80	0xF3640382  BFI	R3, R4, #2, #1
0x0C84	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x0C86	0xF200051C  ADDW	R5, R0, #28
0x0C8A	0x2400    MOVS	R4, #0
0x0C8C	0x682B    LDR	R3, [R5, #0]
0x0C8E	0xF36423CB  BFI	R3, R4, #11, #1
0x0C92	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0C94	0x2401    MOVS	R4, #1
0x0C96	0x6803    LDR	R3, [R0, #0]
0x0C98	0xF3641386  BFI	R3, R4, #6, #1
0x0C9C	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0C9E	0xB001    ADD	SP, SP, #4
0x0CA0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x1904	0xB081    SUB	SP, SP, #4
0x1906	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x190A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x190C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x190E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1910	0xB408    PUSH	(R3)
0x1912	0xB293    UXTH	R3, R2
0x1914	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x1916	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1918	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x191A	0xF7FFF87F  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x191E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x1920	0xF8DDE000  LDR	LR, [SP, #0]
0x1924	0xB001    ADD	SP, SP, #4
0x1926	0x4770    BX	LR
0x1928	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A1C	0xB089    SUB	SP, SP, #36
0x0A1E	0xF8CDE000  STR	LR, [SP, #0]
0x0A22	0x4683    MOV	R11, R0
0x0A24	0xB298    UXTH	R0, R3
0x0A26	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0A28	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0A2C	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0A2E	0xAC04    ADD	R4, SP, #16
0x0A30	0xF8AD1004  STRH	R1, [SP, #4]
0x0A34	0xF8AD0008  STRH	R0, [SP, #8]
0x0A38	0x4620    MOV	R0, R4
0x0A3A	0xF7FFFD29  BL	_RCC_GetClocksFrequency+0
0x0A3E	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A42	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0A46	0x4C64    LDR	R4, [PC, #400]
0x0A48	0x45A3    CMP	R11, R4
0x0A4A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0A4C	0x2501    MOVS	R5, #1
0x0A4E	0xB26D    SXTB	R5, R5
0x0A50	0x4C62    LDR	R4, [PC, #392]
0x0A52	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0A54	0x4D62    LDR	R5, [PC, #392]
0x0A56	0x4C63    LDR	R4, [PC, #396]
0x0A58	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0A5A	0x4D63    LDR	R5, [PC, #396]
0x0A5C	0x4C63    LDR	R4, [PC, #396]
0x0A5E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0A60	0x4D63    LDR	R5, [PC, #396]
0x0A62	0x4C64    LDR	R4, [PC, #400]
0x0A64	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0A66	0x4D64    LDR	R5, [PC, #400]
0x0A68	0x4C64    LDR	R4, [PC, #400]
0x0A6A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0A6C	0x9C07    LDR	R4, [SP, #28]
0x0A6E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0A70	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0A72	0x4C63    LDR	R4, [PC, #396]
0x0A74	0x45A3    CMP	R11, R4
0x0A76	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0A78	0x2501    MOVS	R5, #1
0x0A7A	0xB26D    SXTB	R5, R5
0x0A7C	0x4C61    LDR	R4, [PC, #388]
0x0A7E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0A80	0x4D61    LDR	R5, [PC, #388]
0x0A82	0x4C58    LDR	R4, [PC, #352]
0x0A84	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x0A86	0x4D61    LDR	R5, [PC, #388]
0x0A88	0x4C58    LDR	R4, [PC, #352]
0x0A8A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0A8C	0x4D60    LDR	R5, [PC, #384]
0x0A8E	0x4C59    LDR	R4, [PC, #356]
0x0A90	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0A92	0x4D60    LDR	R5, [PC, #384]
0x0A94	0x4C59    LDR	R4, [PC, #356]
0x0A96	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0A98	0x9C06    LDR	R4, [SP, #24]
0x0A9A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0A9C	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0A9E	0x4C5E    LDR	R4, [PC, #376]
0x0AA0	0x45A3    CMP	R11, R4
0x0AA2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0AA4	0x2501    MOVS	R5, #1
0x0AA6	0xB26D    SXTB	R5, R5
0x0AA8	0x4C5C    LDR	R4, [PC, #368]
0x0AAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0AAC	0x4D5C    LDR	R5, [PC, #368]
0x0AAE	0x4C4D    LDR	R4, [PC, #308]
0x0AB0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0AB2	0x4D5C    LDR	R5, [PC, #368]
0x0AB4	0x4C4D    LDR	R4, [PC, #308]
0x0AB6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0AB8	0x4D5B    LDR	R5, [PC, #364]
0x0ABA	0x4C4E    LDR	R4, [PC, #312]
0x0ABC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0ABE	0x4D5B    LDR	R5, [PC, #364]
0x0AC0	0x4C4E    LDR	R4, [PC, #312]
0x0AC2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0AC4	0x9C06    LDR	R4, [SP, #24]
0x0AC6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0AC8	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0ACA	0x4C59    LDR	R4, [PC, #356]
0x0ACC	0x45A3    CMP	R11, R4
0x0ACE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0AD0	0x2501    MOVS	R5, #1
0x0AD2	0xB26D    SXTB	R5, R5
0x0AD4	0x4C57    LDR	R4, [PC, #348]
0x0AD6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0AD8	0x4D57    LDR	R5, [PC, #348]
0x0ADA	0x4C42    LDR	R4, [PC, #264]
0x0ADC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0ADE	0x4D57    LDR	R5, [PC, #348]
0x0AE0	0x4C42    LDR	R4, [PC, #264]
0x0AE2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0AE4	0x4D56    LDR	R5, [PC, #344]
0x0AE6	0x4C43    LDR	R4, [PC, #268]
0x0AE8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x0AEA	0x4D56    LDR	R5, [PC, #344]
0x0AEC	0x4C43    LDR	R4, [PC, #268]
0x0AEE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0AF0	0x9C06    LDR	R4, [SP, #24]
0x0AF2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0AF4	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x0AF6	0x4C54    LDR	R4, [PC, #336]
0x0AF8	0x45A3    CMP	R11, R4
0x0AFA	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0AFC	0x2501    MOVS	R5, #1
0x0AFE	0xB26D    SXTB	R5, R5
0x0B00	0x4C52    LDR	R4, [PC, #328]
0x0B02	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0B04	0x4D52    LDR	R5, [PC, #328]
0x0B06	0x4C37    LDR	R4, [PC, #220]
0x0B08	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0B0A	0x4D52    LDR	R5, [PC, #328]
0x0B0C	0x4C37    LDR	R4, [PC, #220]
0x0B0E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0B10	0x4D51    LDR	R5, [PC, #324]
0x0B12	0x4C38    LDR	R4, [PC, #224]
0x0B14	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0B16	0x4D51    LDR	R5, [PC, #324]
0x0B18	0x4C38    LDR	R4, [PC, #224]
0x0B1A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0B1C	0x9C06    LDR	R4, [SP, #24]
0x0B1E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0B20	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0B24	0xF8AD0008  STRH	R0, [SP, #8]
0x0B28	0x4630    MOV	R0, R6
0x0B2A	0xF000F8BB  BL	_GPIO_Alternate_Function_Enable+0
0x0B2E	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B32	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0B36	0xF10B0510  ADD	R5, R11, #16
0x0B3A	0x2400    MOVS	R4, #0
0x0B3C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0B3E	0xF10B0510  ADD	R5, R11, #16
0x0B42	0x682C    LDR	R4, [R5, #0]
0x0B44	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0B46	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0B48	0xF10B050C  ADD	R5, R11, #12
0x0B4C	0x2400    MOVS	R4, #0
0x0B4E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0B50	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0B52	0xF4406080  ORR	R0, R0, #1024
0x0B56	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0B58	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0B5A	0xF10B050C  ADD	R5, R11, #12
0x0B5E	0x682C    LDR	R4, [R5, #0]
0x0B60	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0B62	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0B64	0xF10B060C  ADD	R6, R11, #12
0x0B68	0x2501    MOVS	R5, #1
0x0B6A	0x6834    LDR	R4, [R6, #0]
0x0B6C	0xF365344D  BFI	R4, R5, #13, #1
0x0B70	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0B72	0xF10B060C  ADD	R6, R11, #12
0x0B76	0x2501    MOVS	R5, #1
0x0B78	0x6834    LDR	R4, [R6, #0]
0x0B7A	0xF36504C3  BFI	R4, R5, #3, #1
0x0B7E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0B80	0xF10B060C  ADD	R6, R11, #12
0x0B84	0x2501    MOVS	R5, #1
0x0B86	0x6834    LDR	R4, [R6, #0]
0x0B88	0xF3650482  BFI	R4, R5, #2, #1
0x0B8C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0B8E	0xF10B0514  ADD	R5, R11, #20
0x0B92	0x2400    MOVS	R4, #0
0x0B94	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0B96	0x9D03    LDR	R5, [SP, #12]
0x0B98	0x2419    MOVS	R4, #25
0x0B9A	0x4365    MULS	R5, R4, R5
0x0B9C	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0BA0	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0BA4	0x2464    MOVS	R4, #100
0x0BA6	0xFBB7F4F4  UDIV	R4, R7, R4
0x0BAA	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0BAC	0x0935    LSRS	R5, R6, #4
0x0BAE	0x2464    MOVS	R4, #100
0x0BB0	0x436C    MULS	R4, R5, R4
0x0BB2	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0BB4	0x0124    LSLS	R4, R4, #4
0x0BB6	0xF2040532  ADDW	R5, R4, #50
0x0BBA	0x2464    MOVS	R4, #100
0x0BBC	0xFBB5F4F4  UDIV	R4, R5, R4
0x0BC0	0xF004040F  AND	R4, R4, #15
0x0BC4	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0BC8	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0BCC	0xB2A4    UXTH	R4, R4
0x0BCE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0BD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD4	0xB009    ADD	SP, SP, #36
0x0BD6	0x4770    BX	LR
0x0BD8	0x38004001  	USART1_SR+0
0x0BDC	0x03384242  	RCC_APB2ENR+0
0x0BE0	0xFFFFFFFF  	_UART1_Write+0
0x0BE4	0x00AC2000  	_UART_Wr_Ptr+0
0x0BE8	0xFFFFFFFF  	_UART1_Read+0
0x0BEC	0x00B02000  	_UART_Rd_Ptr+0
0x0BF0	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0BF4	0x00B42000  	_UART_Rdy_Ptr+0
0x0BF8	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0BFC	0x00B82000  	_UART_Tx_Idle_Ptr+0
0x0C00	0x44004000  	USART2_SR+0
0x0C04	0x03C44242  	RCC_APB1ENR+0
0x0C08	0xFFFFFFFF  	_UART2_Write+0
0x0C0C	0xFFFFFFFF  	_UART2_Read+0
0x0C10	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0C14	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0C18	0x48004000  	USART3_SR+0
0x0C1C	0x03C84242  	RCC_APB1ENR+0
0x0C20	0xFFFFFFFF  	_UART3_Write+0
0x0C24	0xFFFFFFFF  	_UART3_Read+0
0x0C28	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0C2C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0C30	0x4C004000  	UART4_SR+0
0x0C34	0x03CC4242  	RCC_APB1ENR+0
0x0C38	0xFFFFFFFF  	_UART4_Write+0
0x0C3C	0xFFFFFFFF  	_UART4_Read+0
0x0C40	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0C44	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0C48	0x50004000  	UART5_SR+0
0x0C4C	0x03D04242  	RCC_APB1ENR+0
0x0C50	0xFFFFFFFF  	_UART5_Write+0
0x0C54	0xFFFFFFFF  	_UART5_Read+0
0x0C58	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0C5C	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 464 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0490	0xB082    SUB	SP, SP, #8
0x0492	0xF8CDE000  STR	LR, [SP, #0]
0x0496	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 467 :: 		
0x0498	0x1D19    ADDS	R1, R3, #4
0x049A	0x9101    STR	R1, [SP, #4]
0x049C	0xF7FFFEDC  BL	_Get_Fosc_kHz+0
0x04A0	0xF24031E8  MOVW	R1, #1000
0x04A4	0xFB00F201  MUL	R2, R0, R1
0x04A8	0x9901    LDR	R1, [SP, #4]
0x04AA	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 470 :: 		
0x04AC	0x491F    LDR	R1, [PC, #124]
0x04AE	0x7809    LDRB	R1, [R1, #0]
0x04B0	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x04B4	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 471 :: 		
0x04B6	0x491E    LDR	R1, [PC, #120]
0x04B8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04BA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04BC	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 473 :: 		
0x04BE	0x1D19    ADDS	R1, R3, #4
0x04C0	0x6809    LDR	R1, [R1, #0]
0x04C2	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x04C4	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 475 :: 		
0x04C6	0x4919    LDR	R1, [PC, #100]
0x04C8	0x8809    LDRH	R1, [R1, #0]
0x04CA	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x04CE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x04D0	0x4917    LDR	R1, [PC, #92]
0x04D2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04D4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04D6	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 478 :: 		
0x04D8	0xF2030208  ADDW	R2, R3, #8
0x04DC	0x1D19    ADDS	R1, R3, #4
0x04DE	0x6809    LDR	R1, [R1, #0]
0x04E0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04E2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 480 :: 		
0x04E4	0x4911    LDR	R1, [PC, #68]
0x04E6	0x8809    LDRH	R1, [R1, #0]
0x04E8	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x04EC	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 481 :: 		
0x04EE	0x4910    LDR	R1, [PC, #64]
0x04F0	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x04F2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04F4	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 483 :: 		
0x04F6	0xF203020C  ADDW	R2, R3, #12
0x04FA	0x1D19    ADDS	R1, R3, #4
0x04FC	0x6809    LDR	R1, [R1, #0]
0x04FE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0500	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 485 :: 		
0x0502	0x490A    LDR	R1, [PC, #40]
0x0504	0x8809    LDRH	R1, [R1, #0]
0x0506	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x050A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 486 :: 		
0x050C	0x4909    LDR	R1, [PC, #36]
0x050E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0510	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0512	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 488 :: 		
0x0514	0xF2030210  ADDW	R2, R3, #16
0x0518	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x051C	0x6809    LDR	R1, [R1, #0]
0x051E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0522	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 489 :: 		
L_end_RCC_GetClocksFrequency:
0x0524	0xF8DDE000  LDR	LR, [SP, #0]
0x0528	0xB002    ADD	SP, SP, #8
0x052A	0x4770    BX	LR
0x052C	0x10044002  	RCC_CFGRbits+0
0x0530	0x257F0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0534	0x0DB40000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0258	0x4801    LDR	R0, [PC, #4]
0x025A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00942000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x19B8	0xB081    SUB	SP, SP, #4
0x19BA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x19BE	0x4A04    LDR	R2, [PC, #16]
0x19C0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x19C2	0xF7FEFC4F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x19C6	0xF8DDE000  LDR	LR, [SP, #0]
0x19CA	0xB001    ADD	SP, SP, #4
0x19CC	0x4770    BX	LR
0x19CE	0xBF00    NOP
0x19D0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0F7C	0xB081    SUB	SP, SP, #4
0x0F7E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x0F82	0xF04F0242  MOV	R2, #66
0x0F86	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0F88	0xF7FFF96C  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x0F8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F90	0xB001    ADD	SP, SP, #4
0x0F92	0x4770    BX	LR
; end of _GPIO_Digital_Input
_Sound_Init:
;__Lib_Sound.c, 10 :: 		
; snd_pin start address is: 4 (R1)
; snd_port start address is: 0 (R0)
0x0F94	0xB081    SUB	SP, SP, #4
0x0F96	0xF8CDE000  STR	LR, [SP, #0]
0x0F9A	0x4683    MOV	R11, R0
0x0F9C	0x468C    MOV	R12, R1
; snd_pin end address is: 4 (R1)
; snd_port end address is: 0 (R0)
; snd_port start address is: 44 (R11)
; snd_pin start address is: 48 (R12)
;__Lib_Sound.c, 14 :: 		
0x0F9E	0x2201    MOVS	R2, #1
0x0FA0	0xB212    SXTH	R2, R2
0x0FA2	0xFA02F20C  LSL	R2, R2, R12
0x0FA6	0xB212    SXTH	R2, R2
0x0FA8	0xB211    SXTH	R1, R2
0x0FAA	0x4658    MOV	R0, R11
0x0FAC	0xF000FD04  BL	_GPIO_Digital_Output+0
;__Lib_Sound.c, 17 :: 		
0x0FB0	0x4A0A    LDR	R2, [PC, #40]
0x0FB2	0xF8C2B000  STR	R11, [R2, #0]
;__Lib_Sound.c, 20 :: 		
0x0FB6	0xF04F0201  MOV	R2, #1
0x0FBA	0xFA02F30C  LSL	R3, R2, R12
; snd_pin end address is: 48 (R12)
0x0FBE	0x4A08    LDR	R2, [PC, #32]
0x0FC0	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 21 :: 		
0x0FC2	0x43DB    MVN	R3, R3
0x0FC4	0x4A07    LDR	R2, [PC, #28]
0x0FC6	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 26 :: 		
0x0FC8	0xF8DB2000  LDR	R2, [R11, #0]
0x0FCC	0x401A    ANDS	R2, R3
0x0FCE	0xF8CB2000  STR	R2, [R11, #0]
; snd_port end address is: 44 (R11)
;__Lib_Sound.c, 27 :: 		
L_end_Sound_Init:
0x0FD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD6	0xB001    ADD	SP, SP, #4
0x0FD8	0x4770    BX	LR
0x0FDA	0xBF00    NOP
0x0FDC	0x00982000  	__Lib_Sound_soundPortAddr+0
0x0FE0	0x009C2000  	__Lib_Sound_pinMask1+0
0x0FE4	0x00A02000  	__Lib_Sound_pinMask0+0
; end of _Sound_Init
_Sound_Play:
;__Lib_Sound.c, 30 :: 		
; duration_ms start address is: 4 (R1)
; freq_in_hz start address is: 0 (R0)
0x192C	0xB081    SUB	SP, SP, #4
0x192E	0xF8CDE000  STR	LR, [SP, #0]
0x1932	0xB28C    UXTH	R4, R1
0x1934	0xB281    UXTH	R1, R0
; duration_ms end address is: 4 (R1)
; freq_in_hz end address is: 0 (R0)
; freq_in_hz start address is: 4 (R1)
; duration_ms start address is: 16 (R4)
;__Lib_Sound.c, 35 :: 		
0x1936	0xF7FEFC8F  BL	_Get_Fosc_kHz+0
0x193A	0xF24032E8  MOVW	R2, #1000
0x193E	0x4342    MULS	R2, R0, R2
;__Lib_Sound.c, 36 :: 		
0x1940	0xFBB2F1F1  UDIV	R1, R2, R1
; freq_in_hz end address is: 4 (R1)
;__Lib_Sound.c, 37 :: 		
0x1944	0x0849    LSRS	R1, R1, #1
; nc start address is: 4 (R1)
;__Lib_Sound.c, 40 :: 		
0x1946	0xF7FEFC87  BL	_Get_Fosc_kHz+0
0x194A	0xFB04F500  MUL	R5, R4, R0
; duration_ms end address is: 16 (R4)
0x194E	0x004A    LSLS	R2, R1, #1
0x1950	0xFBB5F5F2  UDIV	R5, R5, R2
; per_nc start address is: 20 (R5)
;__Lib_Sound.c, 42 :: 		
0x1954	0x220A    MOVS	R2, #10
0x1956	0xFBB1F1F2  UDIV	R1, R1, R2
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
;__Lib_Sound.c, 45 :: 		
L_Sound_Play0:
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc start address is: 20 (R5)
0x195A	0x2D00    CMP	R5, #0
0x195C	0xD919    BLS	L_Sound_Play1
; nc end address is: 4 (R1)
;__Lib_Sound.c, 47 :: 		
; nc start address is: 4 (R1)
0x195E	0x4C13    LDR	R4, [PC, #76]
0x1960	0x6822    LDR	R2, [R4, #0]
0x1962	0x6813    LDR	R3, [R2, #0]
0x1964	0x4A12    LDR	R2, [PC, #72]
0x1966	0x6812    LDR	R2, [R2, #0]
0x1968	0x4313    ORRS	R3, R2
0x196A	0x4622    MOV	R2, R4
0x196C	0x6812    LDR	R2, [R2, #0]
0x196E	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 48 :: 		
0x1970	0x4608    MOV	R0, R1
0x1972	0xF7FFFA21  BL	_Delay_Cyc+0
;__Lib_Sound.c, 51 :: 		
0x1976	0x4C0D    LDR	R4, [PC, #52]
0x1978	0x6822    LDR	R2, [R4, #0]
0x197A	0x6813    LDR	R3, [R2, #0]
0x197C	0x4A0D    LDR	R2, [PC, #52]
0x197E	0x6812    LDR	R2, [R2, #0]
0x1980	0x4013    ANDS	R3, R2
0x1982	0x4622    MOV	R2, R4
0x1984	0x6812    LDR	R2, [R2, #0]
0x1986	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 52 :: 		
0x1988	0x4608    MOV	R0, R1
0x198A	0xF7FFFA15  BL	_Delay_Cyc+0
;__Lib_Sound.c, 53 :: 		
0x198E	0x1E6D    SUBS	R5, R5, #1
;__Lib_Sound.c, 54 :: 		
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
0x1990	0xE7E3    B	L_Sound_Play0
L_Sound_Play1:
;__Lib_Sound.c, 55 :: 		
0x1992	0x4C06    LDR	R4, [PC, #24]
0x1994	0x6822    LDR	R2, [R4, #0]
0x1996	0x6813    LDR	R3, [R2, #0]
0x1998	0x4A06    LDR	R2, [PC, #24]
0x199A	0x6812    LDR	R2, [R2, #0]
0x199C	0x4013    ANDS	R3, R2
0x199E	0x4622    MOV	R2, R4
0x19A0	0x6812    LDR	R2, [R2, #0]
0x19A2	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 56 :: 		
L_end_Sound_Play:
0x19A4	0xF8DDE000  LDR	LR, [SP, #0]
0x19A8	0xB001    ADD	SP, SP, #4
0x19AA	0x4770    BX	LR
0x19AC	0x00982000  	__Lib_Sound_soundPortAddr+0
0x19B0	0x009C2000  	__Lib_Sound_pinMask1+0
0x19B4	0x00A02000  	__Lib_Sound_pinMask0+0
; end of _Sound_Play
_Delay_Cyc:
;__Lib_Delays.c, 66 :: 		void Delay_Cyc(unsigned long cycles_div_by_10){  // Cycles_div_by_10 parameter range: min = 1, max = 4294967295
;__Lib_Delays.c, 68 :: 		asm nop;
0x0DB8	0xBF00    NOP
;__Lib_Delays.c, 71 :: 		nop.w
0x0DBA	0xF3AF8000  NOP
;__Lib_Delays.c, 72 :: 		subs R0,R0,#1
0x0DBE	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 73 :: 		label1:
label1:
;__Lib_Delays.c, 74 :: 		subs R0,R0,#1
0x0DC0	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 75 :: 		nop
0x0DC2	0xBF00    NOP
;__Lib_Delays.c, 76 :: 		nop
0x0DC4	0xBF00    NOP
;__Lib_Delays.c, 77 :: 		nop
0x0DC6	0xBF00    NOP
;__Lib_Delays.c, 78 :: 		nop
0x0DC8	0xBF00    NOP
;__Lib_Delays.c, 79 :: 		nop
0x0DCA	0xBF00    NOP
;__Lib_Delays.c, 80 :: 		nop
;__Lib_Delays.c, 81 :: 		nop
;__Lib_Delays.c, 82 :: 		bne label1
0x0DCC	0xD1F8    BNE	label1
;__Lib_Delays.c, 84 :: 		}
L_end_Delay_Cyc:
0x0DCE	0x4770    BX	LR
; end of _Delay_Cyc
_sdn_reset:
;RF4463PRO.c, 592 :: 		void sdn_reset(void)
0x0E28	0xB083    SUB	SP, SP, #12
0x0E2A	0xF8CDE000  STR	LR, [SP, #0]
;RF4463PRO.c, 620 :: 		uint8_t pcBuffer[ 7 ] = { RF_POWER_UP };
0x0E2E	0x2002    MOVS	R0, #2
0x0E30	0xF88D0004  STRB	R0, [SP, #4]
0x0E34	0x2001    MOVS	R0, #1
0x0E36	0xF88D0005  STRB	R0, [SP, #5]
0x0E3A	0x2000    MOVS	R0, #0
0x0E3C	0xF88D0006  STRB	R0, [SP, #6]
0x0E40	0x2001    MOVS	R0, #1
0x0E42	0xF88D0007  STRB	R0, [SP, #7]
0x0E46	0x20C9    MOVS	R0, #201
0x0E48	0xF88D0008  STRB	R0, [SP, #8]
0x0E4C	0x20C3    MOVS	R0, #195
0x0E4E	0xF88D0009  STRB	R0, [SP, #9]
0x0E52	0x2080    MOVS	R0, #128
0x0E54	0xF88D000A  STRB	R0, [SP, #10]
;RF4463PRO.c, 634 :: 		RF4463nSDN = 0x01;
0x0E58	0x2101    MOVS	R1, #1
0x0E5A	0xB249    SXTB	R1, R1
0x0E5C	0x4816    LDR	R0, [PC, #88]
0x0E5E	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 635 :: 		Delay_us( 16 );
0x0E60	0xF24007BF  MOVW	R7, #191
0x0E64	0xF2C00700  MOVT	R7, #0
L_sdn_reset2:
0x0E68	0x1E7F    SUBS	R7, R7, #1
0x0E6A	0xD1FD    BNE	L_sdn_reset2
0x0E6C	0xBF00    NOP
0x0E6E	0xBF00    NOP
0x0E70	0xBF00    NOP
0x0E72	0xBF00    NOP
0x0E74	0xBF00    NOP
;RF4463PRO.c, 636 :: 		RF4463nSDN = 0x00 ;
0x0E76	0x2100    MOVS	R1, #0
0x0E78	0xB249    SXTB	R1, R1
0x0E7A	0x480F    LDR	R0, [PC, #60]
0x0E7C	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 638 :: 		Delay_ms( 6 );
0x0E7E	0xF641173F  MOVW	R7, #6463
0x0E82	0xF2C00701  MOVT	R7, #1
0x0E86	0xBF00    NOP
0x0E88	0xBF00    NOP
L_sdn_reset4:
0x0E8A	0x1E7F    SUBS	R7, R7, #1
0x0E8C	0xD1FD    BNE	L_sdn_reset4
0x0E8E	0xBF00    NOP
0x0E90	0xBF00    NOP
0x0E92	0xBF00    NOP
;RF4463PRO.c, 640 :: 		RF4463nSEL = 0x00 ;
0x0E94	0x2100    MOVS	R1, #0
0x0E96	0xB249    SXTB	R1, R1
0x0E98	0x4808    LDR	R0, [PC, #32]
0x0E9A	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 641 :: 		vRf4463SPIWriteBuffer( sizeof( pcBuffer ), pcBuffer );
0x0E9C	0xA801    ADD	R0, SP, #4
0x0E9E	0x4601    MOV	R1, R0
0x0EA0	0x2007    MOVS	R0, #7
0x0EA2	0xF7FFFDA7  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 642 :: 		RF4463nSEL= 0x01 ;
0x0EA6	0x2101    MOVS	R1, #1
0x0EA8	0xB249    SXTB	R1, R1
0x0EAA	0x4804    LDR	R0, [PC, #16]
0x0EAC	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 646 :: 		}
L_end_sdn_reset:
0x0EAE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EB2	0xB003    ADD	SP, SP, #12
0x0EB4	0x4770    BX	LR
0x0EB6	0xBF00    NOP
0x0EB8	0x81AC4221  	GPIOB_ODR+0
0x0EBC	0x81B04221  	GPIOB_ODR+0
; end of _sdn_reset
_vRf4463SPIWriteBuffer:
;RF4463PRO.c, 1049 :: 		void vRf4463SPIWriteBuffer( uint16_t usWriteLength, uint8_t * pcWriteBuffer ){
; pcWriteBuffer start address is: 4 (R1)
; usWriteLength start address is: 0 (R0)
0x09F4	0xB081    SUB	SP, SP, #4
0x09F6	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 0 (R0)
; pcWriteBuffer start address is: 4 (R1)
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
0x09FA	0x460E    MOV	R6, R1
;RF4463PRO.c, 1053 :: 		while( usWriteLength-- ){
L_vRf4463SPIWriteBuffer106:
; pcWriteBuffer start address is: 24 (R6)
; usWriteLength start address is: 20 (R5)
; usWriteLength start address is: 0 (R0)
0x09FC	0xB283    UXTH	R3, R0
0x09FE	0x1E42    SUBS	R2, R0, #1
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 20 (R5)
0x0A00	0xB295    UXTH	R5, R2
; usWriteLength end address is: 20 (R5)
0x0A02	0xB133    CBZ	R3, L_vRf4463SPIWriteBuffer107
; usWriteLength end address is: 20 (R5)
;RF4463PRO.c, 1054 :: 		SPIWriteByte( *pcWriteBuffer++ );
; usWriteLength start address is: 20 (R5)
0x0A04	0x7832    LDRB	R2, [R6, #0]
0x0A06	0xB290    UXTH	R0, R2
0x0A08	0xF7FFFDF8  BL	_SPIWriteByte+0
0x0A0C	0x1C76    ADDS	R6, R6, #1
;RF4463PRO.c, 1055 :: 		}
0x0A0E	0xB2A8    UXTH	R0, R5
; usWriteLength end address is: 20 (R5)
; pcWriteBuffer end address is: 24 (R6)
0x0A10	0xE7F4    B	L_vRf4463SPIWriteBuffer106
L_vRf4463SPIWriteBuffer107:
;RF4463PRO.c, 1056 :: 		}
L_end_vRf4463SPIWriteBuffer:
0x0A12	0xF8DDE000  LDR	LR, [SP, #0]
0x0A16	0xB001    ADD	SP, SP, #4
0x0A18	0x4770    BX	LR
; end of _vRf4463SPIWriteBuffer
_SPIWriteByte:
;RF4463PRO.c, 1097 :: 		void SPIWriteByte(unsigned int WrPara)
; WrPara start address is: 0 (R0)
0x05FC	0xB081    SUB	SP, SP, #4
0x05FE	0xF8CDE000  STR	LR, [SP, #0]
; WrPara end address is: 0 (R0)
; WrPara start address is: 0 (R0)
;RF4463PRO.c, 1100 :: 		WrPara |= 0x8000;                                          // Agrego el bit en 1 en el byte alto para escribir via SPI
0x0602	0xF4404200  ORR	R2, R0, #32768
0x0606	0xB292    UXTH	R2, R2
; WrPara end address is: 0 (R0)
;RF4463PRO.c, 1101 :: 		wAddr = WrPara >> 8 & 0xff;                                // Extraigo la Direccin de escritura de 1 Byte
0x0608	0x0A11    LSRS	R1, R2, #8
0x060A	0xB289    UXTH	R1, R1
0x060C	0xF00103FF  AND	R3, R1, #255
;RF4463PRO.c, 1102 :: 		wData = WrPara & 0xff;                                     // Extraigo el Valor que escribir
0x0610	0xF00201FF  AND	R1, R2, #255
; wData start address is: 16 (R4)
0x0614	0xB28C    UXTH	R4, R1
;RF4463PRO.c, 1104 :: 		RF4463nSEL = 0;                              // Selecciono el periferico para usarlo
0x0616	0x2200    MOVS	R2, #0
0x0618	0xB252    SXTB	R2, R2
0x061A	0x4908    LDR	R1, [PC, #32]
0x061C	0x600A    STR	R2, [R1, #0]
;RF4463PRO.c, 1105 :: 		SPI2_Write(wAddr);                                    // Escibo la direccin donde quiero afectar el registro
0x061E	0xB298    UXTH	R0, R3
0x0620	0xF7FFFDFC  BL	_SPI2_Write+0
;RF4463PRO.c, 1106 :: 		SPI2_Write(wData);                                    // Escribo el dato en la direccion que seleccione
0x0624	0xB2A0    UXTH	R0, R4
; wData end address is: 16 (R4)
0x0626	0xF7FFFDF9  BL	_SPI2_Write+0
;RF4463PRO.c, 1107 :: 		RF4463nSEL = 1;                              // Deselecciono el periferico
0x062A	0x2201    MOVS	R2, #1
0x062C	0xB252    SXTB	R2, R2
0x062E	0x4903    LDR	R1, [PC, #12]
0x0630	0x600A    STR	R2, [R1, #0]
;RF4463PRO.c, 1112 :: 		}
L_end_SPIWriteByte:
0x0632	0xF8DDE000  LDR	LR, [SP, #0]
0x0636	0xB001    ADD	SP, SP, #4
0x0638	0x4770    BX	LR
0x063A	0xBF00    NOP
0x063C	0x81B04221  	GPIOB_ODR+0
; end of _SPIWriteByte
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x021C	0xB081    SUB	SP, SP, #4
0x021E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x0222	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0224	0x4803    LDR	R0, [PC, #12]
0x0226	0xF7FFFFE7  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x022A	0xF8DDE000  LDR	LR, [SP, #0]
0x022E	0xB001    ADD	SP, SP, #4
0x0230	0x4770    BX	LR
0x0232	0xBF00    NOP
0x0234	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x01F8	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x01FA	0xF200020C  ADDW	R2, R0, #12
0x01FE	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0200	0xF2000208  ADDW	R2, R0, #8
0x0204	0x6813    LDR	R3, [R2, #0]
0x0206	0xF3C30200  UBFX	R2, R3, #0, #1
0x020A	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x020C	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x020E	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0212	0x6812    LDR	R2, [R2, #0]
0x0214	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0216	0xB001    ADD	SP, SP, #4
0x0218	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SI4463_init:
;RF4463PRO.c, 649 :: 		void SI4463_init(void)
0x0FE8	0xB08B    SUB	SP, SP, #44
0x0FEA	0xF8CDE000  STR	LR, [SP, #0]
;RF4463PRO.c, 656 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x0FEE	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init6:
; i start address is: 12 (R3)
0x0FF0	0x2B10    CMP	R3, #16
0x0FF2	0xD20F    BCS	L_SI4463_init7
;RF4463PRO.c, 657 :: 		RF_MODEM_MOD_TYPE_12_data[i] = RF_MODEM_MOD_TYPE_12[rate][i-4];
0x0FF4	0x48AC    LDR	R0, [PC, #688]
0x0FF6	0x18C2    ADDS	R2, R0, R3
0x0FF8	0x48AC    LDR	R0, [PC, #688]
0x0FFA	0x7801    LDRB	R1, [R0, #0]
0x0FFC	0x200C    MOVS	R0, #12
0x0FFE	0x4341    MULS	R1, R0, R1
0x1000	0x48AB    LDR	R0, [PC, #684]
0x1002	0x1841    ADDS	R1, R0, R1
0x1004	0x1F18    SUBS	R0, R3, #4
0x1006	0xB200    SXTH	R0, R0
0x1008	0x1808    ADDS	R0, R1, R0
0x100A	0x7800    LDRB	R0, [R0, #0]
0x100C	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 656 :: 		for(i=4;i<16;i++)
0x100E	0x1C5B    ADDS	R3, R3, #1
0x1010	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 657 :: 		RF_MODEM_MOD_TYPE_12_data[i] = RF_MODEM_MOD_TYPE_12[rate][i-4];
; i end address is: 12 (R3)
0x1012	0xE7ED    B	L_SI4463_init6
L_SI4463_init7:
;RF4463PRO.c, 658 :: 		if(freq3<8)
0x1014	0x48A7    LDR	R0, [PC, #668]
0x1016	0x7800    LDRB	R0, [R0, #0]
0x1018	0x2808    CMP	R0, #8
0x101A	0xF0808098  BCS	L_SI4463_init9
;RF4463PRO.c, 660 :: 		for(i=4;i<12;i++)
; i start address is: 12 (R3)
0x101E	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init10:
; i start address is: 12 (R3)
0x1020	0x2B0C    CMP	R3, #12
0x1022	0xD20E    BCS	L_SI4463_init11
;RF4463PRO.c, 661 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[i] = RF_MODEM_TX_RAMP_DELAY_8_433[rate][i-4];
0x1024	0x48A4    LDR	R0, [PC, #656]
0x1026	0x18C2    ADDS	R2, R0, R3
0x1028	0x48A0    LDR	R0, [PC, #640]
0x102A	0x7800    LDRB	R0, [R0, #0]
0x102C	0x00C1    LSLS	R1, R0, #3
0x102E	0x48A3    LDR	R0, [PC, #652]
0x1030	0x1841    ADDS	R1, R0, R1
0x1032	0x1F18    SUBS	R0, R3, #4
0x1034	0xB200    SXTH	R0, R0
0x1036	0x1808    ADDS	R0, R1, R0
0x1038	0x7800    LDRB	R0, [R0, #0]
0x103A	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 660 :: 		for(i=4;i<12;i++)
0x103C	0x1C5B    ADDS	R3, R3, #1
0x103E	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 661 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[i] = RF_MODEM_TX_RAMP_DELAY_8_433[rate][i-4];
; i end address is: 12 (R3)
0x1040	0xE7EE    B	L_SI4463_init10
L_SI4463_init11:
;RF4463PRO.c, 662 :: 		for(i=4;i<11;i++)
; i start address is: 12 (R3)
0x1042	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init13:
; i start address is: 12 (R3)
0x1044	0x2B0B    CMP	R3, #11
0x1046	0xD20F    BCS	L_SI4463_init14
;RF4463PRO.c, 663 :: 		RF_MODEM_AFC_GEAR_7_data[i] = RF_MODEM_AFC_GEAR_7_433[rate][i-4];
0x1048	0x489D    LDR	R0, [PC, #628]
0x104A	0x18C2    ADDS	R2, R0, R3
0x104C	0x4897    LDR	R0, [PC, #604]
0x104E	0x7801    LDRB	R1, [R0, #0]
0x1050	0x2007    MOVS	R0, #7
0x1052	0x4341    MULS	R1, R0, R1
0x1054	0x489B    LDR	R0, [PC, #620]
0x1056	0x1841    ADDS	R1, R0, R1
0x1058	0x1F18    SUBS	R0, R3, #4
0x105A	0xB200    SXTH	R0, R0
0x105C	0x1808    ADDS	R0, R1, R0
0x105E	0x7800    LDRB	R0, [R0, #0]
0x1060	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 662 :: 		for(i=4;i<11;i++)
0x1062	0x1C5B    ADDS	R3, R3, #1
0x1064	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 663 :: 		RF_MODEM_AFC_GEAR_7_data[i] = RF_MODEM_AFC_GEAR_7_433[rate][i-4];
; i end address is: 12 (R3)
0x1066	0xE7ED    B	L_SI4463_init13
L_SI4463_init14:
;RF4463PRO.c, 664 :: 		for(i=4;i<15;i++)
; i start address is: 12 (R3)
0x1068	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init16:
; i start address is: 12 (R3)
0x106A	0x2B0F    CMP	R3, #15
0x106C	0xD20F    BCS	L_SI4463_init17
;RF4463PRO.c, 665 :: 		RF_MODEM_OOK_CNT1_11_data[i] =RF_MODEM_OOK_CNT1_11_433[rate][i-4];
0x106E	0x4896    LDR	R0, [PC, #600]
0x1070	0x18C2    ADDS	R2, R0, R3
0x1072	0x488E    LDR	R0, [PC, #568]
0x1074	0x7801    LDRB	R1, [R0, #0]
0x1076	0x200B    MOVS	R0, #11
0x1078	0x4341    MULS	R1, R0, R1
0x107A	0x4894    LDR	R0, [PC, #592]
0x107C	0x1841    ADDS	R1, R0, R1
0x107E	0x1F18    SUBS	R0, R3, #4
0x1080	0xB200    SXTH	R0, R0
0x1082	0x1808    ADDS	R0, R1, R0
0x1084	0x7800    LDRB	R0, [R0, #0]
0x1086	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 664 :: 		for(i=4;i<15;i++)
0x1088	0x1C5B    ADDS	R3, R3, #1
0x108A	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 665 :: 		RF_MODEM_OOK_CNT1_11_data[i] =RF_MODEM_OOK_CNT1_11_433[rate][i-4];
; i end address is: 12 (R3)
0x108C	0xE7ED    B	L_SI4463_init16
L_SI4463_init17:
;RF4463PRO.c, 666 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x108E	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init19:
; i start address is: 12 (R3)
0x1090	0x2B10    CMP	R3, #16
0x1092	0xD20F    BCS	L_SI4463_init20
;RF4463PRO.c, 667 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[i] =RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433[rate][i-4];
0x1094	0x488E    LDR	R0, [PC, #568]
0x1096	0x18C2    ADDS	R2, R0, R3
0x1098	0x4884    LDR	R0, [PC, #528]
0x109A	0x7801    LDRB	R1, [R0, #0]
0x109C	0x200C    MOVS	R0, #12
0x109E	0x4341    MULS	R1, R0, R1
0x10A0	0x488C    LDR	R0, [PC, #560]
0x10A2	0x1841    ADDS	R1, R0, R1
0x10A4	0x1F18    SUBS	R0, R3, #4
0x10A6	0xB200    SXTH	R0, R0
0x10A8	0x1808    ADDS	R0, R1, R0
0x10AA	0x7800    LDRB	R0, [R0, #0]
0x10AC	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 666 :: 		for(i=4;i<16;i++)
0x10AE	0x1C5B    ADDS	R3, R3, #1
0x10B0	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 667 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[i] =RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433[rate][i-4];
; i end address is: 12 (R3)
0x10B2	0xE7ED    B	L_SI4463_init19
L_SI4463_init20:
;RF4463PRO.c, 668 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x10B4	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init22:
; i start address is: 12 (R3)
0x10B6	0x2B10    CMP	R3, #16
0x10B8	0xD20F    BCS	L_SI4463_init23
;RF4463PRO.c, 669 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[i] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433[rate][i-4];
0x10BA	0x4887    LDR	R0, [PC, #540]
0x10BC	0x18C2    ADDS	R2, R0, R3
0x10BE	0x487B    LDR	R0, [PC, #492]
0x10C0	0x7801    LDRB	R1, [R0, #0]
0x10C2	0x200C    MOVS	R0, #12
0x10C4	0x4341    MULS	R1, R0, R1
0x10C6	0x4885    LDR	R0, [PC, #532]
0x10C8	0x1841    ADDS	R1, R0, R1
0x10CA	0x1F18    SUBS	R0, R3, #4
0x10CC	0xB200    SXTH	R0, R0
0x10CE	0x1808    ADDS	R0, R1, R0
0x10D0	0x7800    LDRB	R0, [R0, #0]
0x10D2	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 668 :: 		for(i=4;i<16;i++)
0x10D4	0x1C5B    ADDS	R3, R3, #1
0x10D6	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 669 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[i] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433[rate][i-4];
; i end address is: 12 (R3)
0x10D8	0xE7ED    B	L_SI4463_init22
L_SI4463_init23:
;RF4463PRO.c, 670 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x10DA	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init25:
; i start address is: 12 (R3)
0x10DC	0x2B10    CMP	R3, #16
0x10DE	0xD20F    BCS	L_SI4463_init26
;RF4463PRO.c, 671 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[i] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433[rate][i-4];
0x10E0	0x487F    LDR	R0, [PC, #508]
0x10E2	0x18C2    ADDS	R2, R0, R3
0x10E4	0x4871    LDR	R0, [PC, #452]
0x10E6	0x7801    LDRB	R1, [R0, #0]
0x10E8	0x200C    MOVS	R0, #12
0x10EA	0x4341    MULS	R1, R0, R1
0x10EC	0x487D    LDR	R0, [PC, #500]
0x10EE	0x1841    ADDS	R1, R0, R1
0x10F0	0x1F18    SUBS	R0, R3, #4
0x10F2	0xB200    SXTH	R0, R0
0x10F4	0x1808    ADDS	R0, R1, R0
0x10F6	0x7800    LDRB	R0, [R0, #0]
0x10F8	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 670 :: 		for(i=4;i<16;i++)
0x10FA	0x1C5B    ADDS	R3, R3, #1
0x10FC	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 671 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[i] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433[rate][i-4];
; i end address is: 12 (R3)
0x10FE	0xE7ED    B	L_SI4463_init25
L_SI4463_init26:
;RF4463PRO.c, 672 :: 		for(i=4;i<13;i++)
; i start address is: 12 (R3)
0x1100	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init28:
; i start address is: 12 (R3)
0x1102	0x2B0D    CMP	R3, #13
0x1104	0xD20F    BCS	L_SI4463_init29
;RF4463PRO.c, 673 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[i] = RF_MODEM_AGC_WINDOW_SIZE_9_433[rate][i-4];
0x1106	0x4878    LDR	R0, [PC, #480]
0x1108	0x18C2    ADDS	R2, R0, R3
0x110A	0x4868    LDR	R0, [PC, #416]
0x110C	0x7801    LDRB	R1, [R0, #0]
0x110E	0x2009    MOVS	R0, #9
0x1110	0x4341    MULS	R1, R0, R1
0x1112	0x4876    LDR	R0, [PC, #472]
0x1114	0x1841    ADDS	R1, R0, R1
0x1116	0x1F18    SUBS	R0, R3, #4
0x1118	0xB200    SXTH	R0, R0
0x111A	0x1808    ADDS	R0, R1, R0
0x111C	0x7800    LDRB	R0, [R0, #0]
0x111E	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 672 :: 		for(i=4;i<13;i++)
0x1120	0x1C5B    ADDS	R3, R3, #1
0x1122	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 673 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[i] = RF_MODEM_AGC_WINDOW_SIZE_9_433[rate][i-4];
; i end address is: 12 (R3)
0x1124	0xE7ED    B	L_SI4463_init28
L_SI4463_init29:
;RF4463PRO.c, 674 :: 		for(i=4;i<13;i++)
; i start address is: 12 (R3)
0x1126	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init31:
; i start address is: 12 (R3)
0x1128	0x2B0D    CMP	R3, #13
0x112A	0xD20F    BCS	L_SI4463_init32
;RF4463PRO.c, 675 :: 		RF_MODEM_BCR_OSR_1_9_data[i] = RF_MODEM_BCR_OSR_1_9_433[rate][i-4];
0x112C	0x4870    LDR	R0, [PC, #448]
0x112E	0x18C2    ADDS	R2, R0, R3
0x1130	0x485E    LDR	R0, [PC, #376]
0x1132	0x7801    LDRB	R1, [R0, #0]
0x1134	0x2009    MOVS	R0, #9
0x1136	0x4341    MULS	R1, R0, R1
0x1138	0x486E    LDR	R0, [PC, #440]
0x113A	0x1841    ADDS	R1, R0, R1
0x113C	0x1F18    SUBS	R0, R3, #4
0x113E	0xB200    SXTH	R0, R0
0x1140	0x1808    ADDS	R0, R1, R0
0x1142	0x7800    LDRB	R0, [R0, #0]
0x1144	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 674 :: 		for(i=4;i<13;i++)
0x1146	0x1C5B    ADDS	R3, R3, #1
0x1148	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 675 :: 		RF_MODEM_BCR_OSR_1_9_data[i] = RF_MODEM_BCR_OSR_1_9_433[rate][i-4];
; i end address is: 12 (R3)
0x114A	0xE7ED    B	L_SI4463_init31
L_SI4463_init32:
;RF4463PRO.c, 676 :: 		}
0x114C	0xE096    B	L_SI4463_init34
L_SI4463_init9:
;RF4463PRO.c, 679 :: 		for(i=4;i<12;i++)
; i start address is: 12 (R3)
0x114E	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init35:
; i start address is: 12 (R3)
0x1150	0x2B0C    CMP	R3, #12
0x1152	0xD20E    BCS	L_SI4463_init36
;RF4463PRO.c, 680 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[i] = RF_MODEM_TX_RAMP_DELAY_8_850[rate][i-4];
0x1154	0x4858    LDR	R0, [PC, #352]
0x1156	0x18C2    ADDS	R2, R0, R3
0x1158	0x4854    LDR	R0, [PC, #336]
0x115A	0x7800    LDRB	R0, [R0, #0]
0x115C	0x00C1    LSLS	R1, R0, #3
0x115E	0x4866    LDR	R0, [PC, #408]
0x1160	0x1841    ADDS	R1, R0, R1
0x1162	0x1F18    SUBS	R0, R3, #4
0x1164	0xB200    SXTH	R0, R0
0x1166	0x1808    ADDS	R0, R1, R0
0x1168	0x7800    LDRB	R0, [R0, #0]
0x116A	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 679 :: 		for(i=4;i<12;i++)
0x116C	0x1C5B    ADDS	R3, R3, #1
0x116E	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 680 :: 		RF_MODEM_TX_RAMP_DELAY_8_data[i] = RF_MODEM_TX_RAMP_DELAY_8_850[rate][i-4];
; i end address is: 12 (R3)
0x1170	0xE7EE    B	L_SI4463_init35
L_SI4463_init36:
;RF4463PRO.c, 681 :: 		for(i=4;i<11;i++)
; i start address is: 12 (R3)
0x1172	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init38:
; i start address is: 12 (R3)
0x1174	0x2B0B    CMP	R3, #11
0x1176	0xD20F    BCS	L_SI4463_init39
;RF4463PRO.c, 682 :: 		RF_MODEM_AFC_GEAR_7_data[i] = RF_MODEM_AFC_GEAR_7_850[rate][i-4];
0x1178	0x4851    LDR	R0, [PC, #324]
0x117A	0x18C2    ADDS	R2, R0, R3
0x117C	0x484B    LDR	R0, [PC, #300]
0x117E	0x7801    LDRB	R1, [R0, #0]
0x1180	0x2007    MOVS	R0, #7
0x1182	0x4341    MULS	R1, R0, R1
0x1184	0x485D    LDR	R0, [PC, #372]
0x1186	0x1841    ADDS	R1, R0, R1
0x1188	0x1F18    SUBS	R0, R3, #4
0x118A	0xB200    SXTH	R0, R0
0x118C	0x1808    ADDS	R0, R1, R0
0x118E	0x7800    LDRB	R0, [R0, #0]
0x1190	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 681 :: 		for(i=4;i<11;i++)
0x1192	0x1C5B    ADDS	R3, R3, #1
0x1194	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 682 :: 		RF_MODEM_AFC_GEAR_7_data[i] = RF_MODEM_AFC_GEAR_7_850[rate][i-4];
; i end address is: 12 (R3)
0x1196	0xE7ED    B	L_SI4463_init38
L_SI4463_init39:
;RF4463PRO.c, 683 :: 		for(i=4;i<15;i++)
; i start address is: 12 (R3)
0x1198	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init41:
; i start address is: 12 (R3)
0x119A	0x2B0F    CMP	R3, #15
0x119C	0xD20F    BCS	L_SI4463_init42
;RF4463PRO.c, 684 :: 		RF_MODEM_OOK_CNT1_11_data[i] =RF_MODEM_OOK_CNT1_11_850[rate][i-4];
0x119E	0x484A    LDR	R0, [PC, #296]
0x11A0	0x18C2    ADDS	R2, R0, R3
0x11A2	0x4842    LDR	R0, [PC, #264]
0x11A4	0x7801    LDRB	R1, [R0, #0]
0x11A6	0x200B    MOVS	R0, #11
0x11A8	0x4341    MULS	R1, R0, R1
0x11AA	0x4855    LDR	R0, [PC, #340]
0x11AC	0x1841    ADDS	R1, R0, R1
0x11AE	0x1F18    SUBS	R0, R3, #4
0x11B0	0xB200    SXTH	R0, R0
0x11B2	0x1808    ADDS	R0, R1, R0
0x11B4	0x7800    LDRB	R0, [R0, #0]
0x11B6	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 683 :: 		for(i=4;i<15;i++)
0x11B8	0x1C5B    ADDS	R3, R3, #1
0x11BA	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 684 :: 		RF_MODEM_OOK_CNT1_11_data[i] =RF_MODEM_OOK_CNT1_11_850[rate][i-4];
; i end address is: 12 (R3)
0x11BC	0xE7ED    B	L_SI4463_init41
L_SI4463_init42:
;RF4463PRO.c, 685 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x11BE	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init44:
; i start address is: 12 (R3)
0x11C0	0x2B10    CMP	R3, #16
0x11C2	0xD20F    BCS	L_SI4463_init45
;RF4463PRO.c, 686 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[i] =RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850[rate][i-4];
0x11C4	0x4842    LDR	R0, [PC, #264]
0x11C6	0x18C2    ADDS	R2, R0, R3
0x11C8	0x4838    LDR	R0, [PC, #224]
0x11CA	0x7801    LDRB	R1, [R0, #0]
0x11CC	0x200C    MOVS	R0, #12
0x11CE	0x4341    MULS	R1, R0, R1
0x11D0	0x484C    LDR	R0, [PC, #304]
0x11D2	0x1841    ADDS	R1, R0, R1
0x11D4	0x1F18    SUBS	R0, R3, #4
0x11D6	0xB200    SXTH	R0, R0
0x11D8	0x1808    ADDS	R0, R1, R0
0x11DA	0x7800    LDRB	R0, [R0, #0]
0x11DC	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 685 :: 		for(i=4;i<16;i++)
0x11DE	0x1C5B    ADDS	R3, R3, #1
0x11E0	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 686 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data[i] =RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850[rate][i-4];
; i end address is: 12 (R3)
0x11E2	0xE7ED    B	L_SI4463_init44
L_SI4463_init45:
;RF4463PRO.c, 687 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x11E4	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init47:
; i start address is: 12 (R3)
0x11E6	0x2B10    CMP	R3, #16
0x11E8	0xD20F    BCS	L_SI4463_init48
;RF4463PRO.c, 688 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[i] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850[rate][i-4];
0x11EA	0x483B    LDR	R0, [PC, #236]
0x11EC	0x18C2    ADDS	R2, R0, R3
0x11EE	0x482F    LDR	R0, [PC, #188]
0x11F0	0x7801    LDRB	R1, [R0, #0]
0x11F2	0x200C    MOVS	R0, #12
0x11F4	0x4341    MULS	R1, R0, R1
0x11F6	0x4844    LDR	R0, [PC, #272]
0x11F8	0x1841    ADDS	R1, R0, R1
0x11FA	0x1F18    SUBS	R0, R3, #4
0x11FC	0xB200    SXTH	R0, R0
0x11FE	0x1808    ADDS	R0, R1, R0
0x1200	0x7800    LDRB	R0, [R0, #0]
0x1202	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 687 :: 		for(i=4;i<16;i++)
0x1204	0x1C5B    ADDS	R3, R3, #1
0x1206	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 688 :: 		RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data[i] = RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850[rate][i-4];
; i end address is: 12 (R3)
0x1208	0xE7ED    B	L_SI4463_init47
L_SI4463_init48:
;RF4463PRO.c, 689 :: 		for(i=4;i<16;i++)
; i start address is: 12 (R3)
0x120A	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init50:
; i start address is: 12 (R3)
0x120C	0x2B10    CMP	R3, #16
0x120E	0xD20F    BCS	L_SI4463_init51
;RF4463PRO.c, 690 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[i] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850[rate][i-4];
0x1210	0x4833    LDR	R0, [PC, #204]
0x1212	0x18C2    ADDS	R2, R0, R3
0x1214	0x4825    LDR	R0, [PC, #148]
0x1216	0x7801    LDRB	R1, [R0, #0]
0x1218	0x200C    MOVS	R0, #12
0x121A	0x4341    MULS	R1, R0, R1
0x121C	0x483B    LDR	R0, [PC, #236]
0x121E	0x1841    ADDS	R1, R0, R1
0x1220	0x1F18    SUBS	R0, R3, #4
0x1222	0xB200    SXTH	R0, R0
0x1224	0x1808    ADDS	R0, R1, R0
0x1226	0x7800    LDRB	R0, [R0, #0]
0x1228	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 689 :: 		for(i=4;i<16;i++)
0x122A	0x1C5B    ADDS	R3, R3, #1
0x122C	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 690 :: 		RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data[i] = RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850[rate][i-4];
; i end address is: 12 (R3)
0x122E	0xE7ED    B	L_SI4463_init50
L_SI4463_init51:
;RF4463PRO.c, 691 :: 		for(i=4;i<13;i++)
; i start address is: 12 (R3)
0x1230	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init53:
; i start address is: 12 (R3)
0x1232	0x2B0D    CMP	R3, #13
0x1234	0xD20F    BCS	L_SI4463_init54
;RF4463PRO.c, 692 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[i] = RF_MODEM_AGC_WINDOW_SIZE_9_850[rate][i-4];
0x1236	0x482C    LDR	R0, [PC, #176]
0x1238	0x18C2    ADDS	R2, R0, R3
0x123A	0x481C    LDR	R0, [PC, #112]
0x123C	0x7801    LDRB	R1, [R0, #0]
0x123E	0x2009    MOVS	R0, #9
0x1240	0x4341    MULS	R1, R0, R1
0x1242	0x4833    LDR	R0, [PC, #204]
0x1244	0x1841    ADDS	R1, R0, R1
0x1246	0x1F18    SUBS	R0, R3, #4
0x1248	0xB200    SXTH	R0, R0
0x124A	0x1808    ADDS	R0, R1, R0
0x124C	0x7800    LDRB	R0, [R0, #0]
0x124E	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 691 :: 		for(i=4;i<13;i++)
0x1250	0x1C5B    ADDS	R3, R3, #1
0x1252	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 692 :: 		RF_MODEM_AGC_WINDOW_SIZE_9_data[i] = RF_MODEM_AGC_WINDOW_SIZE_9_850[rate][i-4];
; i end address is: 12 (R3)
0x1254	0xE7ED    B	L_SI4463_init53
L_SI4463_init54:
;RF4463PRO.c, 693 :: 		for(i=4;i<13;i++)
; i start address is: 12 (R3)
0x1256	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init56:
; i start address is: 12 (R3)
0x1258	0x2B0D    CMP	R3, #13
0x125A	0xD20F    BCS	L_SI4463_init57
;RF4463PRO.c, 694 :: 		RF_MODEM_BCR_OSR_1_9_data[i] = RF_MODEM_BCR_OSR_1_9_850[rate][i-4];
0x125C	0x4824    LDR	R0, [PC, #144]
0x125E	0x18C2    ADDS	R2, R0, R3
0x1260	0x4812    LDR	R0, [PC, #72]
0x1262	0x7801    LDRB	R1, [R0, #0]
0x1264	0x2009    MOVS	R0, #9
0x1266	0x4341    MULS	R1, R0, R1
0x1268	0x482A    LDR	R0, [PC, #168]
0x126A	0x1841    ADDS	R1, R0, R1
0x126C	0x1F18    SUBS	R0, R3, #4
0x126E	0xB200    SXTH	R0, R0
0x1270	0x1808    ADDS	R0, R1, R0
0x1272	0x7800    LDRB	R0, [R0, #0]
0x1274	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 693 :: 		for(i=4;i<13;i++)
0x1276	0x1C5B    ADDS	R3, R3, #1
0x1278	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 694 :: 		RF_MODEM_BCR_OSR_1_9_data[i] = RF_MODEM_BCR_OSR_1_9_850[rate][i-4];
; i end address is: 12 (R3)
0x127A	0xE7ED    B	L_SI4463_init56
L_SI4463_init57:
;RF4463PRO.c, 695 :: 		}
L_SI4463_init34:
;RF4463PRO.c, 696 :: 		for(i=4;i<11;i++)
; i start address is: 12 (R3)
0x127C	0x2304    MOVS	R3, #4
; i end address is: 12 (R3)
L_SI4463_init59:
; i start address is: 12 (R3)
0x127E	0x2B0B    CMP	R3, #11
0x1280	0xD20F    BCS	L_SI4463_init60
;RF4463PRO.c, 697 :: 		RF_SYNTH_PFDCP_CPFF_7_data[i] = RF_SYNTH_PFDCP_CPFF_7[rate][i-4];
0x1282	0x4825    LDR	R0, [PC, #148]
0x1284	0x18C2    ADDS	R2, R0, R3
0x1286	0x4809    LDR	R0, [PC, #36]
0x1288	0x7801    LDRB	R1, [R0, #0]
0x128A	0x2007    MOVS	R0, #7
0x128C	0x4341    MULS	R1, R0, R1
0x128E	0x4823    LDR	R0, [PC, #140]
0x1290	0x1841    ADDS	R1, R0, R1
0x1292	0x1F18    SUBS	R0, R3, #4
0x1294	0xB200    SXTH	R0, R0
0x1296	0x1808    ADDS	R0, R1, R0
0x1298	0x7800    LDRB	R0, [R0, #0]
0x129A	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 696 :: 		for(i=4;i<11;i++)
0x129C	0x1C5B    ADDS	R3, R3, #1
0x129E	0xB2DB    UXTB	R3, R3
;RF4463PRO.c, 697 :: 		RF_SYNTH_PFDCP_CPFF_7_data[i] = RF_SYNTH_PFDCP_CPFF_7[rate][i-4];
; i end address is: 12 (R3)
0x12A0	0xE7ED    B	L_SI4463_init59
L_SI4463_init60:
;RF4463PRO.c, 699 :: 		GPIO_SET(mode);
0x12A2	0x481F    LDR	R0, [PC, #124]
0x12A4	0xF000B83E  B	#124
0x12A8	0x00002000  	_RF_MODEM_MOD_TYPE_12_data+0
0x12AC	0x008D2000  	_rate+0
0x12B0	0x1F710000  	_RF_MODEM_MOD_TYPE_12+0
0x12B4	0x008E2000  	_freq3+0
0x12B8	0x00102000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x12BC	0x24280000  	_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x12C0	0x001C2000  	_RF_MODEM_AFC_GEAR_7_data+0
0x12C4	0x24CD0000  	_RF_MODEM_AFC_GEAR_7_433+0
0x12C8	0x00292000  	_RF_MODEM_OOK_CNT1_11_data+0
0x12CC	0x20F20000  	_RF_MODEM_OOK_CNT1_11_433+0
0x12D0	0x00382000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x12D4	0x1FF50000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433+0
0x12D8	0x00482000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x12DC	0x1EED0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433+0
0x12E0	0x00582000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x12E4	0x1D610000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433+0
0x12E8	0x00682000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x12EC	0x236D0000  	_RF_MODEM_AGC_WINDOW_SIZE_9_433+0
0x12F0	0x00752000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x12F4	0x230A0000  	_RF_MODEM_BCR_OSR_1_9_433+0
0x12F8	0x23D00000  	_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x12FC	0x24800000  	_RF_MODEM_AFC_GEAR_7_850+0
0x1300	0x20790000  	_RF_MODEM_OOK_CNT1_11_850+0
0x1304	0x1CDD0000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850+0
0x1308	0x1E690000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850+0
0x130C	0x1DE50000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850+0
0x1310	0x22440000  	_RF_MODEM_AGC_WINDOW_SIZE_9_850+0
0x1314	0x22A70000  	_RF_MODEM_BCR_OSR_1_9_850+0
0x1318	0x00822000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
0x131C	0x251A0000  	_RF_SYNTH_PFDCP_CPFF_7+0
0x1320	0x008F2000  	_mode+0
0x1324	0x7800    LDRB	R0, [R0, #0]
0x1326	0xF7FFFAC9  BL	_GPIO_SET+0
;RF4463PRO.c, 702 :: 		app_command_buf[0]  = 0x11;
0x132A	0xAA01    ADD	R2, SP, #4
0x132C	0x2011    MOVS	R0, #17
0x132E	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 703 :: 		app_command_buf[1]  = 0x00;    // 0x0000
0x1330	0x1C51    ADDS	R1, R2, #1
0x1332	0x2000    MOVS	R0, #0
0x1334	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 704 :: 		app_command_buf[2]  = 0x01;    //  1
0x1336	0x1C91    ADDS	R1, R2, #2
0x1338	0x2001    MOVS	R0, #1
0x133A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 705 :: 		app_command_buf[3]  = 0x00;   // 0x0000
0x133C	0x1CD1    ADDS	R1, R2, #3
0x133E	0x2000    MOVS	R0, #0
0x1340	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 706 :: 		app_command_buf[4]  = 98;  // freq  adjustment
0x1342	0x1D11    ADDS	R1, R2, #4
0x1344	0x2062    MOVS	R0, #98
0x1346	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 707 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x1348	0x4611    MOV	R1, R2
0x134A	0x2005    MOVS	R0, #5
0x134C	0xF7FFFB52  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 708 :: 		vBufferSetToZero( app_command_buf, 20 );
0x1350	0xA801    ADD	R0, SP, #4
0x1352	0x2114    MOVS	R1, #20
0x1354	0xF7FFFB3C  BL	_vBufferSetToZero+0
;RF4463PRO.c, 710 :: 		UART1_Write_Text("Paret Info : ");
0x1358	0xF10D0B18  ADD	R11, SP, #24
0x135C	0xF10B0A0E  ADD	R10, R11, #14
0x1360	0xF8DFC39C  LDR	R12, [PC, #924]
0x1364	0xF7FFFDE2  BL	___CC2DW+0
0x1368	0xA806    ADD	R0, SP, #24
0x136A	0xF7FFFB23  BL	_UART1_Write_Text+0
;RF4463PRO.c, 711 :: 		ucRf4463GetCommand( 8, 0x01, app_command_buf );
0x136E	0xA801    ADD	R0, SP, #4
0x1370	0x4602    MOV	R2, R0
0x1372	0x2101    MOVS	R1, #1
0x1374	0x2008    MOVS	R0, #8
0x1376	0xF7FFFAE7  BL	_ucRf4463GetCommand+0
;RF4463PRO.c, 712 :: 		UART1_Write_Text("\n\r");
0x137A	0x200A    MOVS	R0, #10
0x137C	0xF88D0026  STRB	R0, [SP, #38]
0x1380	0x200D    MOVS	R0, #13
0x1382	0xF88D0027  STRB	R0, [SP, #39]
0x1386	0x2000    MOVS	R0, #0
0x1388	0xF88D0028  STRB	R0, [SP, #40]
0x138C	0xF10D0026  ADD	R0, SP, #38
0x1390	0xF7FFFB10  BL	_UART1_Write_Text+0
;RF4463PRO.c, 715 :: 		app_command_buf[0]  = 0x11;
0x1394	0xAA01    ADD	R2, SP, #4
0x1396	0x2011    MOVS	R0, #17
0x1398	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 716 :: 		app_command_buf[1]  = 0x00;    // 0x0003
0x139A	0x1C51    ADDS	R1, R2, #1
0x139C	0x2000    MOVS	R0, #0
0x139E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 717 :: 		app_command_buf[2]  = 0x01;    //  1
0x13A0	0x1C91    ADDS	R1, R2, #2
0x13A2	0x2001    MOVS	R0, #1
0x13A4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 718 :: 		app_command_buf[3]  = 0x03;   // 0x0003
0x13A6	0x1CD1    ADDS	R1, R2, #3
0x13A8	0x2003    MOVS	R0, #3
0x13AA	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 719 :: 		app_command_buf[4]  = 0x40;  // tx = rx = 64 byte,  PHhigh performance mode  ?????????????????????
0x13AC	0x1D11    ADDS	R1, R2, #4
0x13AE	0x2040    MOVS	R0, #64
0x13B0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 720 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x13B2	0x4611    MOV	R1, R2
0x13B4	0x2005    MOVS	R0, #5
0x13B6	0xF7FFFB1D  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 721 :: 		vBufferSetToZero( app_command_buf, 20 );
0x13BA	0xA801    ADD	R0, SP, #4
0x13BC	0x2114    MOVS	R1, #20
0x13BE	0xF7FFFB07  BL	_vBufferSetToZero+0
;RF4463PRO.c, 724 :: 		vRf4463SPIWriteBuffer(0x08, RF_FRR_CTL_A_MODE_4_data);    // disable all fast response register
0x13C2	0x49D0    LDR	R1, [PC, #832]
0x13C4	0x2008    MOVS	R0, #8
0x13C6	0xF7FFFB15  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 727 :: 		app_command_buf[0]  = 0x11;
0x13CA	0xAA01    ADD	R2, SP, #4
0x13CC	0x2011    MOVS	R0, #17
0x13CE	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 728 :: 		app_command_buf[1]  = 0x10;    // 0x1000
0x13D0	0x1C51    ADDS	R1, R2, #1
0x13D2	0x2010    MOVS	R0, #16
0x13D4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 729 :: 		app_command_buf[2]  = 0x09;    //  9
0x13D6	0x1C91    ADDS	R1, R2, #2
0x13D8	0x2009    MOVS	R0, #9
0x13DA	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 730 :: 		app_command_buf[3]  = 0x00;   // 0x1000
0x13DC	0x1CD1    ADDS	R1, R2, #3
0x13DE	0x2000    MOVS	R0, #0
0x13E0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 732 :: 		if(mode == tx_test_mode)
0x13E2	0x48C9    LDR	R0, [PC, #804]
0x13E4	0x7800    LDRB	R0, [R0, #0]
0x13E6	0x2802    CMP	R0, #2
0x13E8	0xD104    BNE	L_SI4463_init62
;RF4463PRO.c, 734 :: 		app_command_buf[4]  = 0xff;   //  255Preamble
0x13EA	0xA801    ADD	R0, SP, #4
0x13EC	0x1D01    ADDS	R1, R0, #4
0x13EE	0x20FF    MOVS	R0, #255
0x13F0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 735 :: 		}
0x13F2	0xE003    B	L_SI4463_init63
L_SI4463_init62:
;RF4463PRO.c, 738 :: 		app_command_buf[4]  = 0x08;   //  8Preamble
0x13F4	0xA801    ADD	R0, SP, #4
0x13F6	0x1D01    ADDS	R1, R0, #4
0x13F8	0x2008    MOVS	R0, #8
0x13FA	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 739 :: 		}
L_SI4463_init63:
;RF4463PRO.c, 742 :: 		app_command_buf[5]   = 0x14;   //20 bit 
0x13FC	0xAA01    ADD	R2, SP, #4
0x13FE	0x1D51    ADDS	R1, R2, #5
0x1400	0x2014    MOVS	R0, #20
0x1402	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 743 :: 		app_command_buf[6]   = 0x00;   // preamble 
0x1404	0x1D91    ADDS	R1, R2, #6
0x1406	0x2000    MOVS	R0, #0
0x1408	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 744 :: 		app_command_buf[7]   = 0x0f;   // Timeout   ????????????????????????????????????????????????????????????
0x140A	0x1DD1    ADDS	R1, R2, #7
0x140C	0x200F    MOVS	R0, #15
0x140E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 745 :: 		app_command_buf[8]   = 0x31;  //  byte  1st = 1manchest   1010.
0x1410	0xF2020108  ADDW	R1, R2, #8
0x1414	0x2031    MOVS	R0, #49
0x1416	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 746 :: 		app_command_buf[9]   = 0x0;     //  Preamble Patten 4th byte
0x1418	0xF2020109  ADDW	R1, R2, #9
0x141C	0x2000    MOVS	R0, #0
0x141E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 747 :: 		app_command_buf[10]  = 0x00;   //  Preamble Patten 3rd byte
0x1420	0xF202010A  ADDW	R1, R2, #10
0x1424	0x2000    MOVS	R0, #0
0x1426	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 748 :: 		app_command_buf[11]  = 0x00;  //  Preamble Patten 2nd byte
0x1428	0xF202010B  ADDW	R1, R2, #11
0x142C	0x2000    MOVS	R0, #0
0x142E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 749 :: 		app_command_buf[12]  = 0x00;  //  Preamble Patten 1st byte
0x1430	0xF202010C  ADDW	R1, R2, #12
0x1434	0x2000    MOVS	R0, #0
0x1436	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 750 :: 		vRf4463SPIWriteBuffer(13, app_command_buf);  //
0x1438	0x4611    MOV	R1, R2
0x143A	0x200D    MOVS	R0, #13
0x143C	0xF7FFFADA  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 751 :: 		vBufferSetToZero( app_command_buf, 20 );
0x1440	0xA801    ADD	R0, SP, #4
0x1442	0x2114    MOVS	R1, #20
0x1444	0xF7FFFAC4  BL	_vBufferSetToZero+0
;RF4463PRO.c, 754 :: 		app_command_buf[0]  = 0x11;
0x1448	0xAA01    ADD	R2, SP, #4
0x144A	0x2011    MOVS	R0, #17
0x144C	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 755 :: 		app_command_buf[1]  = 0x11;    // command = 0x1100
0x144E	0x1C51    ADDS	R1, R2, #1
0x1450	0x2011    MOVS	R0, #17
0x1452	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 756 :: 		app_command_buf[2]  = 0x05;    //  5
0x1454	0x1C91    ADDS	R1, R2, #2
0x1456	0x2005    MOVS	R0, #5
0x1458	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 757 :: 		app_command_buf[3]  = 0x00;   // command = 0x1100
0x145A	0x1CD1    ADDS	R1, R2, #3
0x145C	0x2000    MOVS	R0, #0
0x145E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 758 :: 		app_command_buf[4]  = 0x01;   //   length field  4FSK manchest  2
0x1460	0x1D11    ADDS	R1, R2, #4
0x1462	0x2001    MOVS	R0, #1
0x1464	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 760 :: 		if(mode == tx_test_mode)
0x1466	0x48A8    LDR	R0, [PC, #672]
0x1468	0x7800    LDRB	R0, [R0, #0]
0x146A	0x2802    CMP	R0, #2
0x146C	0xD107    BNE	L_SI4463_init64
;RF4463PRO.c, 762 :: 		app_command_buf[5]  = 0x55;   // 3
0x146E	0xAA01    ADD	R2, SP, #4
0x1470	0x1D51    ADDS	R1, R2, #5
0x1472	0x2055    MOVS	R0, #85
0x1474	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 763 :: 		app_command_buf[6]  = 0x55;   // 2
0x1476	0x1D91    ADDS	R1, R2, #6
0x1478	0x2055    MOVS	R0, #85
0x147A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 764 :: 		}
0x147C	0xE006    B	L_SI4463_init65
L_SI4463_init64:
;RF4463PRO.c, 767 :: 		app_command_buf[5]  = 0x2d;   // 3
0x147E	0xAA01    ADD	R2, SP, #4
0x1480	0x1D51    ADDS	R1, R2, #5
0x1482	0x202D    MOVS	R0, #45
0x1484	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 768 :: 		app_command_buf[6]  = 0xd4;   // 2
0x1486	0x1D91    ADDS	R1, R2, #6
0x1488	0x20D4    MOVS	R0, #212
0x148A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 769 :: 		}
L_SI4463_init65:
;RF4463PRO.c, 771 :: 		app_command_buf[7]  = 0x00;   // 1
0x148C	0xAA01    ADD	R2, SP, #4
0x148E	0x1DD1    ADDS	R1, R2, #7
0x1490	0x2000    MOVS	R0, #0
0x1492	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 772 :: 		app_command_buf[8]  = 0x00;  //  0
0x1494	0xF2020108  ADDW	R1, R2, #8
0x1498	0x2000    MOVS	R0, #0
0x149A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 773 :: 		vRf4463SPIWriteBuffer(9, app_command_buf);  //
0x149C	0x4611    MOV	R1, R2
0x149E	0x2009    MOVS	R0, #9
0x14A0	0xF7FFFAA8  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 774 :: 		vBufferSetToZero( app_command_buf, 20 );
0x14A4	0xA801    ADD	R0, SP, #4
0x14A6	0x2114    MOVS	R1, #20
0x14A8	0xF7FFFA92  BL	_vBufferSetToZero+0
;RF4463PRO.c, 777 :: 		app_command_buf[0]  = 0x11;
0x14AC	0xAA01    ADD	R2, SP, #4
0x14AE	0x2011    MOVS	R0, #17
0x14B0	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 778 :: 		app_command_buf[1]  = 0x12;    // command = 0x1200
0x14B2	0x1C51    ADDS	R1, R2, #1
0x14B4	0x2012    MOVS	R0, #18
0x14B6	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 779 :: 		app_command_buf[2]  = 0x01;    //  1
0x14B8	0x1C91    ADDS	R1, R2, #2
0x14BA	0x2001    MOVS	R0, #1
0x14BC	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 780 :: 		app_command_buf[3]  = 0x00;   // command = 0x1200
0x14BE	0x1CD1    ADDS	R1, R2, #3
0x14C0	0x2000    MOVS	R0, #0
0x14C2	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 781 :: 		app_command_buf[4]  = 0x81; //   1cRC CRC = itu-c, enable crc
0x14C4	0x1D11    ADDS	R1, R2, #4
0x14C6	0x2081    MOVS	R0, #129
0x14C8	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 782 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x14CA	0x4611    MOV	R1, R2
0x14CC	0x2005    MOVS	R0, #5
0x14CE	0xF7FFFA91  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 783 :: 		vBufferSetToZero( app_command_buf, 20 );
0x14D2	0xA801    ADD	R0, SP, #4
0x14D4	0x2114    MOVS	R1, #20
0x14D6	0xF7FFFA7B  BL	_vBufferSetToZero+0
;RF4463PRO.c, 786 :: 		app_command_buf[0]  = 0x11;
0x14DA	0xAA01    ADD	R2, SP, #4
0x14DC	0x2011    MOVS	R0, #17
0x14DE	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 787 :: 		app_command_buf[1]  = 0x12;    // command = 0x1206
0x14E0	0x1C51    ADDS	R1, R2, #1
0x14E2	0x2012    MOVS	R0, #18
0x14E4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 788 :: 		app_command_buf[2]  = 0x01;    //  1
0x14E6	0x1C91    ADDS	R1, R2, #2
0x14E8	0x2001    MOVS	R0, #1
0x14EA	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 789 :: 		app_command_buf[3]  = 0x06;   // command = 0x1206
0x14EC	0x1CD1    ADDS	R1, R2, #3
0x14EE	0x2006    MOVS	R0, #6
0x14F0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 790 :: 		app_command_buf[4]  = 0x02;   //  tx = rx = 120d--1220 (tx packetph enable, not 4fsk, RX off,CRC  CRC MSB data MSB
0x14F2	0x1D11    ADDS	R1, R2, #4
0x14F4	0x2002    MOVS	R0, #2
0x14F6	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 791 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x14F8	0x4611    MOV	R1, R2
0x14FA	0x2005    MOVS	R0, #5
0x14FC	0xF7FFFA7A  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 792 :: 		vBufferSetToZero( app_command_buf, 20 );
0x1500	0xA801    ADD	R0, SP, #4
0x1502	0x2114    MOVS	R1, #20
0x1504	0xF7FFFA64  BL	_vBufferSetToZero+0
;RF4463PRO.c, 795 :: 		app_command_buf[0]  = 0x11;
0x1508	0xAA01    ADD	R2, SP, #4
0x150A	0x2011    MOVS	R0, #17
0x150C	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 796 :: 		app_command_buf[1]  = 0x12;    // command = 0x1208
0x150E	0x1C51    ADDS	R1, R2, #1
0x1510	0x2012    MOVS	R0, #18
0x1512	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 797 :: 		app_command_buf[2]  = 0x03;    //  3
0x1514	0x1C91    ADDS	R1, R2, #2
0x1516	0x2003    MOVS	R0, #3
0x1518	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 798 :: 		app_command_buf[3]  = 0x08;   // command = 0x1208
0x151A	0x1CD1    ADDS	R1, R2, #3
0x151C	0x2008    MOVS	R0, #8
0x151E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 799 :: 		app_command_buf[4]  = 0x00;   //  Length Field = LSB,  length 1length  FiFo
0x1520	0x1D11    ADDS	R1, R2, #4
0x1522	0x2000    MOVS	R0, #0
0x1524	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 800 :: 		app_command_buf[5]  = 0x00;   // Field  length Filed
0x1526	0x1D51    ADDS	R1, R2, #5
0x1528	0x2000    MOVS	R0, #0
0x152A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 801 :: 		app_command_buf[6]  = 0x00;   //  length
0x152C	0x1D91    ADDS	R1, R2, #6
0x152E	0x2000    MOVS	R0, #0
0x1530	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 802 :: 		vRf4463SPIWriteBuffer(7, app_command_buf);
0x1532	0x4611    MOV	R1, R2
0x1534	0x2007    MOVS	R0, #7
0x1536	0xF7FFFA5D  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 803 :: 		vBufferSetToZero( app_command_buf, 20 );
0x153A	0xA801    ADD	R0, SP, #4
0x153C	0x2114    MOVS	R1, #20
0x153E	0xF7FFFA47  BL	_vBufferSetToZero+0
;RF4463PRO.c, 806 :: 		app_command_buf[0]   = 0x11;
0x1542	0xAA01    ADD	R2, SP, #4
0x1544	0x2011    MOVS	R0, #17
0x1546	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 807 :: 		app_command_buf[1]   = 0x12;    // 0x120d
0x1548	0x1C51    ADDS	R1, R2, #1
0x154A	0x2012    MOVS	R0, #18
0x154C	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 808 :: 		app_command_buf[2]   = 0x0c;    //  12
0x154E	0x1C91    ADDS	R1, R2, #2
0x1550	0x200C    MOVS	R0, #12
0x1552	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 809 :: 		app_command_buf[3]   = 0x0d;   // 0x120d
0x1554	0x1CD1    ADDS	R1, R2, #3
0x1556	0x200D    MOVS	R0, #13
0x1558	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 810 :: 		app_command_buf[4]   = 0x00;   //  Field 1  4
0x155A	0x1D11    ADDS	R1, R2, #4
0x155C	0x2000    MOVS	R0, #0
0x155E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 811 :: 		app_command_buf[5]   = payload_length;   //  field 1   8), 14
0x1560	0x1D51    ADDS	R1, R2, #5
0x1562	0x200E    MOVS	R0, #14
0x1564	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 812 :: 		app_command_buf[6]   = 0x04;   // field 1  4FSKmanchest, whiting, PN9,
0x1566	0x1D91    ADDS	R1, R2, #6
0x1568	0x2004    MOVS	R0, #4
0x156A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 813 :: 		app_command_buf[7]   = 0xaa;   // field 1 crc enble, check enbale, CRCcRCSeed CRC_seed
0x156C	0x1DD1    ADDS	R1, R2, #7
0x156E	0x20AA    MOVS	R0, #170
0x1570	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 814 :: 		app_command_buf[8]   = 0x00;  //  field2 4
0x1572	0xF2020108  ADDW	R1, R2, #8
0x1576	0x2000    MOVS	R0, #0
0x1578	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 815 :: 		app_command_buf[9]   = 0x00;    //  field 2   8)  = 0 field 
0x157A	0xF2020109  ADDW	R1, R2, #9
0x157E	0x2000    MOVS	R0, #0
0x1580	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 816 :: 		app_command_buf[10]  = 0x00;   // field 2  4FSKmanchest, whiting, PN9
0x1582	0xF202010A  ADDW	R1, R2, #10
0x1586	0x2000    MOVS	R0, #0
0x1588	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 817 :: 		app_command_buf[11]  = 0x00;  //  field 2 CRC
0x158A	0xF202010B  ADDW	R1, R2, #11
0x158E	0x2000    MOVS	R0, #0
0x1590	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 818 :: 		app_command_buf[12]  = 0x00;  //  field 3   8)  = 0 field 
0x1592	0xF202010C  ADDW	R1, R2, #12
0x1596	0x2000    MOVS	R0, #0
0x1598	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 819 :: 		app_command_buf[13]  = 0x00;    //  field 3   8)  = 0 field 
0x159A	0xF202010D  ADDW	R1, R2, #13
0x159E	0x2000    MOVS	R0, #0
0x15A0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 820 :: 		app_command_buf[14]  = 0x00;   //  field 3  4FSKmanchest, whiting, PN9
0x15A2	0xF202010E  ADDW	R1, R2, #14
0x15A6	0x2000    MOVS	R0, #0
0x15A8	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 821 :: 		app_command_buf[15]  = 0x00;  //  field 3 CRC
0x15AA	0xF202010F  ADDW	R1, R2, #15
0x15AE	0x2000    MOVS	R0, #0
0x15B0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 822 :: 		vRf4463SPIWriteBuffer(16, app_command_buf);  //
0x15B2	0x4611    MOV	R1, R2
0x15B4	0x2010    MOVS	R0, #16
0x15B6	0xF7FFFA1D  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 823 :: 		vBufferSetToZero( app_command_buf, 20 );
0x15BA	0xA801    ADD	R0, SP, #4
0x15BC	0x2114    MOVS	R1, #20
0x15BE	0xF7FFFA07  BL	_vBufferSetToZero+0
;RF4463PRO.c, 826 :: 		app_command_buf[0]   = 0x11;
0x15C2	0xAA01    ADD	R2, SP, #4
0x15C4	0x2011    MOVS	R0, #17
0x15C6	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 827 :: 		app_command_buf[1]   = 0x12;    // 0x1219
0x15C8	0x1C51    ADDS	R1, R2, #1
0x15CA	0x2012    MOVS	R0, #18
0x15CC	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 828 :: 		app_command_buf[2]   = 0x08;    //  8
0x15CE	0x1C91    ADDS	R1, R2, #2
0x15D0	0x2008    MOVS	R0, #8
0x15D2	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 829 :: 		app_command_buf[3]   = 0x19;   // 0x1219
0x15D4	0x1CD1    ADDS	R1, R2, #3
0x15D6	0x2019    MOVS	R0, #25
0x15D8	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 830 :: 		app_command_buf[4]   = 0x00;   //  field4 4
0x15DA	0x1D11    ADDS	R1, R2, #4
0x15DC	0x2000    MOVS	R0, #0
0x15DE	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 831 :: 		app_command_buf[5]   = 0x00;   //  field 4   8)  = 0 field 
0x15E0	0x1D51    ADDS	R1, R2, #5
0x15E2	0x2000    MOVS	R0, #0
0x15E4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 832 :: 		app_command_buf[6]   = 0x00;   //   field 4  4FSKmanchest, whiting, PN9
0x15E6	0x1D91    ADDS	R1, R2, #6
0x15E8	0x2000    MOVS	R0, #0
0x15EA	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 833 :: 		app_command_buf[7]   = 0x00;   // field 4 CRC
0x15EC	0x1DD1    ADDS	R1, R2, #7
0x15EE	0x2000    MOVS	R0, #0
0x15F0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 834 :: 		app_command_buf[8]   = 0x00;  //  field5 4
0x15F2	0xF2020108  ADDW	R1, R2, #8
0x15F6	0x2000    MOVS	R0, #0
0x15F8	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 835 :: 		app_command_buf[9]   = 0x00;    //   field 5   8)  = 0 field 
0x15FA	0xF2020109  ADDW	R1, R2, #9
0x15FE	0x2000    MOVS	R0, #0
0x1600	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 836 :: 		app_command_buf[10]  = 0x00;   //  field 5  4FSKmanchest, whiting, PN9
0x1602	0xF202010A  ADDW	R1, R2, #10
0x1606	0x2000    MOVS	R0, #0
0x1608	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 837 :: 		app_command_buf[11]  = 0x00;   // field 5 CRC
0x160A	0xF202010B  ADDW	R1, R2, #11
0x160E	0x2000    MOVS	R0, #0
0x1610	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 838 :: 		vRf4463SPIWriteBuffer(12, app_command_buf);  //
0x1612	0x4611    MOV	R1, R2
0x1614	0x200C    MOVS	R0, #12
0x1616	0xF7FFF9ED  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 839 :: 		vBufferSetToZero( app_command_buf, 20 );
0x161A	0xA801    ADD	R0, SP, #4
0x161C	0x2114    MOVS	R1, #20
0x161E	0xF7FFF9D7  BL	_vBufferSetToZero+0
;RF4463PRO.c, 842 :: 		vRf4463SPIWriteBuffer(0x10, RF_MODEM_MOD_TYPE_12_data);   // //  2FSK ,  module source = PH fifo, disable manchest, tx, rx  deviation 
0x1622	0x493A    LDR	R1, [PC, #232]
0x1624	0x2010    MOVS	R0, #16
0x1626	0xF7FFF9E5  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 845 :: 		app_command_buf[0] = 0x11;
0x162A	0xAA01    ADD	R2, SP, #4
0x162C	0x2011    MOVS	R0, #17
0x162E	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 846 :: 		app_command_buf[1]  = 0x20;    // 0x200c
0x1630	0x1C51    ADDS	R1, R2, #1
0x1632	0x2020    MOVS	R0, #32
0x1634	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 847 :: 		app_command_buf[2]  = 0x01;    //  1
0x1636	0x1C91    ADDS	R1, R2, #2
0x1638	0x2001    MOVS	R0, #1
0x163A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 848 :: 		app_command_buf[3]  = 0x0c;   // 0x200c
0x163C	0x1CD1    ADDS	R1, R2, #3
0x163E	0x200C    MOVS	R0, #12
0x1640	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 850 :: 		if(freq3<8)
0x1642	0x4833    LDR	R0, [PC, #204]
0x1644	0x7800    LDRB	R0, [R0, #0]
0x1646	0x2808    CMP	R0, #8
0x1648	0xD216    BCS	L_SI4463_init66
;RF4463PRO.c, 852 :: 		if(rate>=dr_256k)
0x164A	0x4832    LDR	R0, [PC, #200]
0x164C	0x7800    LDRB	R0, [R0, #0]
0x164E	0x2808    CMP	R0, #8
0x1650	0xD304    BCC	L_SI4463_init67
;RF4463PRO.c, 853 :: 		app_command_buf[4]  = 0x4f;
0x1652	0xA801    ADD	R0, SP, #4
0x1654	0x1D01    ADDS	R1, R0, #4
0x1656	0x204F    MOVS	R0, #79
0x1658	0x7008    STRB	R0, [R1, #0]
0x165A	0xE00C    B	L_SI4463_init68
L_SI4463_init67:
;RF4463PRO.c, 854 :: 		else if(rate>=dr_19p2)
0x165C	0x482D    LDR	R0, [PC, #180]
0x165E	0x7800    LDRB	R0, [R0, #0]
0x1660	0x2804    CMP	R0, #4
0x1662	0xD304    BCC	L_SI4463_init69
;RF4463PRO.c, 855 :: 		app_command_buf[4]  = 0x5e;
0x1664	0xA801    ADD	R0, SP, #4
0x1666	0x1D01    ADDS	R1, R0, #4
0x1668	0x205E    MOVS	R0, #94
0x166A	0x7008    STRB	R0, [R1, #0]
0x166C	0xE003    B	L_SI4463_init70
L_SI4463_init69:
;RF4463PRO.c, 857 :: 		app_command_buf[4]  = 0xd2;
0x166E	0xA801    ADD	R0, SP, #4
0x1670	0x1D01    ADDS	R1, R0, #4
0x1672	0x20D2    MOVS	R0, #210
0x1674	0x7008    STRB	R0, [R1, #0]
L_SI4463_init70:
L_SI4463_init68:
;RF4463PRO.c, 858 :: 		}
0x1676	0xE015    B	L_SI4463_init71
L_SI4463_init66:
;RF4463PRO.c, 861 :: 		if(rate>=dr_115p2)
0x1678	0x4826    LDR	R0, [PC, #152]
0x167A	0x7800    LDRB	R0, [R0, #0]
0x167C	0x2807    CMP	R0, #7
0x167E	0xD304    BCC	L_SI4463_init72
;RF4463PRO.c, 862 :: 		app_command_buf[4]  = 0x69;     // 15k
0x1680	0xA801    ADD	R0, SP, #4
0x1682	0x1D01    ADDS	R1, R0, #4
0x1684	0x2069    MOVS	R0, #105
0x1686	0x7008    STRB	R0, [R1, #0]
0x1688	0xE00C    B	L_SI4463_init73
L_SI4463_init72:
;RF4463PRO.c, 863 :: 		else if(rate>=dr_19p2)
0x168A	0x4822    LDR	R0, [PC, #136]
0x168C	0x7800    LDRB	R0, [R0, #0]
0x168E	0x2804    CMP	R0, #4
0x1690	0xD304    BCC	L_SI4463_init74
;RF4463PRO.c, 864 :: 		app_command_buf[4]  = 0x5e;     // 10k
0x1692	0xA801    ADD	R0, SP, #4
0x1694	0x1D01    ADDS	R1, R0, #4
0x1696	0x205E    MOVS	R0, #94
0x1698	0x7008    STRB	R0, [R1, #0]
0x169A	0xE003    B	L_SI4463_init75
L_SI4463_init74:
;RF4463PRO.c, 866 :: 		app_command_buf[4]  = 0x18; // 8k
0x169C	0xA801    ADD	R0, SP, #4
0x169E	0x1D01    ADDS	R1, R0, #4
0x16A0	0x2018    MOVS	R0, #24
0x16A2	0x7008    STRB	R0, [R1, #0]
L_SI4463_init75:
L_SI4463_init73:
;RF4463PRO.c, 867 :: 		}
L_SI4463_init71:
;RF4463PRO.c, 868 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x16A4	0xA801    ADD	R0, SP, #4
0x16A6	0x4601    MOV	R1, R0
0x16A8	0x2005    MOVS	R0, #5
0x16AA	0xF7FFF9A3  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 869 :: 		vBufferSetToZero( app_command_buf, 20 );
0x16AE	0xA801    ADD	R0, SP, #4
0x16B0	0x2114    MOVS	R1, #20
0x16B2	0xF7FFF98D  BL	_vBufferSetToZero+0
;RF4463PRO.c, 872 :: 		vRf4463SPIWriteBuffer(0x0C, RF_MODEM_TX_RAMP_DELAY_8_data);     // 
0x16B6	0x4918    LDR	R1, [PC, #96]
0x16B8	0x200C    MOVS	R0, #12
0x16BA	0xF7FFF99B  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 873 :: 		vRf4463SPIWriteBuffer(0x0D, RF_MODEM_BCR_OSR_1_9_data);                 // 
0x16BE	0x4917    LDR	R1, [PC, #92]
0x16C0	0x200D    MOVS	R0, #13
0x16C2	0xF7FFF997  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 874 :: 		vRf4463SPIWriteBuffer(0x0B, RF_MODEM_AFC_GEAR_7_data);                  // 
0x16C6	0x4916    LDR	R1, [PC, #88]
0x16C8	0x200B    MOVS	R0, #11
0x16CA	0xF7FFF993  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 875 :: 		vRf4463SPIWriteBuffer(0x05, RF_MODEM_AGC_CONTROL_1_data);               // 
0x16CE	0x4915    LDR	R1, [PC, #84]
0x16D0	0x2005    MOVS	R0, #5
0x16D2	0xF7FFF98F  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 876 :: 		vRf4463SPIWriteBuffer(0x0D, RF_MODEM_AGC_WINDOW_SIZE_9_data);   // 
0x16D6	0x4914    LDR	R1, [PC, #80]
0x16D8	0x200D    MOVS	R0, #13
0x16DA	0xF7FFF98B  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 877 :: 		vRf4463SPIWriteBuffer(0x0F, RF_MODEM_OOK_CNT1_11_data);                 // 
0x16DE	0x4913    LDR	R1, [PC, #76]
0x16E0	0x200F    MOVS	R0, #15
0x16E2	0xF7FFF987  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 880 :: 		app_command_buf[0] = 0x11;
0x16E6	0xAA01    ADD	R2, SP, #4
0x16E8	0x2011    MOVS	R0, #17
0x16EA	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 881 :: 		app_command_buf[1] = 0x20;    // 0x204e
0x16EC	0x1C51    ADDS	R1, R2, #1
0x16EE	0x2020    MOVS	R0, #32
0x16F0	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 882 :: 		app_command_buf[2] = 0x01;    //  1
0x16F2	0x1C91    ADDS	R1, R2, #2
0x16F4	0x2001    MOVS	R0, #1
0x16F6	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 883 :: 		app_command_buf[3] = 0x4e;   // 0x204e
0x16F8	0x1CD1    ADDS	R1, R2, #3
0x16FA	0x204E    MOVS	R0, #78
0x16FC	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 884 :: 		if(rate==dr_500)
0x16FE	0xE017    B	#46
0x1700	0x258F0000  	?ICS?lstr1_RF4463PRO+0
0x1704	0x259D0000  	_RF_FRR_CTL_A_MODE_4_data+0
0x1708	0x008F2000  	_mode+0
0x170C	0x00002000  	_RF_MODEM_MOD_TYPE_12_data+0
0x1710	0x008E2000  	_freq3+0
0x1714	0x008D2000  	_rate+0
0x1718	0x00102000  	_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x171C	0x00752000  	_RF_MODEM_BCR_OSR_1_9_data+0
0x1720	0x001C2000  	_RF_MODEM_AFC_GEAR_7_data+0
0x1724	0x25A50000  	_RF_MODEM_AGC_CONTROL_1_data+0
0x1728	0x00682000  	_RF_MODEM_AGC_WINDOW_SIZE_9_data+0
0x172C	0x00292000  	_RF_MODEM_OOK_CNT1_11_data+0
0x1730	0x486E    LDR	R0, [PC, #440]
0x1732	0x7800    LDRB	R0, [R0, #0]
0x1734	0x280A    CMP	R0, #10
0x1736	0xD104    BNE	L_SI4463_init76
;RF4463PRO.c, 885 :: 		app_command_buf[4]  = 0x3a;
0x1738	0xA801    ADD	R0, SP, #4
0x173A	0x1D01    ADDS	R1, R0, #4
0x173C	0x203A    MOVS	R0, #58
0x173E	0x7008    STRB	R0, [R1, #0]
0x1740	0xE003    B	L_SI4463_init77
L_SI4463_init76:
;RF4463PRO.c, 887 :: 		app_command_buf[4]  = 0x40;  //  rssi 
0x1742	0xA801    ADD	R0, SP, #4
0x1744	0x1D01    ADDS	R1, R0, #4
0x1746	0x2040    MOVS	R0, #64
0x1748	0x7008    STRB	R0, [R1, #0]
L_SI4463_init77:
;RF4463PRO.c, 888 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x174A	0xA801    ADD	R0, SP, #4
0x174C	0x4601    MOV	R1, R0
0x174E	0x2005    MOVS	R0, #5
0x1750	0xF7FFF950  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 889 :: 		vBufferSetToZero( app_command_buf, 20 );
0x1754	0xA801    ADD	R0, SP, #4
0x1756	0x2114    MOVS	R1, #20
0x1758	0xF7FFF93A  BL	_vBufferSetToZero+0
;RF4463PRO.c, 892 :: 		vRf4463SPIWriteBuffer(0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data);  // 
0x175C	0x4964    LDR	R1, [PC, #400]
0x175E	0x2010    MOVS	R0, #16
0x1760	0xF7FFF948  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 893 :: 		vRf4463SPIWriteBuffer(0x10, RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data);   // 
0x1764	0x4963    LDR	R1, [PC, #396]
0x1766	0x2010    MOVS	R0, #16
0x1768	0xF7FFF944  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 894 :: 		vRf4463SPIWriteBuffer(0x10, RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data);   // 
0x176C	0x4962    LDR	R1, [PC, #392]
0x176E	0x2010    MOVS	R0, #16
0x1770	0xF7FFF940  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 897 :: 		app_command_buf[0] = 0x11;
0x1774	0xAA01    ADD	R2, SP, #4
0x1776	0x2011    MOVS	R0, #17
0x1778	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 898 :: 		app_command_buf[1]  = 0x22;    // 0x2200
0x177A	0x1C51    ADDS	R1, R2, #1
0x177C	0x2022    MOVS	R0, #34
0x177E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 899 :: 		app_command_buf[2]  = 0x04;    //  4
0x1780	0x1C91    ADDS	R1, R2, #2
0x1782	0x2004    MOVS	R0, #4
0x1784	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 900 :: 		app_command_buf[3]  = 0x00;   // 0x2200
0x1786	0x1CD1    ADDS	R1, R2, #3
0x1788	0x2000    MOVS	R0, #0
0x178A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 901 :: 		app_command_buf[4]  = 0x08;  //0x10;   //   PA mode  = default , Class E  Switch Current   ????????
0x178C	0x1D11    ADDS	R1, R2, #4
0x178E	0x2008    MOVS	R0, #8
0x1790	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 902 :: 		if(power==7)
0x1792	0x485A    LDR	R0, [PC, #360]
0x1794	0x7800    LDRB	R0, [R0, #0]
0x1796	0x2807    CMP	R0, #7
0x1798	0xD104    BNE	L_SI4463_init78
;RF4463PRO.c, 903 :: 		app_command_buf[5]  = 127;   //  
0x179A	0xA801    ADD	R0, SP, #4
0x179C	0x1D41    ADDS	R1, R0, #5
0x179E	0x207F    MOVS	R0, #127
0x17A0	0x7008    STRB	R0, [R1, #0]
0x17A2	0xE039    B	L_SI4463_init79
L_SI4463_init78:
;RF4463PRO.c, 904 :: 		else if(power==6)
0x17A4	0x4855    LDR	R0, [PC, #340]
0x17A6	0x7800    LDRB	R0, [R0, #0]
0x17A8	0x2806    CMP	R0, #6
0x17AA	0xD104    BNE	L_SI4463_init80
;RF4463PRO.c, 905 :: 		app_command_buf[5]  = 50;
0x17AC	0xA801    ADD	R0, SP, #4
0x17AE	0x1D41    ADDS	R1, R0, #5
0x17B0	0x2032    MOVS	R0, #50
0x17B2	0x7008    STRB	R0, [R1, #0]
0x17B4	0xE030    B	L_SI4463_init81
L_SI4463_init80:
;RF4463PRO.c, 906 :: 		else if(power==5)
0x17B6	0x4851    LDR	R0, [PC, #324]
0x17B8	0x7800    LDRB	R0, [R0, #0]
0x17BA	0x2805    CMP	R0, #5
0x17BC	0xD104    BNE	L_SI4463_init82
;RF4463PRO.c, 907 :: 		app_command_buf[5]  = 30;
0x17BE	0xA801    ADD	R0, SP, #4
0x17C0	0x1D41    ADDS	R1, R0, #5
0x17C2	0x201E    MOVS	R0, #30
0x17C4	0x7008    STRB	R0, [R1, #0]
0x17C6	0xE027    B	L_SI4463_init83
L_SI4463_init82:
;RF4463PRO.c, 908 :: 		else if(power==4)
0x17C8	0x484C    LDR	R0, [PC, #304]
0x17CA	0x7800    LDRB	R0, [R0, #0]
0x17CC	0x2804    CMP	R0, #4
0x17CE	0xD104    BNE	L_SI4463_init84
;RF4463PRO.c, 909 :: 		app_command_buf[5]  = 20;
0x17D0	0xA801    ADD	R0, SP, #4
0x17D2	0x1D41    ADDS	R1, R0, #5
0x17D4	0x2014    MOVS	R0, #20
0x17D6	0x7008    STRB	R0, [R1, #0]
0x17D8	0xE01E    B	L_SI4463_init85
L_SI4463_init84:
;RF4463PRO.c, 910 :: 		else if(power==3)
0x17DA	0x4848    LDR	R0, [PC, #288]
0x17DC	0x7800    LDRB	R0, [R0, #0]
0x17DE	0x2803    CMP	R0, #3
0x17E0	0xD104    BNE	L_SI4463_init86
;RF4463PRO.c, 911 :: 		app_command_buf[5]  = 15;
0x17E2	0xA801    ADD	R0, SP, #4
0x17E4	0x1D41    ADDS	R1, R0, #5
0x17E6	0x200F    MOVS	R0, #15
0x17E8	0x7008    STRB	R0, [R1, #0]
0x17EA	0xE015    B	L_SI4463_init87
L_SI4463_init86:
;RF4463PRO.c, 912 :: 		else if(power==2)
0x17EC	0x4843    LDR	R0, [PC, #268]
0x17EE	0x7800    LDRB	R0, [R0, #0]
0x17F0	0x2802    CMP	R0, #2
0x17F2	0xD104    BNE	L_SI4463_init88
;RF4463PRO.c, 913 :: 		app_command_buf[5]  = 10;
0x17F4	0xA801    ADD	R0, SP, #4
0x17F6	0x1D41    ADDS	R1, R0, #5
0x17F8	0x200A    MOVS	R0, #10
0x17FA	0x7008    STRB	R0, [R1, #0]
0x17FC	0xE00C    B	L_SI4463_init89
L_SI4463_init88:
;RF4463PRO.c, 914 :: 		else if(power==1)
0x17FE	0x483F    LDR	R0, [PC, #252]
0x1800	0x7800    LDRB	R0, [R0, #0]
0x1802	0x2801    CMP	R0, #1
0x1804	0xD104    BNE	L_SI4463_init90
;RF4463PRO.c, 915 :: 		app_command_buf[5]  = 7;
0x1806	0xA801    ADD	R0, SP, #4
0x1808	0x1D41    ADDS	R1, R0, #5
0x180A	0x2007    MOVS	R0, #7
0x180C	0x7008    STRB	R0, [R1, #0]
0x180E	0xE003    B	L_SI4463_init91
L_SI4463_init90:
;RF4463PRO.c, 917 :: 		app_command_buf[5]  = 4;
0x1810	0xA801    ADD	R0, SP, #4
0x1812	0x1D41    ADDS	R1, R0, #5
0x1814	0x2004    MOVS	R0, #4
0x1816	0x7008    STRB	R0, [R1, #0]
L_SI4463_init91:
L_SI4463_init89:
L_SI4463_init87:
L_SI4463_init85:
L_SI4463_init83:
L_SI4463_init81:
L_SI4463_init79:
;RF4463PRO.c, 918 :: 		app_command_buf[6]  =0x00; //???????? 0x00;   // CLK duty = 50%  = Default
0x1818	0xA801    ADD	R0, SP, #4
0x181A	0x1D81    ADDS	R1, R0, #6
0x181C	0x2000    MOVS	R0, #0
0x181E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 919 :: 		if((rate<=dr_115p2)||(rate==dr_500))
0x1820	0x4832    LDR	R0, [PC, #200]
0x1822	0x7800    LDRB	R0, [R0, #0]
0x1824	0x2807    CMP	R0, #7
0x1826	0xD904    BLS	L__SI4463_init135
0x1828	0x4830    LDR	R0, [PC, #192]
0x182A	0x7800    LDRB	R0, [R0, #0]
0x182C	0x280A    CMP	R0, #10
0x182E	0xD000    BEQ	L__SI4463_init134
0x1830	0xE004    B	L_SI4463_init94
L__SI4463_init135:
L__SI4463_init134:
;RF4463PRO.c, 920 :: 		app_command_buf[7]  = 0x3d;  // ???????? 0x5d;   // PA ramp time = default
0x1832	0xA801    ADD	R0, SP, #4
0x1834	0x1DC1    ADDS	R1, R0, #7
0x1836	0x203D    MOVS	R0, #61
0x1838	0x7008    STRB	R0, [R1, #0]
0x183A	0xE003    B	L_SI4463_init95
L_SI4463_init94:
;RF4463PRO.c, 922 :: 		app_command_buf[7]  = 0x5d;
0x183C	0xA801    ADD	R0, SP, #4
0x183E	0x1DC1    ADDS	R1, R0, #7
0x1840	0x205D    MOVS	R0, #93
0x1842	0x7008    STRB	R0, [R1, #0]
L_SI4463_init95:
;RF4463PRO.c, 923 :: 		vRf4463SPIWriteBuffer(8, app_command_buf);
0x1844	0xA801    ADD	R0, SP, #4
0x1846	0x4601    MOV	R1, R0
0x1848	0x2008    MOVS	R0, #8
0x184A	0xF7FFF8D3  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 924 :: 		vBufferSetToZero( app_command_buf, 20 );
0x184E	0xA801    ADD	R0, SP, #4
0x1850	0x2114    MOVS	R1, #20
0x1852	0xF7FFF8BD  BL	_vBufferSetToZero+0
;RF4463PRO.c, 927 :: 		vRf4463SPIWriteBuffer(0x0B, RF_SYNTH_PFDCP_CPFF_7_data);      // 
0x1856	0x492A    LDR	R1, [PC, #168]
0x1858	0x200B    MOVS	R0, #11
0x185A	0xF7FFF8CB  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 930 :: 		app_command_buf[0]   = 0x11;
0x185E	0xAA01    ADD	R2, SP, #4
0x1860	0x2011    MOVS	R0, #17
0x1862	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 931 :: 		app_command_buf[1]   = 0x30;    // 0x3000
0x1864	0x1C51    ADDS	R1, R2, #1
0x1866	0x2030    MOVS	R0, #48
0x1868	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 932 :: 		app_command_buf[2]   = 0x0c;    //  12
0x186A	0x1C91    ADDS	R1, R2, #2
0x186C	0x200C    MOVS	R0, #12
0x186E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 933 :: 		app_command_buf[3]   = 0x00;   // 0x3000
0x1870	0x1CD1    ADDS	R1, R2, #3
0x1872	0x2000    MOVS	R0, #0
0x1874	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 934 :: 		app_command_buf[4]   = 's';    //0x00;   //  match 1 
0x1876	0x1D11    ADDS	R1, R2, #4
0x1878	0x2073    MOVS	R0, #115
0x187A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 935 :: 		app_command_buf[5]   = 0xff;   //  match 1 mask
0x187C	0x1D51    ADDS	R1, R2, #5
0x187E	0x20FF    MOVS	R0, #255
0x1880	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 936 :: 		app_command_buf[6]   = 0x40;   // eable match 1, match 1, 0 = match
0x1882	0x1D91    ADDS	R1, R2, #6
0x1884	0x2040    MOVS	R0, #64
0x1886	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 937 :: 		app_command_buf[7]   = 'w';    //  match 2 
0x1888	0x1DD1    ADDS	R1, R2, #7
0x188A	0x2077    MOVS	R0, #119
0x188C	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 938 :: 		app_command_buf[8]   = 0xff;   //  match 2 mask
0x188E	0xF2020108  ADDW	R1, R2, #8
0x1892	0x20FF    MOVS	R0, #255
0x1894	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 939 :: 		app_command_buf[9]   = 0x01;   // enable match 2, match 2  , and function
0x1896	0xF2020109  ADDW	R1, R2, #9
0x189A	0x2001    MOVS	R0, #1
0x189C	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 940 :: 		app_command_buf[10]  = 'w';   //     match 3 
0x189E	0xF202010A  ADDW	R1, R2, #10
0x18A2	0x2077    MOVS	R0, #119
0x18A4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 941 :: 		app_command_buf[11]  = 0xff;    //  match 3 mask
0x18A6	0xF202010B  ADDW	R1, R2, #11
0x18AA	0x20FF    MOVS	R0, #255
0x18AC	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 942 :: 		app_command_buf[12]  = 0x02;    // enable match 3, match 3    and function
0x18AE	0xF202010C  ADDW	R1, R2, #12
0x18B2	0x2002    MOVS	R0, #2
0x18B4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 943 :: 		app_command_buf[13]  = 'x';    //   match 4 
0x18B6	0xF202010D  ADDW	R1, R2, #13
0x18BA	0x2078    MOVS	R0, #120
0x18BC	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 944 :: 		app_command_buf[14]  = 0xff;   //   match 4 mask
0x18BE	0xF202010E  ADDW	R1, R2, #14
0x18C2	0x20FF    MOVS	R0, #255
0x18C4	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 945 :: 		app_command_buf[15]  = 0x03;   //  enable match 4, match 4    and function
0x18C6	0xF202010F  ADDW	R1, R2, #15
0x18CA	0x2003    MOVS	R0, #3
0x18CC	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 946 :: 		vRf4463SPIWriteBuffer(16, app_command_buf);
0x18CE	0x4611    MOV	R1, R2
0x18D0	0x2010    MOVS	R0, #16
0x18D2	0xF7FFF88F  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 947 :: 		vBufferSetToZero( app_command_buf, 20 );
0x18D6	0xA801    ADD	R0, SP, #4
0x18D8	0x2114    MOVS	R1, #20
0x18DA	0xF7FFF879  BL	_vBufferSetToZero+0
;RF4463PRO.c, 949 :: 		rf_init_freq();
0x18DE	0xF7FEFEFF  BL	_rf_init_freq+0
;RF4463PRO.c, 952 :: 		}
L_end_SI4463_init:
0x18E2	0xF8DDE000  LDR	LR, [SP, #0]
0x18E6	0xB00B    ADD	SP, SP, #44
0x18E8	0x4770    BX	LR
0x18EA	0xBF00    NOP
0x18EC	0x008D2000  	_rate+0
0x18F0	0x00382000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x18F4	0x00482000  	_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x18F8	0x00582000  	_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x18FC	0x00902000  	_power+0
0x1900	0x00822000  	_RF_SYNTH_PFDCP_CPFF_7_data+0
; end of _SI4463_init
_GPIO_SET:
;RF4463PRO.c, 1235 :: 		void GPIO_SET(unsigned char mydata)
; mydata start address is: 0 (R0)
0x08BC	0xB083    SUB	SP, SP, #12
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
; mydata end address is: 0 (R0)
; mydata start address is: 0 (R0)
;RF4463PRO.c, 1239 :: 		app_command_buf[0] = 0x13;     // gpio 
0x08C2	0xAA01    ADD	R2, SP, #4
0x08C4	0x2113    MOVS	R1, #19
0x08C6	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1241 :: 		switch(mydata)
0x08C8	0xE01F    B	L_GPIO_SET126
; mydata end address is: 0 (R0)
;RF4463PRO.c, 1243 :: 		case tx_normal:
L_GPIO_SET128:
;RF4463PRO.c, 1244 :: 		case rx_normal:
L_GPIO_SET129:
;RF4463PRO.c, 1245 :: 		app_command_buf[1]  = 3;                // GPIO0=1
0x08CA	0xAB01    ADD	R3, SP, #4
0x08CC	0x1C5A    ADDS	R2, R3, #1
0x08CE	0x2103    MOVS	R1, #3
0x08D0	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1246 :: 		app_command_buf[2]  = 2;                // GPIO1=0
0x08D2	0x1C9A    ADDS	R2, R3, #2
0x08D4	0x2102    MOVS	R1, #2
0x08D6	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1247 :: 		break;
0x08D8	0xE021    B	L_GPIO_SET127
;RF4463PRO.c, 1249 :: 		case tx_test:
L_GPIO_SET130:
;RF4463PRO.c, 1250 :: 		app_command_buf[1]  = 3;                // GPIO0=1
0x08DA	0xAB01    ADD	R3, SP, #4
0x08DC	0x1C5A    ADDS	R2, R3, #1
0x08DE	0x2103    MOVS	R1, #3
0x08E0	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1251 :: 		app_command_buf[2]  = 3;                // GPIO1=1
0x08E2	0x1C9A    ADDS	R2, R3, #2
0x08E4	0x2103    MOVS	R1, #3
0x08E6	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1252 :: 		break;
0x08E8	0xE019    B	L_GPIO_SET127
;RF4463PRO.c, 1254 :: 		case rx_test:
L_GPIO_SET131:
;RF4463PRO.c, 1255 :: 		app_command_buf[1]  = 2;                // GPIO0=0
0x08EA	0xAB01    ADD	R3, SP, #4
0x08EC	0x1C5A    ADDS	R2, R3, #1
0x08EE	0x2102    MOVS	R1, #2
0x08F0	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1256 :: 		app_command_buf[2]  = 20;               // GPIO1=RX DATA
0x08F2	0x1C9A    ADDS	R2, R3, #2
0x08F4	0x2114    MOVS	R1, #20
0x08F6	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1257 :: 		break;
0x08F8	0xE011    B	L_GPIO_SET127
;RF4463PRO.c, 1259 :: 		case rf_off:
L_GPIO_SET132:
;RF4463PRO.c, 1260 :: 		app_command_buf[1]  = 2;                // GPIO0=0
0x08FA	0xAB01    ADD	R3, SP, #4
0x08FC	0x1C5A    ADDS	R2, R3, #1
0x08FE	0x2102    MOVS	R1, #2
0x0900	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1261 :: 		app_command_buf[2]  = 2;                // GPIO1=0
0x0902	0x1C9A    ADDS	R2, R3, #2
0x0904	0x2102    MOVS	R1, #2
0x0906	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1262 :: 		break;
0x0908	0xE009    B	L_GPIO_SET127
;RF4463PRO.c, 1263 :: 		}
L_GPIO_SET126:
; mydata start address is: 0 (R0)
0x090A	0x2800    CMP	R0, #0
0x090C	0xD0DD    BEQ	L_GPIO_SET128
0x090E	0x2801    CMP	R0, #1
0x0910	0xD0DB    BEQ	L_GPIO_SET129
0x0912	0x2802    CMP	R0, #2
0x0914	0xD0E1    BEQ	L_GPIO_SET130
0x0916	0x2803    CMP	R0, #3
0x0918	0xD0E7    BEQ	L_GPIO_SET131
0x091A	0x2804    CMP	R0, #4
0x091C	0xD0ED    BEQ	L_GPIO_SET132
; mydata end address is: 0 (R0)
L_GPIO_SET127:
;RF4463PRO.c, 1265 :: 		app_command_buf[3]  = 0x21;  //0x20;   //  gpio2, h = tx mode
0x091E	0xAB01    ADD	R3, SP, #4
0x0920	0x1CDA    ADDS	R2, R3, #3
0x0922	0x2121    MOVS	R1, #33
0x0924	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1266 :: 		app_command_buf[4]  = 0x20; // 0x14;  //   gpio3
0x0926	0x1D1A    ADDS	R2, R3, #4
0x0928	0x2120    MOVS	R1, #32
0x092A	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1267 :: 		app_command_buf[5]  = 0x27;   // nIRQ
0x092C	0x1D5A    ADDS	R2, R3, #5
0x092E	0x2127    MOVS	R1, #39
0x0930	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1268 :: 		app_command_buf[6]  = 0x0b;  // sdo
0x0932	0x1D9A    ADDS	R2, R3, #6
0x0934	0x210B    MOVS	R1, #11
0x0936	0x7011    STRB	R1, [R2, #0]
;RF4463PRO.c, 1269 :: 		vRf4463SPIWriteBuffer(7, app_command_buf);
0x0938	0x4619    MOV	R1, R3
0x093A	0x2007    MOVS	R0, #7
0x093C	0xF000F85A  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 1270 :: 		}
L_end_GPIO_SET:
0x0940	0xF8DDE000  LDR	LR, [SP, #0]
0x0944	0xB003    ADD	SP, SP, #12
0x0946	0x4770    BX	LR
; end of _GPIO_SET
_vBufferSetToZero:
;RF4463PRO.c, 1226 :: 		void vBufferSetToZero( uint8_t * pcBufferToClean, uint16_t uslength ){
; uslength start address is: 4 (R1)
; pcBufferToClean start address is: 0 (R0)
0x09D0	0xB081    SUB	SP, SP, #4
; uslength end address is: 4 (R1)
; pcBufferToClean end address is: 0 (R0)
; pcBufferToClean start address is: 0 (R0)
; uslength start address is: 4 (R1)
;RF4463PRO.c, 1227 :: 		uint16_t usPosition = 0;
;RF4463PRO.c, 1229 :: 		for( usPosition = 0; usPosition < uslength; usPosition++ ){
; usPosition start address is: 16 (R4)
0x09D2	0x2400    MOVS	R4, #0
; pcBufferToClean end address is: 0 (R0)
; uslength end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x09D4	0xF8AD1000  STRH	R1, [SP, #0]
0x09D8	0x4601    MOV	R1, R0
0x09DA	0xF8BD0000  LDRH	R0, [SP, #0]
L_vBufferSetToZero123:
; usPosition start address is: 16 (R4)
; pcBufferToClean start address is: 4 (R1)
; uslength start address is: 0 (R0)
; pcBufferToClean start address is: 4 (R1)
; pcBufferToClean end address is: 4 (R1)
0x09DE	0x4284    CMP	R4, R0
0x09E0	0xD205    BCS	L_vBufferSetToZero124
; pcBufferToClean end address is: 4 (R1)
;RF4463PRO.c, 1230 :: 		pcBufferToClean[ usPosition ] = 0x00;
; pcBufferToClean start address is: 4 (R1)
0x09E2	0x190B    ADDS	R3, R1, R4
0x09E4	0x2200    MOVS	R2, #0
0x09E6	0x701A    STRB	R2, [R3, #0]
;RF4463PRO.c, 1229 :: 		for( usPosition = 0; usPosition < uslength; usPosition++ ){
0x09E8	0x1C64    ADDS	R4, R4, #1
0x09EA	0xB2A4    UXTH	R4, R4
;RF4463PRO.c, 1231 :: 		}
; uslength end address is: 0 (R0)
; pcBufferToClean end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x09EC	0xE7F7    B	L_vBufferSetToZero123
L_vBufferSetToZero124:
;RF4463PRO.c, 1232 :: 		}
L_end_vBufferSetToZero:
0x09EE	0xB001    ADD	SP, SP, #4
0x09F0	0x4770    BX	LR
; end of _vBufferSetToZero
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x09B4	0xB081    SUB	SP, SP, #4
0x09B6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x09BA	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x09BC	0x4803    LDR	R0, [PC, #12]
0x09BE	0xF7FFFE75  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x09C2	0xF8DDE000  LDR	LR, [SP, #0]
0x09C6	0xB001    ADD	SP, SP, #4
0x09C8	0x4770    BX	LR
0x09CA	0xBF00    NOP
0x09CC	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x06AC	0xB081    SUB	SP, SP, #4
0x06AE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x06B2	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x06B4	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x06B6	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x06B8	0x4605    MOV	R5, R0
0x06BA	0xB2D8    UXTB	R0, R3
0x06BC	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x06BE	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x06C0	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x06C2	0x4628    MOV	R0, R5
0x06C4	0xF7FFFDB8  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x06C8	0x1C72    ADDS	R2, R6, #1
0x06CA	0xB2D2    UXTB	R2, R2
0x06CC	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x06CE	0x18A2    ADDS	R2, R4, R2
0x06D0	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x06D2	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x06D4	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x06D6	0xF8DDE000  LDR	LR, [SP, #0]
0x06DA	0xB001    ADD	SP, SP, #4
0x06DC	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0238	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x023A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x023E	0x4601    MOV	R1, R0
0x0240	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0244	0x680B    LDR	R3, [R1, #0]
0x0246	0xF3C312C0  UBFX	R2, R3, #7, #1
0x024A	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x024C	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x024E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0250	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0252	0xB001    ADD	SP, SP, #4
0x0254	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_ucRf4463GetCommand:
;RF4463PRO.c, 1192 :: 		uint8_t ucRf4463GetCommand( uint8_t ucLength, uint8_t ucCommand, uint8_t * pcParametersBuffer ){
; ucCommand start address is: 4 (R1)
; ucLength start address is: 0 (R0)
0x0948	0xB082    SUB	SP, SP, #8
0x094A	0xF8CDE000  STR	LR, [SP, #0]
0x094E	0xB2C7    UXTB	R7, R0
0x0950	0xFA5FF881  UXTB	R8, R1
0x0954	0x9201    STR	R2, [SP, #4]
; ucCommand end address is: 4 (R1)
; ucLength end address is: 0 (R0)
; ucLength start address is: 28 (R7)
; ucCommand start address is: 32 (R8)
;RF4463PRO.c, 1193 :: 		if( ucRf4463CheckCTS() == 0 ){
0x0956	0xF7FFFE73  BL	_ucRf4463CheckCTS+0
0x095A	0xB908    CBNZ	R0, L_ucRf4463GetCommand120
; ucLength end address is: 28 (R7)
; ucCommand end address is: 32 (R8)
;RF4463PRO.c, 1194 :: 		return 0;
0x095C	0x2000    MOVS	R0, #0
0x095E	0xE023    B	L_end_ucRf4463GetCommand
;RF4463PRO.c, 1195 :: 		}
L_ucRf4463GetCommand120:
;RF4463PRO.c, 1197 :: 		RF4463nSEL= 0;
; ucCommand start address is: 32 (R8)
; ucLength start address is: 28 (R7)
0x0960	0x2400    MOVS	R4, #0
0x0962	0xB264    SXTB	R4, R4
0x0964	0x4B12    LDR	R3, [PC, #72]
0x0966	0x601C    STR	R4, [R3, #0]
;RF4463PRO.c, 1198 :: 		SPIWriteByte( ucCommand );
0x0968	0xFA5FF088  UXTB	R0, R8
; ucCommand end address is: 32 (R8)
0x096C	0xF7FFFE46  BL	_SPIWriteByte+0
;RF4463PRO.c, 1199 :: 		RF4463nSEL= 1;
0x0970	0x2401    MOVS	R4, #1
0x0972	0xB264    SXTB	R4, R4
0x0974	0x4B0E    LDR	R3, [PC, #56]
0x0976	0x601C    STR	R4, [R3, #0]
;RF4463PRO.c, 1201 :: 		if( ucRf4463CheckCTS() == 0 ){
0x0978	0xF7FFFE62  BL	_ucRf4463CheckCTS+0
0x097C	0xB908    CBNZ	R0, L_ucRf4463GetCommand121
; ucLength end address is: 28 (R7)
;RF4463PRO.c, 1202 :: 		return 0;
0x097E	0x2000    MOVS	R0, #0
0x0980	0xE012    B	L_end_ucRf4463GetCommand
;RF4463PRO.c, 1203 :: 		}
L_ucRf4463GetCommand121:
;RF4463PRO.c, 1205 :: 		RF4463nSEL= 0;
; ucLength start address is: 28 (R7)
0x0982	0x2400    MOVS	R4, #0
0x0984	0xB264    SXTB	R4, R4
0x0986	0x4B0A    LDR	R3, [PC, #40]
0x0988	0x601C    STR	R4, [R3, #0]
;RF4463PRO.c, 1206 :: 		SPIWriteByte( READ_CMD_BUFF );
0x098A	0x2044    MOVS	R0, #68
0x098C	0xF7FFFE36  BL	_SPIWriteByte+0
;RF4463PRO.c, 1207 :: 		vRf4463SPIReadBuffer( ucLength, pcParametersBuffer );
0x0990	0x9901    LDR	R1, [SP, #4]
0x0992	0xB2F8    UXTB	R0, R7
; ucLength end address is: 28 (R7)
0x0994	0xF7FFFE1A  BL	_vRf4463SPIReadBuffer+0
;RF4463PRO.c, 1208 :: 		RF4463nSEL= 1;
0x0998	0x2401    MOVS	R4, #1
0x099A	0xB264    SXTB	R4, R4
0x099C	0x4B04    LDR	R3, [PC, #16]
0x099E	0x601C    STR	R4, [R3, #0]
;RF4463PRO.c, 1209 :: 		UART1_Write_Text(pcParametersBuffer);
0x09A0	0x9801    LDR	R0, [SP, #4]
0x09A2	0xF000F807  BL	_UART1_Write_Text+0
;RF4463PRO.c, 1210 :: 		return 1;
0x09A6	0x2001    MOVS	R0, #1
;RF4463PRO.c, 1211 :: 		}
L_end_ucRf4463GetCommand:
0x09A8	0xF8DDE000  LDR	LR, [SP, #0]
0x09AC	0xB002    ADD	SP, SP, #8
0x09AE	0x4770    BX	LR
0x09B0	0x81B04221  	GPIOB_ODR+0
; end of _ucRf4463GetCommand
_ucRf4463CheckCTS:
;RF4463PRO.c, 1122 :: 		uint8_t ucRf4463CheckCTS(){
0x0640	0xB087    SUB	SP, SP, #28
0x0642	0xF8CDE000  STR	LR, [SP, #0]
;RF4463PRO.c, 1123 :: 		uint16_t usTimeoutCounter = 0;
;RF4463PRO.c, 1125 :: 		usTimeoutCounter = RF4463_CTS_TIMEOUT;
; usTimeoutCounter start address is: 8 (R2)
0x0646	0xF64012C4  MOVW	R2, #2500
; usTimeoutCounter end address is: 8 (R2)
;RF4463PRO.c, 1128 :: 		while( usTimeoutCounter-- ){
L_ucRf4463CheckCTS110:
; usTimeoutCounter start address is: 20 (R5)
; usTimeoutCounter start address is: 8 (R2)
0x064A	0xB291    UXTH	R1, R2
0x064C	0x1E50    SUBS	R0, R2, #1
; usTimeoutCounter end address is: 8 (R2)
; usTimeoutCounter start address is: 20 (R5)
0x064E	0xB285    UXTH	R5, R0
; usTimeoutCounter end address is: 20 (R5)
0x0650	0xB1C1    CBZ	R1, L_ucRf4463CheckCTS111
; usTimeoutCounter end address is: 20 (R5)
;RF4463PRO.c, 1129 :: 		RF4463nSEL = 0x00;
; usTimeoutCounter start address is: 20 (R5)
0x0652	0x2100    MOVS	R1, #0
0x0654	0xB249    SXTB	R1, R1
0x0656	0x4813    LDR	R0, [PC, #76]
0x0658	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 1130 :: 		SPIWriteByte( READ_CMD_BUFF );
0x065A	0x2044    MOVS	R0, #68
0x065C	0xF7FFFFCE  BL	_SPIWriteByte+0
;RF4463PRO.c, 1135 :: 		if( SPIReadByte( READ_CMD_BUFF ) == RF4463_CTS_REPLY )
0x0660	0x2044    MOVS	R0, #68
0x0662	0xF7FFFEF9  BL	_SPIReadByte+0
0x0666	0xF1B00FFF  CMP	R0, #255
0x066A	0xD105    BNE	L_ucRf4463CheckCTS112
; usTimeoutCounter end address is: 20 (R5)
;RF4463PRO.c, 1138 :: 		RF4463nSEL= 0x01;
0x066C	0x2101    MOVS	R1, #1
0x066E	0xB249    SXTB	R1, R1
0x0670	0x480C    LDR	R0, [PC, #48]
0x0672	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 1139 :: 		return 1;
0x0674	0x2001    MOVS	R0, #1
0x0676	0xE011    B	L_end_ucRf4463CheckCTS
;RF4463PRO.c, 1140 :: 		}
L_ucRf4463CheckCTS112:
;RF4463PRO.c, 1142 :: 		RF4463nSEL=0x01;
; usTimeoutCounter start address is: 20 (R5)
0x0678	0x2101    MOVS	R1, #1
0x067A	0xB249    SXTB	R1, R1
0x067C	0x4809    LDR	R0, [PC, #36]
0x067E	0x6001    STR	R1, [R0, #0]
;RF4463PRO.c, 1143 :: 		}
0x0680	0xB2AA    UXTH	R2, R5
; usTimeoutCounter end address is: 20 (R5)
0x0682	0xE7E2    B	L_ucRf4463CheckCTS110
L_ucRf4463CheckCTS111:
;RF4463PRO.c, 1144 :: 		UART1_Write_Text( "[ RF4463 ] CTS failed\r\n" );
0x0684	0xF10D0B04  ADD	R11, SP, #4
0x0688	0xF10B0A18  ADD	R10, R11, #24
0x068C	0xF8DFC018  LDR	R12, [PC, #24]
0x0690	0xF000FC4C  BL	___CC2DW+0
0x0694	0xA801    ADD	R0, SP, #4
0x0696	0xF000F98D  BL	_UART1_Write_Text+0
;RF4463PRO.c, 1145 :: 		return 0;
0x069A	0x2000    MOVS	R0, #0
;RF4463PRO.c, 1146 :: 		}
L_end_ucRf4463CheckCTS:
0x069C	0xF8DDE000  LDR	LR, [SP, #0]
0x06A0	0xB007    ADD	SP, SP, #28
0x06A2	0x4770    BX	LR
0x06A4	0x81B04221  	GPIOB_ODR+0
0x06A8	0x25670000  	?ICS?lstr3_RF4463PRO+0
; end of _ucRf4463CheckCTS
_SPIReadByte:
;RF4463PRO.c, 1078 :: 		unsigned char SPIReadByte(unsigned long WrPara)
; WrPara start address is: 0 (R0)
0x0458	0xB081    SUB	SP, SP, #4
0x045A	0xF8CDE000  STR	LR, [SP, #0]
; WrPara end address is: 0 (R0)
; WrPara start address is: 0 (R0)
;RF4463PRO.c, 1082 :: 		wAddr = WrPara >> 8 & 0xff;                               // Extraigo la Direccin de escritura de 1 Byte
0x045E	0x0A01    LSRS	R1, R0, #8
; WrPara end address is: 0 (R0)
0x0460	0xF00103FF  AND	R3, R1, #255
;RF4463PRO.c, 1085 :: 		RF4463nSEL = 0;
0x0464	0x2200    MOVS	R2, #0
0x0466	0xB252    SXTB	R2, R2
0x0468	0x4908    LDR	R1, [PC, #32]
0x046A	0x600A    STR	R2, [R1, #0]
;RF4463PRO.c, 1087 :: 		SPI2_Write(wAddr);
0x046C	0xB298    UXTH	R0, R3
0x046E	0xF7FFFED5  BL	_SPI2_Write+0
;RF4463PRO.c, 1088 :: 		temp = SPI2_Read(0);
0x0472	0x2000    MOVS	R0, #0
0x0474	0xF7FFFE6C  BL	_SPI2_Read+0
;RF4463PRO.c, 1089 :: 		RF4463nSEL = 1;
0x0478	0x2201    MOVS	R2, #1
0x047A	0xB252    SXTB	R2, R2
0x047C	0x4903    LDR	R1, [PC, #12]
0x047E	0x600A    STR	R2, [R1, #0]
;RF4463PRO.c, 1090 :: 		return temp;
0x0480	0xB2C0    UXTB	R0, R0
;RF4463PRO.c, 1091 :: 		}
L_end_SPIReadByte:
0x0482	0xF8DDE000  LDR	LR, [SP, #0]
0x0486	0xB001    ADD	SP, SP, #4
0x0488	0x4770    BX	LR
0x048A	0xBF00    NOP
0x048C	0x81B04221  	GPIOB_ODR+0
; end of _SPIReadByte
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
0x0152	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x0156	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0158	0x4803    LDR	R0, [PC, #12]
0x015A	0xF000F84D  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x015E	0xF8DDE000  LDR	LR, [SP, #0]
0x0162	0xB001    ADD	SP, SP, #4
0x0164	0x4770    BX	LR
0x0166	0xBF00    NOP
0x0168	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_vRf4463SPIReadBuffer:
;RF4463PRO.c, 1064 :: 		void vRf4463SPIReadBuffer( uint16_t usReadLength, uint8_t * pcReadBuffer ){
; pcReadBuffer start address is: 4 (R1)
; usReadLength start address is: 0 (R0)
0x05CC	0xB082    SUB	SP, SP, #8
0x05CE	0xF8CDE000  STR	LR, [SP, #0]
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 0 (R0)
; pcReadBuffer start address is: 4 (R1)
;RF4463PRO.c, 1065 :: 		uint8_t ucRxCounter = 0;
; ucRxCounter start address is: 20 (R5)
0x05D2	0x2500    MOVS	R5, #0
;RF4463PRO.c, 1066 :: 		uint8_t display = 0;
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; ucRxCounter end address is: 20 (R5)
0x05D4	0x460C    MOV	R4, R1
;RF4463PRO.c, 1067 :: 		while( usReadLength-- ){
L_vRf4463SPIReadBuffer108:
; ucRxCounter start address is: 20 (R5)
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer end address is: 16 (R4)
; usReadLength start address is: 0 (R0)
0x05D6	0xB283    UXTH	R3, R0
0x05D8	0x1E42    SUBS	R2, R0, #1
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 24 (R6)
0x05DA	0xB296    UXTH	R6, R2
; usReadLength end address is: 24 (R6)
0x05DC	0xB153    CBZ	R3, L_vRf4463SPIReadBuffer109
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
;RF4463PRO.c, 1068 :: 		pcReadBuffer[ ucRxCounter++ ] = SPIReadByte( 0 );
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
0x05DE	0x1962    ADDS	R2, R4, R5
0x05E0	0x9201    STR	R2, [SP, #4]
0x05E2	0x2000    MOVS	R0, #0
0x05E4	0xF7FFFF38  BL	_SPIReadByte+0
0x05E8	0x9A01    LDR	R2, [SP, #4]
0x05EA	0x7010    STRB	R0, [R2, #0]
0x05EC	0x1C6D    ADDS	R5, R5, #1
0x05EE	0xB2ED    UXTB	R5, R5
;RF4463PRO.c, 1069 :: 		}
0x05F0	0xB2B0    UXTH	R0, R6
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
; ucRxCounter end address is: 20 (R5)
0x05F2	0xE7F0    B	L_vRf4463SPIReadBuffer108
L_vRf4463SPIReadBuffer109:
;RF4463PRO.c, 1070 :: 		}
L_end_vRf4463SPIReadBuffer:
0x05F4	0xF8DDE000  LDR	LR, [SP, #0]
0x05F8	0xB002    ADD	SP, SP, #8
0x05FA	0x4770    BX	LR
; end of _vRf4463SPIReadBuffer
_rf_init_freq:
;RF4463PRO.c, 954 :: 		void rf_init_freq(void)
0x06E0	0xB087    SUB	SP, SP, #28
0x06E2	0xF8CDE000  STR	LR, [SP, #0]
;RF4463PRO.c, 963 :: 		frequency = (freq3 * 100) + (freq2 * 10) + freq1;
0x06E6	0x486C    LDR	R0, [PC, #432]
0x06E8	0x7801    LDRB	R1, [R0, #0]
0x06EA	0x2064    MOVS	R0, #100
0x06EC	0xB200    SXTH	R0, R0
0x06EE	0xFB01F200  MUL	R2, R1, R0
0x06F2	0xB212    SXTH	R2, R2
0x06F4	0x4869    LDR	R0, [PC, #420]
0x06F6	0x7801    LDRB	R1, [R0, #0]
0x06F8	0x200A    MOVS	R0, #10
0x06FA	0xB200    SXTH	R0, R0
0x06FC	0x4348    MULS	R0, R1, R0
0x06FE	0xB200    SXTH	R0, R0
0x0700	0x1812    ADDS	R2, R2, R0
0x0702	0x4867    LDR	R0, [PC, #412]
0x0704	0x7800    LDRB	R0, [R0, #0]
0x0706	0x1812    ADDS	R2, R2, R0
; frequency start address is: 8 (R2)
0x0708	0xB212    SXTH	R2, R2
;RF4463PRO.c, 964 :: 		frequency = (frequency * 10000) + 5000;
0x070A	0xF2427010  MOVW	R0, #10000
0x070E	0xFB02F100  MUL	R1, R2, R0
; frequency end address is: 8 (R2)
0x0712	0xF2413088  MOVW	R0, #5000
0x0716	0x1809    ADDS	R1, R1, R0
; frequency start address is: 8 (R2)
0x0718	0x460A    MOV	R2, R1
;RF4463PRO.c, 966 :: 		if(frequency>=7600000)                                  // 760~1050
0x071A	0x4862    LDR	R0, [PC, #392]
0x071C	0x4281    CMP	R1, R0
0x071E	0xD309    BCC	L_rf_init_freq96
;RF4463PRO.c, 968 :: 		OUTDIV = 4;
0x0720	0x2004    MOVS	R0, #4
0x0722	0xF88D0004  STRB	R0, [SP, #4]
;RF4463PRO.c, 969 :: 		BAND = 0;
0x0726	0x2000    MOVS	R0, #0
0x0728	0xF88D0006  STRB	R0, [SP, #6]
;RF4463PRO.c, 970 :: 		VCO = 0xff;
0x072C	0x20FF    MOVS	R0, #255
0x072E	0xF88D0005  STRB	R0, [SP, #5]
;RF4463PRO.c, 971 :: 		}
0x0732	0xE03C    B	L_rf_init_freq97
L_rf_init_freq96:
;RF4463PRO.c, 972 :: 		else if(frequency>=5460000)                             // 546~759.9
0x0734	0x485C    LDR	R0, [PC, #368]
0x0736	0x4282    CMP	R2, R0
0x0738	0xD309    BCC	L_rf_init_freq98
;RF4463PRO.c, 974 :: 		OUTDIV = 6;
0x073A	0x2006    MOVS	R0, #6
0x073C	0xF88D0004  STRB	R0, [SP, #4]
;RF4463PRO.c, 975 :: 		BAND = 1;
0x0740	0x2001    MOVS	R0, #1
0x0742	0xF88D0006  STRB	R0, [SP, #6]
;RF4463PRO.c, 976 :: 		VCO = 0xfe;
0x0746	0x20FE    MOVS	R0, #254
0x0748	0xF88D0005  STRB	R0, [SP, #5]
;RF4463PRO.c, 977 :: 		}
0x074C	0xE02F    B	L_rf_init_freq99
L_rf_init_freq98:
;RF4463PRO.c, 978 :: 		else if(frequency>=3850000)                             // 385~545.9
0x074E	0x4857    LDR	R0, [PC, #348]
0x0750	0x4282    CMP	R2, R0
0x0752	0xD309    BCC	L_rf_init_freq100
;RF4463PRO.c, 980 :: 		OUTDIV = 8;
0x0754	0x2008    MOVS	R0, #8
0x0756	0xF88D0004  STRB	R0, [SP, #4]
;RF4463PRO.c, 981 :: 		BAND = 2;
0x075A	0x2002    MOVS	R0, #2
0x075C	0xF88D0006  STRB	R0, [SP, #6]
;RF4463PRO.c, 982 :: 		VCO = 0xfe;
0x0760	0x20FE    MOVS	R0, #254
0x0762	0xF88D0005  STRB	R0, [SP, #5]
;RF4463PRO.c, 983 :: 		}
0x0766	0xE022    B	L_rf_init_freq101
L_rf_init_freq100:
;RF4463PRO.c, 984 :: 		else if(frequency>=2730000)                             // 273~384.9
0x0768	0x4851    LDR	R0, [PC, #324]
0x076A	0x4282    CMP	R2, R0
0x076C	0xD309    BCC	L_rf_init_freq102
;RF4463PRO.c, 986 :: 		OUTDIV = 12;
0x076E	0x200C    MOVS	R0, #12
0x0770	0xF88D0004  STRB	R0, [SP, #4]
;RF4463PRO.c, 987 :: 		BAND = 3;
0x0774	0x2003    MOVS	R0, #3
0x0776	0xF88D0006  STRB	R0, [SP, #6]
;RF4463PRO.c, 988 :: 		VCO = 0xfd;
0x077A	0x20FD    MOVS	R0, #253
0x077C	0xF88D0005  STRB	R0, [SP, #5]
;RF4463PRO.c, 989 :: 		}
0x0780	0xE015    B	L_rf_init_freq103
L_rf_init_freq102:
;RF4463PRO.c, 990 :: 		else if(frequency>=1940000)                             // 194~272.9
0x0782	0x484C    LDR	R0, [PC, #304]
0x0784	0x4282    CMP	R2, R0
0x0786	0xD309    BCC	L_rf_init_freq104
;RF4463PRO.c, 992 :: 		OUTDIV = 16;
0x0788	0x2010    MOVS	R0, #16
0x078A	0xF88D0004  STRB	R0, [SP, #4]
;RF4463PRO.c, 993 :: 		BAND = 4;
0x078E	0x2004    MOVS	R0, #4
0x0790	0xF88D0006  STRB	R0, [SP, #6]
;RF4463PRO.c, 994 :: 		VCO = 0xfc;
0x0794	0x20FC    MOVS	R0, #252
0x0796	0xF88D0005  STRB	R0, [SP, #5]
;RF4463PRO.c, 995 :: 		}
0x079A	0xE008    B	L_rf_init_freq105
L_rf_init_freq104:
;RF4463PRO.c, 998 :: 		OUTDIV = 24;
0x079C	0x2018    MOVS	R0, #24
0x079E	0xF88D0004  STRB	R0, [SP, #4]
;RF4463PRO.c, 999 :: 		BAND = 5;
0x07A2	0x2005    MOVS	R0, #5
0x07A4	0xF88D0006  STRB	R0, [SP, #6]
;RF4463PRO.c, 1000 :: 		VCO = 0xfa;
0x07A8	0x20FA    MOVS	R0, #250
0x07AA	0xF88D0005  STRB	R0, [SP, #5]
;RF4463PRO.c, 1001 :: 		}
L_rf_init_freq105:
L_rf_init_freq103:
L_rf_init_freq101:
L_rf_init_freq99:
L_rf_init_freq97:
;RF4463PRO.c, 1003 :: 		DIV = OUTDIV/2;
0x07AE	0xF89D0004  LDRB	R0, [SP, #4]
0x07B2	0x0840    LSRS	R0, R0, #1
0x07B4	0xB2C0    UXTB	R0, R0
;RF4463PRO.c, 1005 :: 		mydata = (frequency*DIV)/3;
0x07B6	0xFB02F100  MUL	R1, R2, R0
; frequency end address is: 8 (R2)
0x07BA	0x2003    MOVS	R0, #3
0x07BC	0xFBB1F2F0  UDIV	R2, R1, R0
;RF4463PRO.c, 1006 :: 		INTE = (mydata/100000)-1;
0x07C0	0x483D    LDR	R0, [PC, #244]
0x07C2	0xFBB2F0F0  UDIV	R0, R2, R0
0x07C6	0x1E40    SUBS	R0, R0, #1
; INTE start address is: 28 (R7)
0x07C8	0xB2C7    UXTB	R7, R0
;RF4463PRO.c, 1007 :: 		FRAC = (mydata-(INTE+1)*100000)*16384/3125;
0x07CA	0xB2C0    UXTB	R0, R0
0x07CC	0x1C41    ADDS	R1, R0, #1
0x07CE	0xB209    SXTH	R1, R1
0x07D0	0x4839    LDR	R0, [PC, #228]
0x07D2	0x4348    MULS	R0, R1, R0
0x07D4	0x1A10    SUB	R0, R2, R0
0x07D6	0x0381    LSLS	R1, R0, #14
0x07D8	0xF6404035  MOVW	R0, #3125
0x07DC	0xFBB1F0F0  UDIV	R0, R1, R0
;RF4463PRO.c, 1008 :: 		FRAC = FRAC+0x80000;
0x07E0	0xF5002000  ADD	R0, R0, #524288
;RF4463PRO.c, 1010 :: 		FRAC_0 = FRAC;
; FRAC_0 start address is: 32 (R8)
0x07E4	0xFA5FF880  UXTB	R8, R0
;RF4463PRO.c, 1011 :: 		FRAC>>=8;
0x07E8	0x0A00    LSRS	R0, R0, #8
;RF4463PRO.c, 1012 :: 		FRAC_1 = FRAC;
; FRAC_1 start address is: 36 (R9)
0x07EA	0xFA5FF980  UXTB	R9, R0
;RF4463PRO.c, 1013 :: 		FRAC>>=8;
0x07EE	0x0A00    LSRS	R0, R0, #8
;RF4463PRO.c, 1014 :: 		FRAC_2 = FRAC;
; FRAC_2 start address is: 40 (R10)
0x07F0	0xFA5FFA80  UXTB	R10, R0
;RF4463PRO.c, 1018 :: 		app_command_buf[0] = 0x11;
0x07F4	0xF10D0207  ADD	R2, SP, #7
0x07F8	0x2011    MOVS	R0, #17
0x07FA	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 1019 :: 		app_command_buf[1]  = 0x20;    // 0x2051
0x07FC	0x1C51    ADDS	R1, R2, #1
0x07FE	0x2020    MOVS	R0, #32
0x0800	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1020 :: 		app_command_buf[2]  = 0x01;    //  1
0x0802	0x1C91    ADDS	R1, R2, #2
0x0804	0x2001    MOVS	R0, #1
0x0806	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1021 :: 		app_command_buf[3]  = 0x51;   // 0x2051
0x0808	0x1CD1    ADDS	R1, R2, #3
0x080A	0x2051    MOVS	R0, #81
0x080C	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1022 :: 		app_command_buf[4]  = 0x08|BAND;  //  high performance mode , clk outpu = osc /4
0x080E	0x1D11    ADDS	R1, R2, #4
0x0810	0xF89D0006  LDRB	R0, [SP, #6]
0x0814	0xF0400008  ORR	R0, R0, #8
0x0818	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1023 :: 		vRf4463SPIWriteBuffer(5, app_command_buf);
0x081A	0x4611    MOV	R1, R2
0x081C	0x2005    MOVS	R0, #5
0x081E	0xF000F8E9  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 1024 :: 		vBufferSetToZero( app_command_buf, 20 );
0x0822	0xF10D0007  ADD	R0, SP, #7
0x0826	0x2114    MOVS	R1, #20
0x0828	0xF000F8D2  BL	_vBufferSetToZero+0
;RF4463PRO.c, 1033 :: 		app_command_buf[0] = 0x11;
0x082C	0xF10D0207  ADD	R2, SP, #7
0x0830	0x2011    MOVS	R0, #17
0x0832	0x7010    STRB	R0, [R2, #0]
;RF4463PRO.c, 1034 :: 		app_command_buf[1]  = 0x40;    // 0x4000
0x0834	0x1C51    ADDS	R1, R2, #1
0x0836	0x2040    MOVS	R0, #64
0x0838	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1035 :: 		app_command_buf[2]  = 0x08;    //  8
0x083A	0x1C91    ADDS	R1, R2, #2
0x083C	0x2008    MOVS	R0, #8
0x083E	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1036 :: 		app_command_buf[3]  = 0x00;   // 0x4000
0x0840	0x1CD1    ADDS	R1, R2, #3
0x0842	0x2000    MOVS	R0, #0
0x0844	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1037 :: 		app_command_buf[4]  = INTE;   //  default value
0x0846	0x1D10    ADDS	R0, R2, #4
0x0848	0x7007    STRB	R7, [R0, #0]
; INTE end address is: 28 (R7)
;RF4463PRO.c, 1038 :: 		app_command_buf[5]  = FRAC_2;   //  defaul value
0x084A	0x1D50    ADDS	R0, R2, #5
0x084C	0xF880A000  STRB	R10, [R0, #0]
; FRAC_2 end address is: 40 (R10)
;RF4463PRO.c, 1039 :: 		app_command_buf[6]  = FRAC_1;   //  default value
0x0850	0x1D90    ADDS	R0, R2, #6
0x0852	0xF8809000  STRB	R9, [R0, #0]
; FRAC_1 end address is: 36 (R9)
;RF4463PRO.c, 1040 :: 		app_command_buf[7]  = FRAC_0;   // frac ,from WDS
0x0856	0x1DD0    ADDS	R0, R2, #7
0x0858	0xF8808000  STRB	R8, [R0, #0]
; FRAC_0 end address is: 32 (R8)
;RF4463PRO.c, 1041 :: 		app_command_buf[8]  = step_500K_step1;   // channel step1  from wds
0x085C	0xF2020108  ADDW	R1, R2, #8
0x0860	0x2088    MOVS	R0, #136
0x0862	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1042 :: 		app_command_buf[9]  = step_500K_step0;   // channel step0  from wds
0x0864	0xF2020109  ADDW	R1, R2, #9
0x0868	0x2089    MOVS	R0, #137
0x086A	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1043 :: 		app_command_buf[10] = 0x20;  //  from wds 
0x086C	0xF202010A  ADDW	R1, R2, #10
0x0870	0x2020    MOVS	R0, #32
0x0872	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1044 :: 		app_command_buf[11]  = VCO;    // from wds 
0x0874	0xF202010B  ADDW	R1, R2, #11
0x0878	0xF89D0005  LDRB	R0, [SP, #5]
0x087C	0x7008    STRB	R0, [R1, #0]
;RF4463PRO.c, 1045 :: 		vRf4463SPIWriteBuffer(12, app_command_buf);
0x087E	0x4611    MOV	R1, R2
0x0880	0x200C    MOVS	R0, #12
0x0882	0xF000F8B7  BL	_vRf4463SPIWriteBuffer+0
;RF4463PRO.c, 1046 :: 		vBufferSetToZero( app_command_buf, 20 );
0x0886	0xF10D0007  ADD	R0, SP, #7
0x088A	0x2114    MOVS	R1, #20
0x088C	0xF000F8A0  BL	_vBufferSetToZero+0
;RF4463PRO.c, 1047 :: 		}
L_end_rf_init_freq:
0x0890	0xF8DDE000  LDR	LR, [SP, #0]
0x0894	0xB007    ADD	SP, SP, #28
0x0896	0x4770    BX	LR
0x0898	0x008E2000  	_freq3+0
0x089C	0x00912000  	_freq2+0
0x08A0	0x00922000  	_freq1+0
0x08A4	0xF7800073  	#7600000
0x08A8	0x50200053  	#5460000
0x08AC	0xBF10003A  	#3850000
0x08B0	0xA8100029  	#2730000
0x08B4	0x9A20001D  	#1940000
0x08B8	0x86A00001  	#100000
; end of _rf_init_freq
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x1AF8	0xB081    SUB	SP, SP, #4
0x1AFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1AFE	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1B00	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x1B02	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x1B04	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x1B06	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x1B0A	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x1B0C	0x484A    LDR	R0, [PC, #296]
0x1B0E	0x1840    ADDS	R0, R0, R1
0x1B10	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x1B12	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x1B16	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x1B18	0xF64B3080  MOVW	R0, #48000
0x1B1C	0x4281    CMP	R1, R0
0x1B1E	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x1B20	0x4846    LDR	R0, [PC, #280]
0x1B22	0x6800    LDR	R0, [R0, #0]
0x1B24	0xF0400102  ORR	R1, R0, #2
0x1B28	0x4844    LDR	R0, [PC, #272]
0x1B2A	0x6001    STR	R1, [R0, #0]
0x1B2C	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x1B2E	0xF64550C0  MOVW	R0, #24000
0x1B32	0x4285    CMP	R5, R0
0x1B34	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x1B36	0x4841    LDR	R0, [PC, #260]
0x1B38	0x6800    LDR	R0, [R0, #0]
0x1B3A	0xF0400101  ORR	R1, R0, #1
0x1B3E	0x483F    LDR	R0, [PC, #252]
0x1B40	0x6001    STR	R1, [R0, #0]
0x1B42	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x1B44	0x483D    LDR	R0, [PC, #244]
0x1B46	0x6801    LDR	R1, [R0, #0]
0x1B48	0xF06F0007  MVN	R0, #7
0x1B4C	0x4001    ANDS	R1, R0
0x1B4E	0x483B    LDR	R0, [PC, #236]
0x1B50	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x1B52	0xF7FFF9B5  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x1B56	0x483A    LDR	R0, [PC, #232]
0x1B58	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x1B5A	0x483A    LDR	R0, [PC, #232]
0x1B5C	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x1B5E	0x483A    LDR	R0, [PC, #232]
0x1B60	0xEA020100  AND	R1, R2, R0, LSL #0
0x1B64	0x4839    LDR	R0, [PC, #228]
0x1B66	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x1B68	0xF0020001  AND	R0, R2, #1
0x1B6C	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1B6E	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1B70	0x4836    LDR	R0, [PC, #216]
0x1B72	0x6800    LDR	R0, [R0, #0]
0x1B74	0xF0000002  AND	R0, R0, #2
0x1B78	0x2800    CMP	R0, #0
0x1B7A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x1B7C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1B7E	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x1B80	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1B82	0xF4023080  AND	R0, R2, #65536
0x1B86	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x1B88	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1B8A	0x4830    LDR	R0, [PC, #192]
0x1B8C	0x6800    LDR	R0, [R0, #0]
0x1B8E	0xF4003000  AND	R0, R0, #131072
0x1B92	0x2800    CMP	R0, #0
0x1B94	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x1B96	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1B98	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x1B9A	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1B9C	0xF0025080  AND	R0, R2, #268435456
0x1BA0	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x1BA2	0x482A    LDR	R0, [PC, #168]
0x1BA4	0x6800    LDR	R0, [R0, #0]
0x1BA6	0xF0405180  ORR	R1, R0, #268435456
0x1BAA	0x4828    LDR	R0, [PC, #160]
0x1BAC	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1BAE	0x4827    LDR	R0, [PC, #156]
0x1BB0	0x6800    LDR	R0, [R0, #0]
0x1BB2	0xF0005000  AND	R0, R0, #536870912
0x1BB6	0x2800    CMP	R0, #0
0x1BB8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x1BBA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1BBC	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1BBE	0xF0026080  AND	R0, R2, #67108864
0x1BC2	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x1BC4	0x4821    LDR	R0, [PC, #132]
0x1BC6	0x6800    LDR	R0, [R0, #0]
0x1BC8	0xF0406180  ORR	R1, R0, #67108864
0x1BCC	0x481F    LDR	R0, [PC, #124]
0x1BCE	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1BD0	0x4611    MOV	R1, R2
0x1BD2	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1BD4	0x481D    LDR	R0, [PC, #116]
0x1BD6	0x6800    LDR	R0, [R0, #0]
0x1BD8	0xF0006000  AND	R0, R0, #134217728
0x1BDC	0x2800    CMP	R0, #0
0x1BDE	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x1BE0	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1BE2	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x1BE4	0x4611    MOV	R1, R2
0x1BE6	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1BE8	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1BEC	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x1BEE	0x4817    LDR	R0, [PC, #92]
0x1BF0	0x6800    LDR	R0, [R0, #0]
0x1BF2	0xF0407180  ORR	R1, R0, #16777216
0x1BF6	0x4815    LDR	R0, [PC, #84]
0x1BF8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1BFA	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x1BFC	0x4813    LDR	R0, [PC, #76]
0x1BFE	0x6800    LDR	R0, [R0, #0]
0x1C00	0xF0007000  AND	R0, R0, #33554432
0x1C04	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x1C06	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x1C08	0x460A    MOV	R2, R1
0x1C0A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x1C0C	0x480C    LDR	R0, [PC, #48]
0x1C0E	0x6800    LDR	R0, [R0, #0]
0x1C10	0xF000010C  AND	R1, R0, #12
0x1C14	0x0090    LSLS	R0, R2, #2
0x1C16	0xF000000C  AND	R0, R0, #12
0x1C1A	0x4281    CMP	R1, R0
0x1C1C	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1C1E	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x1C20	0xF8DDE000  LDR	LR, [SP, #0]
0x1C24	0xB001    ADD	SP, SP, #4
0x1C26	0x4770    BX	LR
0x1C28	0x00810101  	#16842881
0x1C2C	0x0402001D  	#1901570
0x1C30	0x00000000  	#0
0x1C34	0x19400001  	#72000
0x1C38	0x257F0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x1C3C	0x20004002  	FLASH_ACR+0
0x1C40	0x10044002  	RCC_CFGR+0
0x1C44	0x102C4002  	RCC_CFGR2+0
0x1C48	0xFFFF000F  	#1048575
0x1C4C	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x0EC0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x0EC2	0x4815    LDR	R0, [PC, #84]
0x0EC4	0x6800    LDR	R0, [R0, #0]
0x0EC6	0xF0400101  ORR	R1, R0, #1
0x0ECA	0x4813    LDR	R0, [PC, #76]
0x0ECC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x0ECE	0x4913    LDR	R1, [PC, #76]
0x0ED0	0x4813    LDR	R0, [PC, #76]
0x0ED2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x0ED4	0x4810    LDR	R0, [PC, #64]
0x0ED6	0x6801    LDR	R1, [R0, #0]
0x0ED8	0x4812    LDR	R0, [PC, #72]
0x0EDA	0x4001    ANDS	R1, R0
0x0EDC	0x480E    LDR	R0, [PC, #56]
0x0EDE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x0EE0	0x480D    LDR	R0, [PC, #52]
0x0EE2	0x6801    LDR	R1, [R0, #0]
0x0EE4	0xF46F2080  MVN	R0, #262144
0x0EE8	0x4001    ANDS	R1, R0
0x0EEA	0x480B    LDR	R0, [PC, #44]
0x0EEC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x0EEE	0x480C    LDR	R0, [PC, #48]
0x0EF0	0x6801    LDR	R1, [R0, #0]
0x0EF2	0xF46F00FE  MVN	R0, #8323072
0x0EF6	0x4001    ANDS	R1, R0
0x0EF8	0x4809    LDR	R0, [PC, #36]
0x0EFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x0EFC	0x4806    LDR	R0, [PC, #24]
0x0EFE	0x6801    LDR	R1, [R0, #0]
0x0F00	0xF06F50A0  MVN	R0, #335544320
0x0F04	0x4001    ANDS	R1, R0
0x0F06	0x4804    LDR	R0, [PC, #16]
0x0F08	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x0F0A	0xF04F0100  MOV	R1, #0
0x0F0E	0x4806    LDR	R0, [PC, #24]
0x0F10	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x0F12	0xB001    ADD	SP, SP, #4
0x0F14	0x4770    BX	LR
0x0F16	0xBF00    NOP
0x0F18	0x10004002  	RCC_CR+0
0x0F1C	0x0000F0FF  	#-251723776
0x0F20	0x10044002  	RCC_CFGR+0
0x0F24	0xFFFFFEF6  	#-17367041
0x0F28	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x19D4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x19D6	0x4902    LDR	R1, [PC, #8]
0x19D8	0x4802    LDR	R0, [PC, #8]
0x19DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x19DC	0xB001    ADD	SP, SP, #4
0x19DE	0x4770    BX	LR
0x19E0	0x19400001  	#72000
0x19E4	0x00942000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x19E8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x19EA	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x19EC	0xB001    ADD	SP, SP, #4
0x19EE	0x4770    BX	LR
; end of ___GenExcept
0x25AC	0xB500    PUSH	(R14)
0x25AE	0xF8DFB014  LDR	R11, [PC, #20]
0x25B2	0xF8DFA014  LDR	R10, [PC, #20]
0x25B6	0xF8DFC014  LDR	R12, [PC, #20]
0x25BA	0xF7FEFCB7  BL	3884
0x25BE	0xBD00    POP	(R15)
0x25C0	0x4770    BX	LR
0x25C2	0xBF00    NOP
0x25C4	0x00002000  	#536870912
0x25C8	0x008D2000  	#536871053
0x25CC	0x1C500000  	#7248
0x262C	0xB500    PUSH	(R14)
0x262E	0xF8DFB010  LDR	R11, [PC, #16]
0x2632	0xF8DFA010  LDR	R10, [PC, #16]
0x2636	0xF7FEFC83  BL	3904
0x263A	0xBD00    POP	(R15)
0x263C	0x4770    BX	LR
0x263E	0xBF00    NOP
0x2640	0x00002000  	#536870912
0x2644	0x00BC2000  	#536871100
;__Lib_System_105_107.c,389 :: __Lib_System_105_107_ADCPrescTable [4]
0x0DB4	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;RF4463PRO.c,0 :: ?ICS_RF_MODEM_MOD_TYPE_12_data [16]
0x1C50	0x000C2011 ;?ICS_RF_MODEM_MOD_TYPE_12_data+0
0x1C54	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+4
0x1C58	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+8
0x1C5C	0x00000000 ;?ICS_RF_MODEM_MOD_TYPE_12_data+12
; end of ?ICS_RF_MODEM_MOD_TYPE_12_data
;RF4463PRO.c,0 :: ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data [12]
0x1C60	0x18082011 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+0
0x1C64	0x00000000 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+4
0x1C68	0x00000000 ;?ICS_RF_MODEM_TX_RAMP_DELAY_8_data+8
; end of ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
;,0 :: _initBlock_3 [28]
; Containing: ?ICS_RF_MODEM_AFC_GEAR_7_data [13]
;             ?ICS_RF_MODEM_OOK_CNT1_11_data [15]
0x1C6C	0x2C072011 ;_initBlock_3+0 : ?ICS_RF_MODEM_AFC_GEAR_7_data at 0x1C6C
0x1C70	0x00000000 ;_initBlock_3+4
0x1C74	0x00000000 ;_initBlock_3+8
0x1C78	0x0B201100 ;_initBlock_3+12 : ?ICS_RF_MODEM_OOK_CNT1_11_data at 0x1C79
0x1C7C	0x00000042 ;_initBlock_3+16
0x1C80	0x00000000 ;_initBlock_3+20
0x1C84	0x00000000 ;_initBlock_3+24
; end of _initBlock_3
;RF4463PRO.c,0 :: ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data [16]
0x1C88	0x000C2111 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+0
0x1C8C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+4
0x1C90	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+8
0x1C94	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
;RF4463PRO.c,0 :: ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data [16]
0x1C98	0x0C0C2111 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+0
0x1C9C	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+4
0x1CA0	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+8
0x1CA4	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
;RF4463PRO.c,0 :: ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data [16]
0x1CA8	0x180C2111 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+0
0x1CAC	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+4
0x1CB0	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+8
0x1CB4	0x00000000 ;?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data+12
; end of ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
;,0 :: _initBlock_7 [26]
; Containing: ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data [13]
;             ?ICS_RF_MODEM_BCR_OSR_1_9_data [13]
0x1CB8	0x38092011 ;_initBlock_7+0 : ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data at 0x1CB8
0x1CBC	0x00000000 ;_initBlock_7+4
0x1CC0	0x00000000 ;_initBlock_7+8
0x1CC4	0x09201100 ;_initBlock_7+12 : ?ICS_RF_MODEM_BCR_OSR_1_9_data at 0x1CC5
0x1CC8	0x00000022 ;_initBlock_7+16
0x1CCC	0x00000000 ;_initBlock_7+20
0x1CD0	0x0000 ;_initBlock_7+24
; end of _initBlock_7
;,0 :: _initBlock_8 [1056]
; Containing: ?ICS_RF_SYNTH_PFDCP_CPFF_7_data [11]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850 [132]
;             RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433 [132]
;             RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433 [132]
;             RF_MODEM_MOD_TYPE_12 [132]
;             RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433 [132]
;             RF_MODEM_OOK_CNT1_11_850 [121]
0x1CD2	0x00072311 ;_initBlock_8+0 : ?ICS_RF_SYNTH_PFDCP_CPFF_7_data at 0x1CD2
0x1CD6	0x00000000 ;_initBlock_8+4
0x1CDA	0xFF000000 ;_initBlock_8+8 : RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850 at 0x1CDD
0x1CDE	0xF57F30C4 ;_initBlock_8+12
0x1CE2	0x05DEB8B5 ;_initBlock_8+16
0x1CE6	0xFF0C1617 ;_initBlock_8+20
0x1CEA	0xF57F30C4 ;_initBlock_8+24
0x1CEE	0x05DEB8B5 ;_initBlock_8+28
0x1CF2	0xFF0C1617 ;_initBlock_8+32
0x1CF6	0xCF510FBA ;_initBlock_8+36
0x1CFA	0x1BFCC9A9 ;_initBlock_8+40
0x1CFE	0xFF010F1E ;_initBlock_8+44
0x1D02	0xF57F30C4 ;_initBlock_8+48
0x1D06	0x05DEB8B5 ;_initBlock_8+52
0x1D0A	0xFF0C1617 ;_initBlock_8+56
0x1D0E	0xCF510FBA ;_initBlock_8+60
0x1D12	0x1BFCC9A9 ;_initBlock_8+64
0x1D16	0xFF010F1E ;_initBlock_8+68
0x1D1A	0xF57F30C4 ;_initBlock_8+72
0x1D1E	0x05DEB8B5 ;_initBlock_8+76
0x1D22	0x7E0C1617 ;_initBlock_8+80
0x1D26	0x58BA1B64 ;_initBlock_8+84
0x1D2A	0xD6CEDD0B ;_initBlock_8+88
0x1D2E	0x7E00F6E6 ;_initBlock_8+92
0x1D32	0x58BA1B64 ;_initBlock_8+96
0x1D36	0xD6CEDD0B ;_initBlock_8+100
0x1D3A	0x3900F6E6 ;_initBlock_8+104
0x1D3E	0x7FC3002B ;_initBlock_8+108
0x1D42	0xDCEC0C3F ;_initBlock_8+112
0x1D46	0xA2EDE3DC ;_initBlock_8+116
0x1D4A	0x3FAF2681 ;_initBlock_8+120
0x1D4E	0xDBC7C8EE ;_initBlock_8+124
0x1D52	0xCC0802F2 ;_initBlock_8+128
0x1D56	0x21A030A1 ;_initBlock_8+132
0x1D5A	0xEAC9B9D1 ;_initBlock_8+136
0x1D5E	0xB8111205 ;_initBlock_8+140 : RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433 at 0x1D61
0x1D62	0x161705DE ;_initBlock_8+144
0x1D66	0x1500030C ;_initBlock_8+148
0x1D6A	0xB80000FF ;_initBlock_8+152
0x1D6E	0x161705DE ;_initBlock_8+156
0x1D72	0x1500030C ;_initBlock_8+160
0x1D76	0xB90000FF ;_initBlock_8+164
0x1D7A	0x1205EAC9 ;_initBlock_8+168
0x1D7E	0x15040A11 ;_initBlock_8+172
0x1D82	0xB80003FC ;_initBlock_8+176
0x1D86	0x161705DE ;_initBlock_8+180
0x1D8A	0x1500030C ;_initBlock_8+184
0x1D8E	0xB90000FF ;_initBlock_8+188
0x1D92	0x1205EAC9 ;_initBlock_8+192
0x1D96	0x15040A11 ;_initBlock_8+196
0x1D9A	0xDD0003FC ;_initBlock_8+200
0x1D9E	0xF6E6D6CE ;_initBlock_8+204
0x1DA2	0x15030300 ;_initBlock_8+208
0x1DA6	0xF4003FF0 ;_initBlock_8+212
0x1DAA	0xECDFD6DB ;_initBlock_8+216
0x1DAE	0x1501FEF7 ;_initBlock_8+220
0x1DB2	0xF403FFF0 ;_initBlock_8+224
0x1DB6	0xECDFD6DB ;_initBlock_8+228
0x1DBA	0x1501FEF7 ;_initBlock_8+232
0x1DBE	0x0C03FFF0 ;_initBlock_8+236
0x1DC2	0xE3DCDCEC ;_initBlock_8+240
0x1DC6	0x15FDF6ED ;_initBlock_8+244
0x1DCA	0xC80FFFC0 ;_initBlock_8+248
0x1DCE	0x02F2DBC7 ;_initBlock_8+252
0x1DD2	0x15030708 ;_initBlock_8+256
0x1DD6	0xB9000FFC ;_initBlock_8+260
0x1DDA	0x1205EAC9 ;_initBlock_8+264
0x1DDE	0x15040A11 ;_initBlock_8+268
0x1DE2	0xB80003FC ;_initBlock_8+272 : RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850 at 0x1DE5
0x1DE6	0x161705DE ;_initBlock_8+276
0x1DEA	0x1500030C ;_initBlock_8+280
0x1DEE	0xB80000FF ;_initBlock_8+284
0x1DF2	0x161705DE ;_initBlock_8+288
0x1DF6	0x1500030C ;_initBlock_8+292
0x1DFA	0xC90000FF ;_initBlock_8+296
0x1DFE	0x0F1E1BFC ;_initBlock_8+300
0x1E02	0x15FDFC01 ;_initBlock_8+304
0x1E06	0xB80F00FF ;_initBlock_8+308
0x1E0A	0x161705DE ;_initBlock_8+312
0x1E0E	0x1500030C ;_initBlock_8+316
0x1E12	0xC90000FF ;_initBlock_8+320
0x1E16	0x0F1E1BFC ;_initBlock_8+324
0x1E1A	0x15FDFC01 ;_initBlock_8+328
0x1E1E	0xB80F00FF ;_initBlock_8+332
0x1E22	0x161705DE ;_initBlock_8+336
0x1E26	0x1500030C ;_initBlock_8+340
0x1E2A	0xDD0000FF ;_initBlock_8+344
0x1E2E	0xF6E6D6CE ;_initBlock_8+348
0x1E32	0x15030300 ;_initBlock_8+352
0x1E36	0x03003FF0 ;_initBlock_8+356
0x1E3A	0x3FF01503 ;_initBlock_8+360
0x1E3E	0x1B647E00 ;_initBlock_8+364
0x1E42	0x0C0B58BA ;_initBlock_8+368
0x1E46	0xE3DCDCEC ;_initBlock_8+372
0x1E4A	0x15FDF6ED ;_initBlock_8+376
0x1E4E	0xC80FFFC0 ;_initBlock_8+380
0x1E52	0x02F2DBC7 ;_initBlock_8+384
0x1E56	0x15030708 ;_initBlock_8+388
0x1E5A	0xB9000FFC ;_initBlock_8+392
0x1E5E	0x1205EAC9 ;_initBlock_8+396
0x1E62	0x15040A11 ;_initBlock_8+400
0x1E66	0x030003FC ;_initBlock_8+404 : RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850 at 0x1E69
0x1E6A	0x00FF1500 ;_initBlock_8+408
0x1E6E	0x30C4FF00 ;_initBlock_8+412
0x1E72	0x03B5F57F ;_initBlock_8+416
0x1E76	0x00FF1500 ;_initBlock_8+420
0x1E7A	0x30C4FF00 ;_initBlock_8+424
0x1E7E	0xFCB5F57F ;_initBlock_8+428
0x1E82	0x00FF15FD ;_initBlock_8+432
0x1E86	0x0FBAFF0F ;_initBlock_8+436
0x1E8A	0x03A9CF51 ;_initBlock_8+440
0x1E8E	0x00FF1500 ;_initBlock_8+444
0x1E92	0x30C4FF00 ;_initBlock_8+448
0x1E96	0xFCB5F57F ;_initBlock_8+452
0x1E9A	0x00FF15FD ;_initBlock_8+456
0x1E9E	0x0FBAFF0F ;_initBlock_8+460
0x1EA2	0x03A9CF51 ;_initBlock_8+464
0x1EA6	0x00FF1500 ;_initBlock_8+468
0x1EAA	0x30C4FF00 ;_initBlock_8+472
0x1EAE	0x03B5F57F ;_initBlock_8+476
0x1EB2	0x3FF01503 ;_initBlock_8+480
0x1EB6	0x1B647E00 ;_initBlock_8+484
0x1EBA	0xF60B58BA ;_initBlock_8+488
0x1EBE	0xFFC015FD ;_initBlock_8+492
0x1EC2	0x002B390F ;_initBlock_8+496
0x1EC6	0x073F7FC3 ;_initBlock_8+500
0x1ECA	0x0FFC1503 ;_initBlock_8+504
0x1ECE	0x2681A200 ;_initBlock_8+508
0x1ED2	0x0AEE3FAF ;_initBlock_8+512
0x1ED6	0x03FC1504 ;_initBlock_8+516
0x1EDA	0x30A1CC00 ;_initBlock_8+520
0x1EDE	0x00D121A0 ;_initBlock_8+524
0x1EE2	0x00000000 ;_initBlock_8+528
0x1EE6	0x00000000 ;_initBlock_8+532
0x1EEA	0x03000000 ;_initBlock_8+536 : RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433 at 0x1EED
0x1EEE	0x00FF1500 ;_initBlock_8+540
0x1EF2	0x30C4FF00 ;_initBlock_8+544
0x1EF6	0x03B5F57F ;_initBlock_8+548
0x1EFA	0x00FF1500 ;_initBlock_8+552
0x1EFE	0x30C4FF00 ;_initBlock_8+556
0x1F02	0x0AB5F57F ;_initBlock_8+560
0x1F06	0x03FC1504 ;_initBlock_8+564
0x1F0A	0x30A1CC00 ;_initBlock_8+568
0x1F0E	0x03D121A0 ;_initBlock_8+572
0x1F12	0x00FF1500 ;_initBlock_8+576
0x1F16	0x30C4FF00 ;_initBlock_8+580
0x1F1A	0x0AB5F57F ;_initBlock_8+584
0x1F1E	0x03FC1504 ;_initBlock_8+588
0x1F22	0x30A1CC00 ;_initBlock_8+592
0x1F26	0x03D121A0 ;_initBlock_8+596
0x1F2A	0x3FF01503 ;_initBlock_8+600
0x1F2E	0x1B647E00 ;_initBlock_8+604
0x1F32	0xFE0B58BA ;_initBlock_8+608
0x1F36	0xFFF01501 ;_initBlock_8+612
0x1F3A	0x0F475B03 ;_initBlock_8+616
0x1F3E	0xFE256DC0 ;_initBlock_8+620
0x1F42	0xFFF01501 ;_initBlock_8+624
0x1F46	0x0F475B03 ;_initBlock_8+628
0x1F4A	0xF6256DC0 ;_initBlock_8+632
0x1F4E	0xFFC015FD ;_initBlock_8+636
0x1F52	0x002B390F ;_initBlock_8+640
0x1F56	0x073F7FC3 ;_initBlock_8+644
0x1F5A	0x0FFC1503 ;_initBlock_8+648
0x1F5E	0x2681A200 ;_initBlock_8+652
0x1F62	0x0AEE3FAF ;_initBlock_8+656
0x1F66	0x03FC1504 ;_initBlock_8+660
0x1F6A	0x30A1CC00 ;_initBlock_8+664
0x1F6E	0x03D121A0 ;_initBlock_8+668 : RF_MODEM_MOD_TYPE_12 at 0x1F71
0x1F72	0x12000700 ;_initBlock_8+672
0x1F76	0xC62D04C0 ;_initBlock_8+676
0x1F7A	0x030000C0 ;_initBlock_8+680
0x1F7E	0x25000700 ;_initBlock_8+684
0x1F82	0xC62D0480 ;_initBlock_8+688
0x1F86	0x030000C0 ;_initBlock_8+692
0x1F8A	0x4B000700 ;_initBlock_8+696
0x1F8E	0xC62D0400 ;_initBlock_8+700
0x1F92	0x030000C0 ;_initBlock_8+704
0x1F96	0x96000700 ;_initBlock_8+708
0x1F9A	0xC62D0400 ;_initBlock_8+712
0x1F9E	0x030000C0 ;_initBlock_8+716
0x1FA2	0x2C010700 ;_initBlock_8+720
0x1FA6	0xC62D0400 ;_initBlock_8+724
0x1FAA	0x030100C0 ;_initBlock_8+728
0x1FAE	0x2C010700 ;_initBlock_8+732
0x1FB2	0xC62D0800 ;_initBlock_8+736
0x1FB6	0x030100C0 ;_initBlock_8+740
0x1FBA	0x58020700 ;_initBlock_8+744
0x1FBE	0xC62D0800 ;_initBlock_8+748
0x1FC2	0x030100C0 ;_initBlock_8+752
0x1FC6	0x84030700 ;_initBlock_8+756
0x1FCA	0xC62D0800 ;_initBlock_8+760
0x1FCE	0x030100C0 ;_initBlock_8+764
0x1FD2	0x10270700 ;_initBlock_8+768
0x1FD6	0xC3C90100 ;_initBlock_8+772
0x1FDA	0x03010080 ;_initBlock_8+776
0x1FDE	0x4B4C0700 ;_initBlock_8+780
0x1FE2	0xC3C90140 ;_initBlock_8+784
0x1FE6	0x031B0080 ;_initBlock_8+788
0x1FEA	0x07000700 ;_initBlock_8+792
0x1FEE	0xC62D04D0 ;_initBlock_8+796
0x1FF2	0xFF0000C0 ;_initBlock_8+800 : RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433 at 0x1FF5
0x1FF6	0xF57F30C4 ;_initBlock_8+804
0x1FFA	0x05DEB8B5 ;_initBlock_8+808
0x1FFE	0xFF0C1617 ;_initBlock_8+812
0x2002	0xF57F30C4 ;_initBlock_8+816
0x2006	0x05DEB8B5 ;_initBlock_8+820
0x200A	0xCC0C1617 ;_initBlock_8+824
0x200E	0x21A030A1 ;_initBlock_8+828
0x2012	0xEAC9B9D1 ;_initBlock_8+832
0x2016	0xFF111205 ;_initBlock_8+836
0x201A	0xF57F30C4 ;_initBlock_8+840
0x201E	0x05DEB8B5 ;_initBlock_8+844
0x2022	0xCC0C1617 ;_initBlock_8+848
0x2026	0x21A030A1 ;_initBlock_8+852
0x202A	0xEAC9B9D1 ;_initBlock_8+856
0x202E	0x7E111205 ;_initBlock_8+860
0x2032	0x58BA1B64 ;_initBlock_8+864
0x2036	0xD6CEDD0B ;_initBlock_8+868
0x203A	0x5B00F6E6 ;_initBlock_8+872
0x203E	0x6DC00F47 ;_initBlock_8+876
0x2042	0xD6DBF425 ;_initBlock_8+880
0x2046	0x5BF7ECDF ;_initBlock_8+884
0x204A	0x6DC00F47 ;_initBlock_8+888
0x204E	0xD6DBF425 ;_initBlock_8+892
0x2052	0x39F7ECDF ;_initBlock_8+896
0x2056	0x7FC3002B ;_initBlock_8+900
0x205A	0xDCEC0C3F ;_initBlock_8+904
0x205E	0xA2EDE3DC ;_initBlock_8+908
0x2062	0x3FAF2681 ;_initBlock_8+912
0x2066	0xDBC7C8EE ;_initBlock_8+916
0x206A	0xCC0802F2 ;_initBlock_8+920
0x206E	0x21A030A1 ;_initBlock_8+924
0x2072	0xEAC9B9D1 ;_initBlock_8+928
0x2076	0xA4111205 ;_initBlock_8+932 : RF_MODEM_OOK_CNT1_11_850 at 0x2079
0x207A	0x0381D602 ;_initBlock_8+936
0x207E	0xFF80019B ;_initBlock_8+940
0x2082	0x02A4020C ;_initBlock_8+944
0x2086	0xE70083D6 ;_initBlock_8+948
0x208A	0x0CFF8001 ;_initBlock_8+952
0x208E	0xD602A402 ;_initBlock_8+956
0x2092	0x01E70083 ;_initBlock_8+960
0x2096	0x020CFF80 ;_initBlock_8+964
0x209A	0x03D603A4 ;_initBlock_8+968
0x209E	0x80011101 ;_initBlock_8+972
0x20A2	0xA4020CFF ;_initBlock_8+976
0x20A6	0x0103D603 ;_initBlock_8+980
0x20AA	0xFF800155 ;_initBlock_8+984
0x20AE	0x03A4020C ;_initBlock_8+988
0x20B2	0x000103D6 ;_initBlock_8+992
0x20B6	0x0CFF8001 ;_initBlock_8+996
0x20BA	0xD603A402 ;_initBlock_8+1000
0x20BE	0x01800003 ;_initBlock_8+1004
0x20C2	0x020CFF80 ;_initBlock_8+1008
0x20C6	0x03D603A4 ;_initBlock_8+1012
0x20CA	0x80018000 ;_initBlock_8+1016
0x20CE	0xA4020CFF ;_initBlock_8+1020
0x20D2	0x0003D603 ;_initBlock_8+1024
0x20D6	0xFF8001D5 ;_initBlock_8+1028
0x20DA	0x03A4020C ;_initBlock_8+1032
0x20DE	0xD50003D6 ;_initBlock_8+1036
0x20E2	0x0CFF8001 ;_initBlock_8+1040
0x20E6	0xD602A402 ;_initBlock_8+1044
0x20EA	0x01B40281 ;_initBlock_8+1048
0x20EE	0x020CFF80 ;_initBlock_8+1052
; end of _initBlock_8
;RF4463PRO.c,297 :: _RF_MODEM_OOK_CNT1_11_433 [121]
0x20F2	0x83D602A4 ;_RF_MODEM_OOK_CNT1_11_433+0
0x20F6	0x8001AD00 ;_RF_MODEM_OOK_CNT1_11_433+4
0x20FA	0xA4000CFF ;_RF_MODEM_OOK_CNT1_11_433+8
0x20FE	0x0083D602 ;_RF_MODEM_OOK_CNT1_11_433+12
0x2102	0xFF8001AD ;_RF_MODEM_OOK_CNT1_11_433+16
0x2106	0x03A4000C ;_RF_MODEM_OOK_CNT1_11_433+20
0x210A	0xCC0003D6 ;_RF_MODEM_OOK_CNT1_11_433+24
0x210E	0x0CFF8001 ;_RF_MODEM_OOK_CNT1_11_433+28
0x2112	0xD603A400 ;_RF_MODEM_OOK_CNT1_11_433+32
0x2116	0x01CC0003 ;_RF_MODEM_OOK_CNT1_11_433+36
0x211A	0x000CFF80 ;_RF_MODEM_OOK_CNT1_11_433+40
0x211E	0x03D603A4 ;_RF_MODEM_OOK_CNT1_11_433+44
0x2122	0x80010001 ;_RF_MODEM_OOK_CNT1_11_433+48
0x2126	0xA4000CFF ;_RF_MODEM_OOK_CNT1_11_433+52
0x212A	0x0003D603 ;_RF_MODEM_OOK_CNT1_11_433+56
0x212E	0xFF800180 ;_RF_MODEM_OOK_CNT1_11_433+60
0x2132	0x03A4000C ;_RF_MODEM_OOK_CNT1_11_433+64
0x2136	0x400003D6 ;_RF_MODEM_OOK_CNT1_11_433+68
0x213A	0x0CFF8001 ;_RF_MODEM_OOK_CNT1_11_433+72
0x213E	0xD603A400 ;_RF_MODEM_OOK_CNT1_11_433+76
0x2142	0x012B0003 ;_RF_MODEM_OOK_CNT1_11_433+80
0x2146	0x000CFF80 ;_RF_MODEM_OOK_CNT1_11_433+84
0x214A	0x03D603A4 ;_RF_MODEM_OOK_CNT1_11_433+88
0x214E	0x8001D500 ;_RF_MODEM_OOK_CNT1_11_433+92
0x2152	0xA4000CFF ;_RF_MODEM_OOK_CNT1_11_433+96
0x2156	0x0003D603 ;_RF_MODEM_OOK_CNT1_11_433+100
0x215A	0xFF8001D5 ;_RF_MODEM_OOK_CNT1_11_433+104
0x215E	0x02A4000C ;_RF_MODEM_OOK_CNT1_11_433+108
0x2162	0xB40281D6 ;_RF_MODEM_OOK_CNT1_11_433+112
0x2166	0x0CFF8001 ;_RF_MODEM_OOK_CNT1_11_433+116
0x216A	0x00 ;_RF_MODEM_OOK_CNT1_11_433+120
; end of _RF_MODEM_OOK_CNT1_11_433
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x216C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2170	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x2174	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2178	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x217C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2180	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2184	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2188	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x218C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2190	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2194	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2198	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x219C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x21A0	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x21A4	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x21A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x21AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x21B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x21B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x21B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x21BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x21C0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x21C4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x21C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x21CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x21D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x21D4	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x21D8	0x0000001D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x21DC	0x0000001E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x21E0	0x0000001F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x21E4	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x21E8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x21EC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x21F0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x21F4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x21F8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x21FC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x2200	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x2204	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x2208	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x220C	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x2210	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x2214	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x2218	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x221C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x2220	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x2224	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x2228	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x222C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x2230	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x2234	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x2238	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x223C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x2240	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;,0 :: _initBlock_12 [198]
; Containing: RF_MODEM_AGC_WINDOW_SIZE_9_850 [99]
;             RF_MODEM_BCR_OSR_1_9_850 [99]
0x2244	0x00ABAB11 ;_initBlock_12+0 : RF_MODEM_AGC_WINDOW_SIZE_9_850 at 0x2244
0x2248	0x00FFFF02 ;_initBlock_12+4
0x224C	0xABAB112B ;_initBlock_12+8
0x2250	0xFFFF0200 ;_initBlock_12+12
0x2254	0x56112B00 ;_initBlock_12+16
0x2258	0xD5020056 ;_initBlock_12+20
0x225C	0x112A0055 ;_initBlock_12+24
0x2260	0x02002B2B ;_initBlock_12+28
0x2264	0x2900AB6A ;_initBlock_12+32
0x2268	0x00151511 ;_initBlock_12+36
0x226C	0x00AB4202 ;_initBlock_12+40
0x2270	0x0E0E1128 ;_initBlock_12+44
0x2274	0x55210200 ;_initBlock_12+48
0x2278	0x0E112800 ;_initBlock_12+52
0x227C	0x1002000E ;_initBlock_12+56
0x2280	0x112800AB ;_initBlock_12+60
0x2284	0x02000E0E ;_initBlock_12+64
0x2288	0x2800AB10 ;_initBlock_12+68
0x228C	0x000D0D22 ;_initBlock_12+72
0x2290	0x0000321A ;_initBlock_12+76
0x2294	0x07072228 ;_initBlock_12+80
0x2298	0x9A191A00 ;_initBlock_12+84
0x229C	0xCD112700 ;_initBlock_12+88
0x22A0	0x301A00CD ;_initBlock_12+92
0x22A4	0x032B0000 ;_initBlock_12+96 : RF_MODEM_BCR_OSR_1_9_850 at 0x22A7
0x22A8	0xC6A7000D ;_initBlock_12+100
0x22AC	0xC2025400 ;_initBlock_12+104
0x22B0	0xA7000D03 ;_initBlock_12+108
0x22B4	0x025400C6 ;_initBlock_12+112
0x22B8	0x018701C2 ;_initBlock_12+116
0x22BC	0xA8008B4F ;_initBlock_12+120
0x22C0	0xC300C202 ;_initBlock_12+124
0x22C4	0x01179F02 ;_initBlock_12+128
0x22C8	0x00000293 ;_initBlock_12+132
0x22CC	0x2D3E0562 ;_initBlock_12+136
0x22D0	0x00020405 ;_initBlock_12+140
0x22D4	0xDD074100 ;_initBlock_12+144
0x22D8	0x02FF0744 ;_initBlock_12+148
0x22DC	0x07410000 ;_initBlock_12+152
0x22E0	0xFF0744DD ;_initBlock_12+156
0x22E4	0x41000002 ;_initBlock_12+160
0x22E8	0x0744DD07 ;_initBlock_12+164
0x22EC	0x000002FF ;_initBlock_12+168
0x22F0	0x7B5E0475 ;_initBlock_12+172
0x22F4	0x00029A05 ;_initBlock_12+176
0x22F8	0x88083C00 ;_initBlock_12+180
0x22FC	0x02FF0789 ;_initBlock_12+184
0x2300	0x00AA0300 ;_initBlock_12+188
0x2304	0x4600CF8B ;_initBlock_12+192
0x2308	0xC202 ;_initBlock_12+196
; end of _initBlock_12
;,0 :: _initBlock_13 [198]
; Containing: RF_MODEM_BCR_OSR_1_9_433 [99]
;             RF_MODEM_AGC_WINDOW_SIZE_9_433 [99]
0x230A	0xA7000D03 ;_initBlock_13+0 : RF_MODEM_BCR_OSR_1_9_433 at 0x230A
0x230E	0x025400C6 ;_initBlock_13+4
0x2312	0x018701C2 ;_initBlock_13+8
0x2316	0xA8008B4F ;_initBlock_13+12
0x231A	0xC300C202 ;_initBlock_13+16
0x231E	0x02179F02 ;_initBlock_13+20
0x2322	0x0000021A ;_initBlock_13+24
0x2326	0x2D3E0562 ;_initBlock_13+28
0x232A	0x0002FF07 ;_initBlock_13+32
0x232E	0xDD074100 ;_initBlock_13+36
0x2332	0x02FF0744 ;_initBlock_13+40
0x2336	0x07410000 ;_initBlock_13+44
0x233A	0xFF0744DD ;_initBlock_13+48
0x233E	0x41000002 ;_initBlock_13+52
0x2342	0x0744DD07 ;_initBlock_13+56
0x2346	0x000002FF ;_initBlock_13+60
0x234A	0x44DD0741 ;_initBlock_13+64
0x234E	0x0002FF07 ;_initBlock_13+68
0x2352	0x5E047500 ;_initBlock_13+72
0x2356	0x029A057B ;_initBlock_13+76
0x235A	0x083C0000 ;_initBlock_13+80
0x235E	0xFF078988 ;_initBlock_13+84
0x2362	0xAA030002 ;_initBlock_13+88
0x2366	0x00CF8B00 ;_initBlock_13+92
0x236A	0x11C20246 ;_initBlock_13+96 : RF_MODEM_AGC_WINDOW_SIZE_9_433 at 0x236D
0x236E	0x1A00ABAB ;_initBlock_13+100
0x2372	0x2B000014 ;_initBlock_13+104
0x2376	0x00565611 ;_initBlock_13+108
0x237A	0x0000A01A ;_initBlock_13+112
0x237E	0x2B2B112A ;_initBlock_13+116
0x2382	0x00501A00 ;_initBlock_13+120
0x2386	0x15112900 ;_initBlock_13+124
0x238A	0x281A0015 ;_initBlock_13+128
0x238E	0x11280000 ;_initBlock_13+132
0x2392	0x1A000E0E ;_initBlock_13+136
0x2396	0x28005521 ;_initBlock_13+140
0x239A	0x000E0E11 ;_initBlock_13+144
0x239E	0x00AB101A ;_initBlock_13+148
0x23A2	0x0E0E1128 ;_initBlock_13+152
0x23A6	0x55081A00 ;_initBlock_13+156
0x23AA	0x0E112800 ;_initBlock_13+160
0x23AE	0x051A000E ;_initBlock_13+164
0x23B2	0x2228008E ;_initBlock_13+168
0x23B6	0x1A000D0D ;_initBlock_13+172
0x23BA	0x28000032 ;_initBlock_13+176
0x23BE	0x00070722 ;_initBlock_13+180
0x23C2	0x009A191A ;_initBlock_13+184
0x23C6	0xCDCD1127 ;_initBlock_13+188
0x23CA	0x00301A00 ;_initBlock_13+192
0x23CE	0x2B00 ;_initBlock_13+196
; end of _initBlock_13
;RF4463PRO.c,162 :: _RF_MODEM_TX_RAMP_DELAY_8_850 [88]
0x23D0	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+0
0x23D4	0x203200C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+4
0x23D8	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+8
0x23DC	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+12
0x23E0	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+16
0x23E4	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+20
0x23E8	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+24
0x23EC	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+28
0x23F0	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+32
0x23F4	0x203000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+36
0x23F8	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+40
0x23FC	0x102000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+44
0x2400	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+48
0x2404	0x101000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+52
0x2408	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+56
0x240C	0x201000C0 ;_RF_MODEM_TX_RAMP_DELAY_8_850+60
0x2410	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+64
0x2414	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+68
0x2418	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+72
0x241C	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+76
0x2420	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_850+80
0x2424	0x21720080 ;_RF_MODEM_TX_RAMP_DELAY_8_850+84
; end of _RF_MODEM_TX_RAMP_DELAY_8_850
;RF4463PRO.c,147 :: _RF_MODEM_TX_RAMP_DELAY_8_433 [88]
0x2428	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+0
0x242C	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+4
0x2430	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+8
0x2434	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+12
0x2438	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+16
0x243C	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+20
0x2440	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+24
0x2444	0x20700080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+28
0x2448	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+32
0x244C	0x10300080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+36
0x2450	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+40
0x2454	0x10200080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+44
0x2458	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+48
0x245C	0x10100080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+52
0x2460	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+56
0x2464	0x20100080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+60
0x2468	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+64
0x246C	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+68
0x2470	0x03080001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+72
0x2474	0x30000080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+76
0x2478	0x03088001 ;_RF_MODEM_TX_RAMP_DELAY_8_433+80
0x247C	0x21720080 ;_RF_MODEM_TX_RAMP_DELAY_8_433+84
; end of _RF_MODEM_TX_RAMP_DELAY_8_433
;,0 :: _initBlock_16 [154]
; Containing: RF_MODEM_AFC_GEAR_7_850 [77]
;             RF_MODEM_AFC_GEAR_7_433 [77]
0x2480	0x01803604 ;_initBlock_16+0 : RF_MODEM_AFC_GEAR_7_850 at 0x2480
0x2484	0x04803052 ;_initBlock_16+4
0x2488	0x30038036 ;_initBlock_16+8
0x248C	0x3604807F ;_initBlock_16+12
0x2490	0x10170780 ;_initBlock_16+16
0x2494	0x80120080 ;_initBlock_16+20
0x2498	0xA0B1042A ;_initBlock_16+24
0x249C	0x54801200 ;_initBlock_16+28
0x24A0	0x00A09A02 ;_initBlock_16+32
0x24A4	0x01A88012 ;_initBlock_16+36
0x24A8	0x1200A08F ;_initBlock_16+40
0x24AC	0x1F015081 ;_initBlock_16+44
0x24B0	0x832300A0 ;_initBlock_16+48
0x24B4	0xA08400EF ;_initBlock_16+52
0x24B8	0xFF8F2300 ;_initBlock_16+56
0x24BC	0x00E0C900 ;_initBlock_16+60
0x24C0	0x01FF8F23 ;_initBlock_16+64
0x24C4	0x3604E023 ;_initBlock_16+68
0x24C8	0x69500180 ;_initBlock_16+72
0x24CC	0x80360480 ;_initBlock_16+76 : RF_MODEM_AFC_GEAR_7_433 at 0x24CD
0x24D0	0x80AF3003 ;_initBlock_16+80
0x24D4	0x07803604 ;_initBlock_16+84
0x24D8	0x0080DD14 ;_initBlock_16+88
0x24DC	0x042A8012 ;_initBlock_16+92
0x24E0	0x1200A03A ;_initBlock_16+96
0x24E4	0x5A025480 ;_initBlock_16+100
0x24E8	0x801200A0 ;_initBlock_16+104
0x24EC	0xE06801A8 ;_initBlock_16+108
0x24F0	0x50811200 ;_initBlock_16+112
0x24F4	0x00E02001 ;_initBlock_16+116
0x24F8	0x019F8212 ;_initBlock_16+120
0x24FC	0x2300E003 ;_initBlock_16+124
0x2500	0x7700DD87 ;_initBlock_16+128
0x2504	0x8F2300E0 ;_initBlock_16+132
0x2508	0xE0C900FF ;_initBlock_16+136
0x250C	0xFF8F2300 ;_initBlock_16+140
0x2510	0x04E02301 ;_initBlock_16+144
0x2514	0x50018036 ;_initBlock_16+148
0x2518	0x8069 ;_initBlock_16+152
; end of _initBlock_16
;,0 :: _initBlock_17 [144]
; Containing: RF_SYNTH_PFDCP_CPFF_7 [77]
;             ?ICS?lstr3_RF4463PRO [24]
;             APBAHBPrescTable [16]
;             ?ICS?lstr1_RF4463PRO [14]
;             RF_FRR_CTL_A_MODE_4_data [8]
;             RF_MODEM_AGC_CONTROL_1_data [5]
0x251A	0x040B0E2C ;_initBlock_17+0 : RF_SYNTH_PFDCP_CPFF_7 at 0x251A
0x251E	0x2C03730C ;_initBlock_17+4
0x2522	0x0C040B0E ;_initBlock_17+8
0x2526	0x0E2C0373 ;_initBlock_17+12
0x252A	0x730C040B ;_initBlock_17+16
0x252E	0x0B0E2C03 ;_initBlock_17+20
0x2532	0x03730C04 ;_initBlock_17+24
0x2536	0x040B0E2C ;_initBlock_17+28
0x253A	0x2C03730C ;_initBlock_17+32
0x253E	0x0C040B0E ;_initBlock_17+36
0x2542	0x04340373 ;_initBlock_17+40
0x2546	0x7007040B ;_initBlock_17+44
0x254A	0x0B043403 ;_initBlock_17+48
0x254E	0x03700704 ;_initBlock_17+52
0x2552	0x050B0501 ;_initBlock_17+56
0x2556	0x01030002 ;_initBlock_17+60
0x255A	0x02050B05 ;_initBlock_17+64
0x255E	0x0E2C0300 ;_initBlock_17+68
0x2562	0x730C040B ;_initBlock_17+72
0x2566	0x52205B03 ;_initBlock_17+76 : ?ICS?lstr3_RF4463PRO at 0x2567
0x256A	0x36343446 ;_initBlock_17+80
0x256E	0x205D2033 ;_initBlock_17+84
0x2572	0x20535443 ;_initBlock_17+88
0x2576	0x6C696166 ;_initBlock_17+92
0x257A	0x0A0D6465 ;_initBlock_17+96
0x257E	0x00000000 ;_initBlock_17+100 : APBAHBPrescTable at 0x257F
0x2582	0x03020100 ;_initBlock_17+104
0x2586	0x03020104 ;_initBlock_17+108
0x258A	0x08070604 ;_initBlock_17+112
0x258E	0x72615009 ;_initBlock_17+116 : ?ICS?lstr1_RF4463PRO at 0x258F
0x2592	0x49207465 ;_initBlock_17+120
0x2596	0x206F666E ;_initBlock_17+124
0x259A	0x1100203A ;_initBlock_17+128 : RF_FRR_CTL_A_MODE_4_data at 0x259D
0x259E	0x00000402 ;_initBlock_17+132
0x25A2	0x11000000 ;_initBlock_17+136 : RF_MODEM_AGC_CONTROL_1_data at 0x25A5
0x25A6	0xE2350120 ;_initBlock_17+140
; end of _initBlock_17
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [28]    _SPI2_Read
0x016C     [140]    _GPIO_Clk_Enable
0x01F8      [34]    __Lib_SPI_123_SPIx_Read
0x021C      [28]    _SPI2_Write
0x0238      [30]    __Lib_UART_123_45_UARTx_Write
0x0258      [12]    _Get_Fosc_kHz
0x0264     [500]    _GPIO_Config
0x0458      [56]    _SPIReadByte
0x0490     [168]    _RCC_GetClocksFrequency
0x0538     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x05CC      [48]    _vRf4463SPIReadBuffer
0x05FC      [68]    _SPIWriteByte
0x0640     [108]    _ucRf4463CheckCTS
0x06AC      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x06E0     [476]    _rf_init_freq
0x08BC     [140]    _GPIO_SET
0x0948     [108]    _ucRf4463GetCommand
0x09B4      [28]    _UART1_Write_Text
0x09D0      [34]    _vBufferSetToZero
0x09F4      [38]    _vRf4463SPIWriteBuffer
0x0A1C     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0C60      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0CA4     [272]    _GPIO_Alternate_Function_Enable
0x0DB8      [24]    _Delay_Cyc
0x0DD0      [84]    _SPI2_Init_Advanced
0x0E28     [152]    _sdn_reset
0x0EC0     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0F2C      [20]    ___CC2DW
0x0F40      [58]    ___FillZeros
0x0F7C      [24]    _GPIO_Digital_Input
0x0F94      [84]    _Sound_Init
0x0FE8    [2332]    _SI4463_init
0x1904      [40]    _UART1_Init_Advanced
0x192C     [140]    _Sound_Play
0x19B8      [28]    _GPIO_Digital_Output
0x19D4      [20]    __Lib_System_105_107_InitialSetUpFosc
0x19E8       [8]    ___GenExcept
0x19F0     [264]    _main
0x1AF8     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [16]    _RF_MODEM_MOD_TYPE_12_data
0x20000010      [12]    _RF_MODEM_TX_RAMP_DELAY_8_data
0x2000001C      [13]    _RF_MODEM_AFC_GEAR_7_data
0x20000029      [15]    _RF_MODEM_OOK_CNT1_11_data
0x20000038      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x20000048      [16]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x20000058      [16]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x20000068      [13]    _RF_MODEM_AGC_WINDOW_SIZE_9_data
0x20000075      [13]    _RF_MODEM_BCR_OSR_1_9_data
0x20000082      [11]    _RF_SYNTH_PFDCP_CPFF_7_data
0x2000008D       [1]    _rate
0x2000008E       [1]    _freq3
0x2000008F       [1]    _mode
0x20000090       [1]    _power
0x20000091       [1]    _freq2
0x20000092       [1]    _freq1
0x20000094       [4]    ___System_CLOCK_IN_KHZ
0x20000098       [4]    __Lib_Sound_soundPortAddr
0x2000009C       [4]    __Lib_Sound_pinMask1
0x200000A0       [4]    __Lib_Sound_pinMask0
0x200000A4       [4]    _SPI_Rd_Ptr
0x200000A8       [4]    _SPI_Wr_Ptr
0x200000AC       [4]    _UART_Wr_Ptr
0x200000B0       [4]    _UART_Rd_Ptr
0x200000B4       [4]    _UART_Rdy_Ptr
0x200000B8       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0DB4       [4]    __Lib_System_105_107_ADCPrescTable
0x1C50      [16]    ?ICS_RF_MODEM_MOD_TYPE_12_data
0x1C60      [12]    ?ICS_RF_MODEM_TX_RAMP_DELAY_8_data
0x1C6C      [13]    ?ICS_RF_MODEM_AFC_GEAR_7_data
0x1C79      [15]    ?ICS_RF_MODEM_OOK_CNT1_11_data
0x1C88      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_data
0x1C98      [16]    ?ICS_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_data
0x1CA8      [16]    ?ICS_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_data
0x1CB8      [13]    ?ICS_RF_MODEM_AGC_WINDOW_SIZE_9_data
0x1CC5      [13]    ?ICS_RF_MODEM_BCR_OSR_1_9_data
0x1CD2      [11]    ?ICS_RF_SYNTH_PFDCP_CPFF_7_data
0x1CDD     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_850
0x1D61     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_433
0x1DE5     [132]    _RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12_850
0x1E69     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_850
0x1EED     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12_433
0x1F71     [132]    _RF_MODEM_MOD_TYPE_12
0x1FF5     [132]    _RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12_433
0x2079     [121]    _RF_MODEM_OOK_CNT1_11_850
0x20F2     [121]    _RF_MODEM_OOK_CNT1_11_433
0x216C     [108]    __GPIO_MODULE_USART1_PA9_10
0x21D8     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x2244      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_850
0x22A7      [99]    _RF_MODEM_BCR_OSR_1_9_850
0x230A      [99]    _RF_MODEM_BCR_OSR_1_9_433
0x236D      [99]    _RF_MODEM_AGC_WINDOW_SIZE_9_433
0x23D0      [88]    _RF_MODEM_TX_RAMP_DELAY_8_850
0x2428      [88]    _RF_MODEM_TX_RAMP_DELAY_8_433
0x2480      [77]    _RF_MODEM_AFC_GEAR_7_850
0x24CD      [77]    _RF_MODEM_AFC_GEAR_7_433
0x251A      [77]    _RF_SYNTH_PFDCP_CPFF_7
0x2567      [24]    ?ICS?lstr3_RF4463PRO
0x257F      [16]    __Lib_System_105_107_APBAHBPrescTable
0x258F      [14]    ?ICS?lstr1_RF4463PRO
0x259D       [8]    _RF_FRR_CTL_A_MODE_4_data
0x25A5       [5]    _RF_MODEM_AGC_CONTROL_1_data
