read -sv run_verilog_mid/adder_32b_10_96_5fc2a3b24bc2fec9331f9c03598564e5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_96_5fc2a3b24bc2fec9331f9c03598564e5_yosys.v
