<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>nucleo-dynamixel: Dynamixel-MX106/mbed/TARGET_NUCLEO_F446RE/stm32f4xx_hal_rcc_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">nucleo-dynamixel
   &#160;<span id="projectnumber">0.0.1</span>
   </div>
   <div id="projectbrief">A library for controlling dynamixel servomotors, designed for nucleo stm32</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f4xx__hal__rcc__ex_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_hal_rcc_ex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL Extension module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__hal__rcc__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S Clock structure definition.  <a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAI Clock structure definition.  <a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC extended clocks structure definition.  <a href="struct_r_c_c___periph_c_l_k_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0a06d077e6088c506968b4bdee30d3b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_I2S_APB1</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0a06d077e6088c506968b4bdee30d3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fa4cc48e03b0b0e1a3450bceeeac07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_I2S_APB2</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga45fa4cc48e03b0b0e1a3450bceeeac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5a57e48c326c3b477b8361f6f246b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_SAI1</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9b5a57e48c326c3b477b8361f6f246b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7030f1b97abf4c891da0506fbd5df96b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_SAI2</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7030f1b97abf4c891da0506fbd5df96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a377fb8665c389cb263cddbfa44bec6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_TIM</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6a377fb8665c389cb263cddbfa44bec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede03aaafb5319bb39767bf50182406f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_RTC</b>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaede03aaafb5319bb39767bf50182406f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b08ed2b8df3517d5de1013e2f4ac8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_CEC</b>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae7b08ed2b8df3517d5de1013e2f4ac8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52896622c5ac8dc8a5ffc7e2befbb466"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_FMPI2C1</b>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga52896622c5ac8dc8a5ffc7e2befbb466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee6866f9d2349cd1a099407d2a7664b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_CK48</b>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3ee6866f9d2349cd1a099407d2a7664b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995e99530a7996e794d1527b04f611aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_SDIO</b>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga995e99530a7996e794d1527b04f611aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae696b64cfe8a0c2ba96030c427fa77d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_SPDIFRX</b>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae696b64cfe8a0c2ba96030c427fa77d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b35acf124831881c39c31f4bed5de2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PERIPHCLK_PLLI2S</b>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga31b35acf124831881c39c31f4bed5de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d2d5726213f7452c87251cfddc9d6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SCLKSOURCE_PLLI2S</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga77d2d5726213f7452c87251cfddc9d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36ed164172cd329651775784798a3ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SCLKSOURCE_EXT</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf36ed164172cd329651775784798a3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa982ada83c0104fa63c18d07edc57e6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIDIVR_2</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaa982ada83c0104fa63c18d07edc57e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31afbd678ec2b1bb3cc61971e59f4200"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIDIVR_4</b>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga31afbd678ec2b1bb3cc61971e59f4200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744d352d7815517bbfe46b872497334"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIDIVR_8</b>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5744d352d7815517bbfe46b872497334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4b0cae8d6c2f0257b161576d497c77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIDIVR_16</b>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga5e4b0cae8d6c2f0257b161576d497c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21a8fef45936bccd505019187d36464"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SP_DIV2</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac21a8fef45936bccd505019187d36464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59b669903c841d46cc552887749807a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SP_DIV4</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac59b669903c841d46cc552887749807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6407aa49b6d86cb036f68de40b7301"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SP_DIV6</b>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr class="separator:ga4f6407aa49b6d86cb036f68de40b7301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f70e94478ecc4c3b86365a9b32cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SP_DIV8</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6782f70e94478ecc4c3b86365a9b32cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32bded5c13110387b977fb25024d4cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIP_DIV2</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf32bded5c13110387b977fb25024d4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176e48faeb322f27e6b9da22c8e2df1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIP_DIV4</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga176e48faeb322f27e6b9da22c8e2df1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4387724f1e8b5a239b0de3ad3f9beb38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIP_DIV6</b>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr class="separator:ga4387724f1e8b5a239b0de3ad3f9beb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e54744760b65a5422868294e45f302"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAIP_DIV8</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga77e54744760b65a5422868294e45f302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dac6fab738e864e0ae930f7f853c223"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_PLLSAI</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga5dac6fab738e864e0ae930f7f853c223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1b38441bc359af567e8202e1b8480d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_PLLI2S</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_SAI1SRC_0)</td></tr>
<tr class="separator:ga0b1b38441bc359af567e8202e1b8480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae745172ea4ca7bd8427f0f966a2d81f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_PLLR</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_SAI1SRC_1)</td></tr>
<tr class="separator:gae745172ea4ca7bd8427f0f966a2d81f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3850712bf0fad312964eb2a52dda5ee1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI1CLKSOURCE_EXT</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_SAI1SRC)</td></tr>
<tr class="separator:ga3850712bf0fad312964eb2a52dda5ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bde078276b61538dfda6a109341baf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI2CLKSOURCE_PLLSAI</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga67bde078276b61538dfda6a109341baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19397ddc9049869dc7b8f3eb7f3aa1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI2CLKSOURCE_PLLI2S</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_SAI2SRC_0)</td></tr>
<tr class="separator:gad19397ddc9049869dc7b8f3eb7f3aa1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6aa9ab9d3a5684bf0c70b21b3dae0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI2CLKSOURCE_PLLR</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_SAI2SRC_1)</td></tr>
<tr class="separator:ga7f6aa9ab9d3a5684bf0c70b21b3dae0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f190bfb39b6177d87c0ebf04618b2f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SAI2CLKSOURCE_PLLSRC</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_SAI2SRC)</td></tr>
<tr class="separator:ga2f190bfb39b6177d87c0ebf04618b2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c55724eb2df22be0fa032cddca6485"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB1CLKSOURCE_PLLI2S</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gae1c55724eb2df22be0fa032cddca6485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d439819ca686328724d6cc1a171d52b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB1CLKSOURCE_EXT</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</td></tr>
<tr class="separator:ga1d439819ca686328724d6cc1a171d52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168da85f7dfdcca6b3ed2ce13876fcaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB1CLKSOURCE_PLLR</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</td></tr>
<tr class="separator:ga168da85f7dfdcca6b3ed2ce13876fcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3bb07a6c19c8ffaeb4e8e1bd3f8194"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB1CLKSOURCE_PLLSRC</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_I2S1SRC)</td></tr>
<tr class="separator:ga9f3bb07a6c19c8ffaeb4e8e1bd3f8194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c64c8a05c7f3b5c2fdf607bffc5647"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB2CLKSOURCE_PLLI2S</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga59c64c8a05c7f3b5c2fdf607bffc5647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065c1ffbe2fc800a986aa269638bfd61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB2CLKSOURCE_EXT</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_I2S2SRC_0)</td></tr>
<tr class="separator:ga065c1ffbe2fc800a986aa269638bfd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb32cbe515cc077c71a4e3395136f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB2CLKSOURCE_PLLR</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_I2S2SRC_1)</td></tr>
<tr class="separator:ga3ccb32cbe515cc077c71a4e3395136f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181219ccef3501a8cc4e1fca4b7d5a9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SAPB2CLKSOURCE_PLLSRC</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR_I2S2SRC)</td></tr>
<tr class="separator:ga181219ccef3501a8cc4e1fca4b7d5a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70931272f9ab715e045f7c453088839f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_FMPI2C1CLKSOURCE_APB</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga70931272f9ab715e045f7c453088839f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d8f31afaa8bc77be32f33518d9c42a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_FMPI2C1CLKSOURCE_SYSCLK</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</td></tr>
<tr class="separator:ga21d8f31afaa8bc77be32f33518d9c42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9aece54659d948d4e6693d151118998"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_FMPI2C1CLKSOURCE_HSI</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</td></tr>
<tr class="separator:gad9aece54659d948d4e6693d151118998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b52eebb2bb87574a7cfba782e59b482"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CECCLKSOURCE_HSI</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga0b52eebb2bb87574a7cfba782e59b482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce76c7cbd6575550c7dc4d9397d934a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CECCLKSOURCE_LSE</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR2_CECSEL)</td></tr>
<tr class="separator:ga0ce76c7cbd6575550c7dc4d9397d934a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fb44c10b1f09d8ab50800d1ab7f4dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CK48CLKSOURCE_PLLQ</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaa6fb44c10b1f09d8ab50800d1ab7f4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61428387bb2476bd23229e8dc92570cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CK48CLKSOURCE_PLLSAIP</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR2_CK48MSEL)</td></tr>
<tr class="separator:ga61428387bb2476bd23229e8dc92570cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef0bc577f0de24e85e10db1751ff5c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SDIOCLKSOURCE_CK48</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga9ef0bc577f0de24e85e10db1751ff5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316b8cb3376ced7509a8419e5eac28f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SDIOCLKSOURCE_SYSCLK</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR2_SDIOSEL)</td></tr>
<tr class="separator:ga316b8cb3376ced7509a8419e5eac28f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425faf35511c589534774433c2b6f3bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SPDIFRXCLKSOURCE_PLLR</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga425faf35511c589534774433c2b6f3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471e14bed2da8716c0da908d0f99fbc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SPDIFRXCLKSOURCE_PLLI2SP</b>&#160;&#160;&#160;((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL)</td></tr>
<tr class="separator:ga471e14bed2da8716c0da908d0f99fbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8151264a427f3eec6e6b641b8bbcbafa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_TIMPRES_DESACTIVATED</b>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga8151264a427f3eec6e6b641b8bbcbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dc9065111c8aa0e44c30dacc38536"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_TIMPRES_ACTIVATED</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gae93dc9065111c8aa0e44c30dacc38536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eededb6ce1d781b3787e3c666cda55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSE_LOWPOWER_MODE</b>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga91eededb6ce1d781b3787e3c666cda55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac289e51921d5065c6dc55c0cc752be1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSE_HIGHDRIVE_MODE</b>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gac289e51921d5065c6dc55c0cc752be1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO2SOURCE_SYSCLK</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b34da36ca51681c7d5fb62d8f9b04b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO2SOURCE_PLLI2SCLK</b>&#160;&#160;&#160;RCC_CFGR_MCO2_0</td></tr>
<tr class="separator:ga02b34da36ca51681c7d5fb62d8f9b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7c384e5e76c52d76b589297a8a6934"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO2SOURCE_HSE</b>&#160;&#160;&#160;RCC_CFGR_MCO2_1</td></tr>
<tr class="separator:gade7c384e5e76c52d76b589297a8a6934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e33338111d8ef82b00a54eba0215c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO2SOURCE_PLLCLK</b>&#160;&#160;&#160;RCC_CFGR_MCO2</td></tr>
<tr class="separator:ga706e33338111d8ef82b00a54eba0215c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e00f0ad54ffe188998d9fa4dbc211f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKPSRAM_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga0e00f0ad54ffe188998d9fa4dbc211f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2807ea5a77aae78716d5ee90fdda46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CCMDATARAMEN_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga5d2807ea5a77aae78716d5ee90fdda46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba7d47b6aee57d469f1d8972d442f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOE_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga2cba7d47b6aee57d469f1d8972d442f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84098c3c8735d401024a1fb762e9527f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOF_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga84098c3c8735d401024a1fb762e9527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0816a01f8153700ff758c8783e84e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOG_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gaf0816a01f8153700ff758c8783e84e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd90a27bee2a971a2d4db353eeef8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga6cd90a27bee2a971a2d4db353eeef8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8405636136663e172da7d578d8e861b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga8405636136663e172da7d578d8e861b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaefe364dafdc0c22353969595421422"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</td></tr>
<tr class="separator:gaeaefe364dafdc0c22353969595421422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8982750e98b22493ae0677b3021b01b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOE_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</td></tr>
<tr class="separator:gad8982750e98b22493ae0677b3021b01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOF_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</td></tr>
<tr class="separator:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4578e9566823639e049fe69cbaba69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOG_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</td></tr>
<tr class="separator:ga9d4578e9566823639e049fe69cbaba69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222a9bad41499b041c5dbd0e64e78a2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</td></tr>
<tr class="separator:ga222a9bad41499b041c5dbd0e64e78a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab1b49a8c36801028f0d7dccd9aedd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</td></tr>
<tr class="separator:ga0dab1b49a8c36801028f0d7dccd9aedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d6bde82e92bd4b7f45fde7fd0a6760"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKPSRAM_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</td></tr>
<tr class="separator:ga99d6bde82e92bd4b7f45fde7fd0a6760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37131287a1b1df836252787835787d65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CCMDATARAMEN_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</td></tr>
<tr class="separator:ga37131287a1b1df836252787835787d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DCMI_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga16fbc8a6891716f91d96e23fd17c01e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32b44a18d532de3c3e56187787cfbc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DCMI_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</td></tr>
<tr class="separator:gab32b44a18d532de3c3e56187787cfbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1fdadf89ca65cdaf8fc75de7a3aa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_FS_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gade1fdadf89ca65cdaf8fc75de7a3aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2564a1cc04e854a0aa895416f11e32a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_FS_CLK_DISABLE</b>()</td></tr>
<tr class="separator:ga2564a1cc04e854a0aa895416f11e32a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f885339c99130e538e4d7474933d470"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</td></tr>
<tr class="separator:ga8f885339c99130e538e4d7474933d470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f95da0bcb204e40ca556b27290a7541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga4f95da0bcb204e40ca556b27290a7541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d05bd0bea3df92036c0195d5fb7f5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_QSPI_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga5d05bd0bea3df92036c0195d5fb7f5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dffcf5a982b89e776d0011e2904c28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</td></tr>
<tr class="separator:ga96dffcf5a982b89e776d0011e2904c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea7af5741c00891980da84022e945c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_QSPI_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</td></tr>
<tr class="separator:gabea7af5741c00891980da84022e945c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669982035ad2dd6cf095fd8b281f9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a669982035ad2dd6cf095fd8b281f9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92313068bbe6883497ca424b24f31d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a92313068bbe6883497ca424b24f31d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72597483d0d6da14553329d2da3ad45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM12_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a72597483d0d6da14553329d2da3ad45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7a5313eb8b50127a40c5c130c7f3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM13_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ade7a5313eb8b50127a40c5c130c7f3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c0bd63fbc7500f9c209ef42c0931b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM14_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a28c0bd63fbc7500f9c209ef42c0931b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92917b1e3f9bfe30b55ee49fbf5a0f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPDIFRX_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a92917b1e3f9bfe30b55ee49fbf5a0f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a7bf921d694c001b67dcd531c807a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a34a7bf921d694c001b67dcd531c807a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a09294d81a526606fb6e2a8bd8f2955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART4_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a4a09294d81a526606fb6e2a8bd8f2955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801a26037f0fd4fa1bad78fefe677f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART5_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a801a26037f0fd4fa1bad78fefe677f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd070a22e2fb235d2691a33cf68a160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMPI2C1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a1bd070a22e2fb235d2691a33cf68a160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886a8892d3ad60d020ccb1e0d2d6f06c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a886a8892d3ad60d020ccb1e0d2d6f06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24dc2364cfd00eb8854073af7b1fbadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a24dc2364cfd00eb8854073af7b1fbadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c86fbf588ae5fecb93cc2228dd2e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CEC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:af9c86fbf588ae5fecb93cc2228dd2e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf537ba2ca2f41342fdfb724b1f3f260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:abf537ba2ca2f41342fdfb724b1f3f260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:af62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b08205c361d1779b6c7a3afdb67e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_ENABLE</b>()</td></tr>
<tr class="separator:af9b08205c361d1779b6c7a3afdb67e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16612e19c1a7d4cd3c601bf2be916026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a16612e19c1a7d4cd3c601bf2be916026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c510498725fb0c1245edaae3d9b1e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a1c510498725fb0c1245edaae3d9b1e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2def81b1df0e62cd322ab60b31ba59f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2def81b1df0e62cd322ab60b31ba59f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</td></tr>
<tr class="separator:ad2def81b1df0e62cd322ab60b31ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fb7035f007ec272b725e51018a36b23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</td></tr>
<tr class="separator:a9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8888dfd8a1e50f8019f581506ec776d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8888dfd8a1e50f8019f581506ec776d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</td></tr>
<tr class="separator:a8888dfd8a1e50f8019f581506ec776d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6ab93c1c538a7f2ee24a85a6831274"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc6ab93c1c538a7f2ee24a85a6831274"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</td></tr>
<tr class="separator:adc6ab93c1c538a7f2ee24a85a6831274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab015d6340996f59fa36354ddcc10759d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab015d6340996f59fa36354ddcc10759d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</td></tr>
<tr class="separator:ab015d6340996f59fa36354ddcc10759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee14a6e314a50eee7a1a09482a25abf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ee14a6e314a50eee7a1a09482a25abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</td></tr>
<tr class="separator:a1ee14a6e314a50eee7a1a09482a25abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865f11c3f70a9b85ebc5f09baf60eec9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a865f11c3f70a9b85ebc5f09baf60eec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</td></tr>
<tr class="separator:a865f11c3f70a9b85ebc5f09baf60eec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b70e57e0b7741e6f62d1f2a25b0a3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40b70e57e0b7741e6f62d1f2a25b0a3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM12_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</td></tr>
<tr class="separator:a40b70e57e0b7741e6f62d1f2a25b0a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501dca0467cb5d6119144dbab79243f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a501dca0467cb5d6119144dbab79243f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM13_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</td></tr>
<tr class="separator:a501dca0467cb5d6119144dbab79243f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492911cce1e54350519e7793c897102b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a492911cce1e54350519e7793c897102b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM14_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</td></tr>
<tr class="separator:a492911cce1e54350519e7793c897102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b0ca8505d46580e6fe779c27fe3806"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79b0ca8505d46580e6fe779c27fe3806"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPDIFRX_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPDIFRXEN))</td></tr>
<tr class="separator:a79b0ca8505d46580e6fe779c27fe3806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0866dac14f73ddeafa6308ac447bec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b0866dac14f73ddeafa6308ac447bec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</td></tr>
<tr class="separator:a5b0866dac14f73ddeafa6308ac447bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7d9a072dd5ad3f28220667001bfc08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c7d9a072dd5ad3f28220667001bfc08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART4_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</td></tr>
<tr class="separator:a0c7d9a072dd5ad3f28220667001bfc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a95ee8616f039fd0b00b0efa7297e6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a95ee8616f039fd0b00b0efa7297e6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART5_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</td></tr>
<tr class="separator:a8a95ee8616f039fd0b00b0efa7297e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4233b67136923cac26402538dee2fdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4233b67136923cac26402538dee2fdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMPI2C1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</td></tr>
<tr class="separator:ac4233b67136923cac26402538dee2fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f3d2055731b09adc0e9588a1dce823"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8f3d2055731b09adc0e9588a1dce823"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</td></tr>
<tr class="separator:ad8f3d2055731b09adc0e9588a1dce823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd330ba875df2bbda10222dcc37274c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdd330ba875df2bbda10222dcc37274c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</td></tr>
<tr class="separator:afdd330ba875df2bbda10222dcc37274c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa44f4d83019efe5a909604812851991"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa44f4d83019efe5a909604812851991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CEC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</td></tr>
<tr class="separator:aaa44f4d83019efe5a909604812851991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6817d8397756e235e5d29e980c7dbb47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6817d8397756e235e5d29e980c7dbb47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</td></tr>
<tr class="separator:a6817d8397756e235e5d29e980c7dbb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5393a02b936b1d6de896a6c09103a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM8_CLK_ENABLE</b>()</td></tr>
<tr class="separator:aaa5393a02b936b1d6de896a6c09103a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39066209e4e4386d4924bb8ee31ff761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a39066209e4e4386d4924bb8ee31ff761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeceb46d7b24fd1147ce660ba21a8c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:aeceb46d7b24fd1147ce660ba21a8c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00544b52c47b22490cd0bdf32c8ccfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:af00544b52c47b22490cd0bdf32c8ccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06606a3cfe265f742a918426385a17fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a06606a3cfe265f742a918426385a17fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9b91dd9da0d4774a15abb5f15f095a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SDIO_CLK_ENABLE</b>()</td></tr>
<tr class="separator:abf9b91dd9da0d4774a15abb5f15f095a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad5daf60ee8a66825b91afa3eb7f75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI4_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a2ad5daf60ee8a66825b91afa3eb7f75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e340e8887d84210e36db6903643ea27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_ENABLE</b>()</td></tr>
<tr class="separator:a4e340e8887d84210e36db6903643ea27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4b110d526575f9f292b53269632884"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf4b110d526575f9f292b53269632884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SDIO_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</td></tr>
<tr class="separator:adf4b110d526575f9f292b53269632884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85678767f2c727a545b1095d9ef69a67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85678767f2c727a545b1095d9ef69a67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI4_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</td></tr>
<tr class="separator:a85678767f2c727a545b1095d9ef69a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f3e5d6b2c337d84ae550b701e37455"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33f3e5d6b2c337d84ae550b701e37455"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</td></tr>
<tr class="separator:a33f3e5d6b2c337d84ae550b701e37455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb93b1527822da05736d8fcae78597c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb93b1527822da05736d8fcae78597c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM8_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</td></tr>
<tr class="separator:abb93b1527822da05736d8fcae78597c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85790f59a2033b43e7b58e2bfd91aa7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab85790f59a2033b43e7b58e2bfd91aa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</td></tr>
<tr class="separator:ab85790f59a2033b43e7b58e2bfd91aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf239c6212b26796bb449f240bcc1045"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf239c6212b26796bb449f240bcc1045"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</td></tr>
<tr class="separator:aaf239c6212b26796bb449f240bcc1045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8e5c20350d611721053981830bbb12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f8e5c20350d611721053981830bbb12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</td></tr>
<tr class="separator:a1f8e5c20350d611721053981830bbb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86941cfe8c189143837806bd4f486da5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86941cfe8c189143837806bd4f486da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI2EN))</td></tr>
<tr class="separator:a86941cfe8c189143837806bd4f486da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0f7c49787fc94edeea74aa4218aeaf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</td></tr>
<tr class="separator:af0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bf47b2dc642a42de9c96477db2a2c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00bf47b2dc642a42de9c96477db2a2c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOE_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</td></tr>
<tr class="separator:a00bf47b2dc642a42de9c96477db2a2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfca42e493e7c163e9decf0462183df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addfca42e493e7c163e9decf0462183df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOF_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</td></tr>
<tr class="separator:addfca42e493e7c163e9decf0462183df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d186d1ede1071931d87645bddb07d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9d186d1ede1071931d87645bddb07d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOG_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</td></tr>
<tr class="separator:af9d186d1ede1071931d87645bddb07d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae5d5cc27063a2a963a69c131b426c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abae5d5cc27063a2a963a69c131b426c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</td></tr>
<tr class="separator:abae5d5cc27063a2a963a69c131b426c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12ffda90699081f29cf76dab39b1944"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af12ffda90699081f29cf76dab39b1944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</td></tr>
<tr class="separator:af12ffda90699081f29cf76dab39b1944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29fbf71f71ea27ffa38e7283b6dce03d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</td></tr>
<tr class="separator:a29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fcc37f656d6f5e5698d9eb01d4c552"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38fcc37f656d6f5e5698d9eb01d4c552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOE_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</td></tr>
<tr class="separator:a38fcc37f656d6f5e5698d9eb01d4c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f9a67f57c0ca219d0cf0c2e07114f27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOF_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</td></tr>
<tr class="separator:a9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e39d5fdc6dee36bba521d096ca320d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5e39d5fdc6dee36bba521d096ca320d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOG_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</td></tr>
<tr class="separator:ae5e39d5fdc6dee36bba521d096ca320d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a66bffab4f38d4ee9dfd9271209b32d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a66bffab4f38d4ee9dfd9271209b32d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</td></tr>
<tr class="separator:a3a66bffab4f38d4ee9dfd9271209b32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7426b24c0b9d6aaec3c17f98735a178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7426b24c0b9d6aaec3c17f98735a178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</td></tr>
<tr class="separator:ab7426b24c0b9d6aaec3c17f98735a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR = 0xFFFFFFFF)</td></tr>
<tr class="separator:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1c3a6f5933e1a0c7335a20b34b6f4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_FS_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</td></tr>
<tr class="separator:gaaa1c3a6f5933e1a0c7335a20b34b6f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</td></tr>
<tr class="separator:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6038f9dd2652e98fabd2e57e0342852d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DCMI_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</td></tr>
<tr class="separator:ga6038f9dd2652e98fabd2e57e0342852d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bd400860d81b996fafa310df1f2eec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR = 0x00)</td></tr>
<tr class="separator:gae5bd400860d81b996fafa310df1f2eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6020376afc45814f682e039aa1248e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_FS_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</td></tr>
<tr class="separator:gaa6020376afc45814f682e039aa1248e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</td></tr>
<tr class="separator:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa819914ced10bc641eadb4bda93e90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DCMI_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</td></tr>
<tr class="separator:ga3aa819914ced10bc641eadb4bda93e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB3RSTR = 0xFFFFFFFF)</td></tr>
<tr class="separator:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200c904f6644fc13da81eed085bc6850"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB3RSTR = 0x00)</td></tr>
<tr class="separator:ga200c904f6644fc13da81eed085bc6850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5e9454e3e387166d5caf94e91dfdf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</td></tr>
<tr class="separator:gacc5e9454e3e387166d5caf94e91dfdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a4afc21ca89d872351c19d2dee2f4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_QSPI_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</td></tr>
<tr class="separator:ga74a4afc21ca89d872351c19d2dee2f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191d8277915b05918cc1d9a79269f025"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</td></tr>
<tr class="separator:ga191d8277915b05918cc1d9a79269f025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6a441e1c8f8ae009f51d7d9fa8233d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_QSPI_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</td></tr>
<tr class="separator:gaba6a441e1c8f8ae009f51d7d9fa8233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3446c3ea4d5e101b591fcb0222d0fb10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3446c3ea4d5e101b591fcb0222d0fb10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</td></tr>
<tr class="separator:a3446c3ea4d5e101b591fcb0222d0fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350e60b0e21e094ff1624e1da9855e65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a350e60b0e21e094ff1624e1da9855e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</td></tr>
<tr class="separator:a350e60b0e21e094ff1624e1da9855e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4fa1efafbaad1e9ac513412df04f21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c4fa1efafbaad1e9ac513412df04f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM12_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</td></tr>
<tr class="separator:a1c4fa1efafbaad1e9ac513412df04f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ec3222d8441040695cb64a7be91026"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3ec3222d8441040695cb64a7be91026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM13_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</td></tr>
<tr class="separator:ac3ec3222d8441040695cb64a7be91026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5b3b45c9e419c7dc2815fea8ca131f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee5b3b45c9e419c7dc2815fea8ca131f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM14_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</td></tr>
<tr class="separator:aee5b3b45c9e419c7dc2815fea8ca131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a1b5553c9de47f520c0cb7e9451718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49a1b5553c9de47f520c0cb7e9451718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPDIFRX_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))</td></tr>
<tr class="separator:a49a1b5553c9de47f520c0cb7e9451718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8902e16d49b4335d213b6a115c19127b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8902e16d49b4335d213b6a115c19127b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</td></tr>
<tr class="separator:a8902e16d49b4335d213b6a115c19127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462f7bbb84307a5841556d43d7932d83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a462f7bbb84307a5841556d43d7932d83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART4_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</td></tr>
<tr class="separator:a462f7bbb84307a5841556d43d7932d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326264be9dae134e1bdccdd0161b23d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a326264be9dae134e1bdccdd0161b23d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART5_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</td></tr>
<tr class="separator:a326264be9dae134e1bdccdd0161b23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a06aaf1b899714d642a62cad8244d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41a06aaf1b899714d642a62cad8244d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMPI2C1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</td></tr>
<tr class="separator:a41a06aaf1b899714d642a62cad8244d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cadd1984daacca632f99a6f77677c28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cadd1984daacca632f99a6f77677c28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</td></tr>
<tr class="separator:a9cadd1984daacca632f99a6f77677c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83fdb2559b29abcb388a73816b7e0a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad83fdb2559b29abcb388a73816b7e0a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</td></tr>
<tr class="separator:ad83fdb2559b29abcb388a73816b7e0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc74333a544b2c4b8dc6eddd8fe5a8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bc74333a544b2c4b8dc6eddd8fe5a8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CEC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</td></tr>
<tr class="separator:a0bc74333a544b2c4b8dc6eddd8fe5a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ea14ca039a7298fecf64b829dc6384"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8ea14ca039a7298fecf64b829dc6384"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</td></tr>
<tr class="separator:ad8ea14ca039a7298fecf64b829dc6384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1010b7c4a9122449860babb341f01d7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1010b7c4a9122449860babb341f01d7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</td></tr>
<tr class="separator:a1010b7c4a9122449860babb341f01d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80ff127f3c25bde58ee5c1f224e2dca4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</td></tr>
<tr class="separator:a80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ff4de009e6cf02e8bfff068866837a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16ff4de009e6cf02e8bfff068866837a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</td></tr>
<tr class="separator:a16ff4de009e6cf02e8bfff068866837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0c679992eba330a2d47ac722a5c143"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb0c679992eba330a2d47ac722a5c143"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</td></tr>
<tr class="separator:afb0c679992eba330a2d47ac722a5c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d824c0c76161daaefa6fd7ba2c0302"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0d824c0c76161daaefa6fd7ba2c0302"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</td></tr>
<tr class="separator:af0d824c0c76161daaefa6fd7ba2c0302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1b3b45c95788edb29ccd2bf6994826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b1b3b45c95788edb29ccd2bf6994826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</td></tr>
<tr class="separator:a4b1b3b45c95788edb29ccd2bf6994826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27cf9c39217fff6ae9bce2285d9aff8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</td></tr>
<tr class="separator:a27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab43d37f4682740d15c4b1fadb908d51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab43d37f4682740d15c4b1fadb908d51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</td></tr>
<tr class="separator:aab43d37f4682740d15c4b1fadb908d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb7a5367cfed25545058af0eb4f55f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fb7a5367cfed25545058af0eb4f55f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</td></tr>
<tr class="separator:a1fb7a5367cfed25545058af0eb4f55f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383f01978613c3b08659efab5153b4b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a383f01978613c3b08659efab5153b4b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</td></tr>
<tr class="separator:a383f01978613c3b08659efab5153b4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eba1763b83169bc7cec3e10bfbccf20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7eba1763b83169bc7cec3e10bfbccf20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</td></tr>
<tr class="separator:a7eba1763b83169bc7cec3e10bfbccf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4451d9cbc82223d913fae1f6b8187996"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4451d9cbc82223d913fae1f6b8187996"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</td></tr>
<tr class="separator:a4451d9cbc82223d913fae1f6b8187996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26147981205dd120cfc129d3031459c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab26147981205dd120cfc129d3031459c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM12_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</td></tr>
<tr class="separator:ab26147981205dd120cfc129d3031459c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95dc322d87913d9bee93a1f41ff5403"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad95dc322d87913d9bee93a1f41ff5403"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM13_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</td></tr>
<tr class="separator:ad95dc322d87913d9bee93a1f41ff5403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241bf274a6fba46a49b50aedaf1e08d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a241bf274a6fba46a49b50aedaf1e08d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM14_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</td></tr>
<tr class="separator:a241bf274a6fba46a49b50aedaf1e08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34fa6ad8e85c14915f8d7d3e36fdd0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34fa6ad8e85c14915f8d7d3e36fdd0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPDIFRX_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPDIFRXRST))</td></tr>
<tr class="separator:aa34fa6ad8e85c14915f8d7d3e36fdd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b71d0f7fb3b9455fb360fcb780c492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b71d0f7fb3b9455fb360fcb780c492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</td></tr>
<tr class="separator:a25b71d0f7fb3b9455fb360fcb780c492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfb393dffbb0652bbd581302f4de609"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbfb393dffbb0652bbd581302f4de609"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART4_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</td></tr>
<tr class="separator:abbfb393dffbb0652bbd581302f4de609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7009cc550412874444d1d519b0b56b07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7009cc550412874444d1d519b0b56b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART5_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</td></tr>
<tr class="separator:a7009cc550412874444d1d519b0b56b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8054268984d2061f2a60391524ff265e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8054268984d2061f2a60391524ff265e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMPI2C1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</td></tr>
<tr class="separator:a8054268984d2061f2a60391524ff265e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2e677ba2e3a39f1c8f0c074ce50664"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b2e677ba2e3a39f1c8f0c074ce50664"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</td></tr>
<tr class="separator:a4b2e677ba2e3a39f1c8f0c074ce50664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca7610abeef9662dc2398f15bc32163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ca7610abeef9662dc2398f15bc32163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</td></tr>
<tr class="separator:a9ca7610abeef9662dc2398f15bc32163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8c5a752f83da738f47125c3d754fc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a8c5a752f83da738f47125c3d754fc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CEC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</td></tr>
<tr class="separator:a6a8c5a752f83da738f47125c3d754fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac476b29c9395378bc16a7c4df08c7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ac476b29c9395378bc16a7c4df08c7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</td></tr>
<tr class="separator:a1ac476b29c9395378bc16a7c4df08c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec722f05fbf534feb64a767b1bac1ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abec722f05fbf534feb64a767b1bac1ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM8_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</td></tr>
<tr class="separator:abec722f05fbf534feb64a767b1bac1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08adabe36014364464e61606606e184d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08adabe36014364464e61606606e184d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</td></tr>
<tr class="separator:a08adabe36014364464e61606606e184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae126c8da64cf14a57e439731fe8393b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae126c8da64cf14a57e439731fe8393b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI2RST))</td></tr>
<tr class="separator:ae126c8da64cf14a57e439731fe8393b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ce26f019aeb6381b3d7edd3077e6e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12ce26f019aeb6381b3d7edd3077e6e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SDIO_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</td></tr>
<tr class="separator:a12ce26f019aeb6381b3d7edd3077e6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79eef5116f30b60d64a7ef5bce8fca05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79eef5116f30b60d64a7ef5bce8fca05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI4_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</td></tr>
<tr class="separator:a79eef5116f30b60d64a7ef5bce8fca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40d4e3fd1261bb0cd239575a433e8e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa40d4e3fd1261bb0cd239575a433e8e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</td></tr>
<tr class="separator:aa40d4e3fd1261bb0cd239575a433e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806f6393d063f89f7d0b0623b341aedb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a806f6393d063f89f7d0b0623b341aedb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SDIO_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</td></tr>
<tr class="separator:a806f6393d063f89f7d0b0623b341aedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac40732e63db2fff9e31d57b841c633"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ac40732e63db2fff9e31d57b841c633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI4_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</td></tr>
<tr class="separator:a8ac40732e63db2fff9e31d57b841c633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704b80ff2f733e161d30e4138f90614d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a704b80ff2f733e161d30e4138f90614d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</td></tr>
<tr class="separator:a704b80ff2f733e161d30e4138f90614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb65ddc0b32886b140d71e252dc4727"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1eb65ddc0b32886b140d71e252dc4727"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM8_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</td></tr>
<tr class="separator:a1eb65ddc0b32886b140d71e252dc4727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f43cdb59c0bf2f5315ff8a576db05ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f43cdb59c0bf2f5315ff8a576db05ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</td></tr>
<tr class="separator:a6f43cdb59c0bf2f5315ff8a576db05ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4ac1e4ce92656c91279b64c8aae985"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f4ac1e4ce92656c91279b64c8aae985"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI2RST))</td></tr>
<tr class="separator:a7f4ac1e4ce92656c91279b64c8aae985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f04963ee5709230888d50574008372f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f04963ee5709230888d50574008372f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</td></tr>
<tr class="separator:a5f04963ee5709230888d50574008372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d20464a11db42973a0cc6df21b0e22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18d20464a11db42973a0cc6df21b0e22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</td></tr>
<tr class="separator:a18d20464a11db42973a0cc6df21b0e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac520a0043affccd819818a11b19523a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac520a0043affccd819818a11b19523a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</td></tr>
<tr class="separator:ac520a0043affccd819818a11b19523a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d4773e76bae0871b8dace747971fc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1d4773e76bae0871b8dace747971fc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</td></tr>
<tr class="separator:ab1d4773e76bae0871b8dace747971fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485ced56558657be69e01a48e5d62f6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a485ced56558657be69e01a48e5d62f6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</td></tr>
<tr class="separator:a485ced56558657be69e01a48e5d62f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb43476c09deccb66a55a2fbdc2176cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb43476c09deccb66a55a2fbdc2176cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</td></tr>
<tr class="separator:abb43476c09deccb66a55a2fbdc2176cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62a3a9510d500e6ed32dc925f7ef028"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac62a3a9510d500e6ed32dc925f7ef028"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</td></tr>
<tr class="separator:ac62a3a9510d500e6ed32dc925f7ef028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b6703f096a151a86df9d76d4945cda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9b6703f096a151a86df9d76d4945cda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</td></tr>
<tr class="separator:ab9b6703f096a151a86df9d76d4945cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e370f94b39c72876a321cdc5b31915"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13e370f94b39c72876a321cdc5b31915"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</td></tr>
<tr class="separator:a13e370f94b39c72876a321cdc5b31915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b6e96c9d5058f9bf0e0c1aaf19ab37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b6e96c9d5058f9bf0e0c1aaf19ab37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</td></tr>
<tr class="separator:a94b6e96c9d5058f9bf0e0c1aaf19ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68382ab65f37deee2b43712fd819ace"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa68382ab65f37deee2b43712fd819ace"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</td></tr>
<tr class="separator:aa68382ab65f37deee2b43712fd819ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8520028c77aa2ecdd497c313665fa381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8520028c77aa2ecdd497c313665fa381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</td></tr>
<tr class="separator:a8520028c77aa2ecdd497c313665fa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2204e5cccaf75bc541f901fd2beb7381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2204e5cccaf75bc541f901fd2beb7381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</td></tr>
<tr class="separator:a2204e5cccaf75bc541f901fd2beb7381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035d018d1c3984de9cc06dcb661fff60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a035d018d1c3984de9cc06dcb661fff60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</td></tr>
<tr class="separator:a035d018d1c3984de9cc06dcb661fff60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296c8414e577cab553cc903752315a88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a296c8414e577cab553cc903752315a88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</td></tr>
<tr class="separator:a296c8414e577cab553cc903752315a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6313cca024215b6681c273ea588e2ecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6313cca024215b6681c273ea588e2ecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</td></tr>
<tr class="separator:a6313cca024215b6681c273ea588e2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ec5b29760feb901ae6b7ed86c243e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a340ec5b29760feb901ae6b7ed86c243e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</td></tr>
<tr class="separator:a340ec5b29760feb901ae6b7ed86c243e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf24f1f20b4159bafb67e7d7d3dc0fe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf24f1f20b4159bafb67e7d7d3dc0fe0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</td></tr>
<tr class="separator:acf24f1f20b4159bafb67e7d7d3dc0fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63d9f5ce9a6922314054a94ee85eac0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af63d9f5ce9a6922314054a94ee85eac0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</td></tr>
<tr class="separator:af63d9f5ce9a6922314054a94ee85eac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d776af7d892a32ea3c68edf7891e4f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d776af7d892a32ea3c68edf7891e4f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</td></tr>
<tr class="separator:a3d776af7d892a32ea3c68edf7891e4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725f14ee455c726c2a99be4714180dac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a725f14ee455c726c2a99be4714180dac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</td></tr>
<tr class="separator:a725f14ee455c726c2a99be4714180dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4138d3bc751d640d5841655554acb574"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4138d3bc751d640d5841655554acb574"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</td></tr>
<tr class="separator:a4138d3bc751d640d5841655554acb574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043ce43b32ec91f2b032f746509079cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</td></tr>
<tr class="separator:ga043ce43b32ec91f2b032f746509079cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8498985e2b924e443065da8a2890b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</td></tr>
<tr class="separator:ga4d8498985e2b924e443065da8a2890b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ec704e7309312630b3a572fb6f8856"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</td></tr>
<tr class="separator:ga03ec704e7309312630b3a572fb6f8856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</td></tr>
<tr class="separator:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fa397bcd717325032e3425fd424988"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DCMI_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</td></tr>
<tr class="separator:gaf6fa397bcd717325032e3425fd424988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79206abe44d6019725e0c0240ec46778"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DCMI_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</td></tr>
<tr class="separator:ga79206abe44d6019725e0c0240ec46778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387cf373f0b77ef8d434a3a6f93bbd11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a387cf373f0b77ef8d434a3a6f93bbd11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</td></tr>
<tr class="separator:a387cf373f0b77ef8d434a3a6f93bbd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7ac6f21ab0318d7fa79968ddfbff78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa7ac6f21ab0318d7fa79968ddfbff78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_QSPI_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</td></tr>
<tr class="separator:aaa7ac6f21ab0318d7fa79968ddfbff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5acf19e24d90165eb5bd6bee84f5be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b5acf19e24d90165eb5bd6bee84f5be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</td></tr>
<tr class="separator:a6b5acf19e24d90165eb5bd6bee84f5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f565eece1302ef852333fb1ccf063d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89f565eece1302ef852333fb1ccf063d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_QSPI_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</td></tr>
<tr class="separator:a89f565eece1302ef852333fb1ccf063d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a906c45719dcf2113473f2c3281926368"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</td></tr>
<tr class="separator:a906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1c22a18251e0dac7f77ba8398af543"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a1c22a18251e0dac7f77ba8398af543"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</td></tr>
<tr class="separator:a2a1c22a18251e0dac7f77ba8398af543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b3e0a9f9cb30a02d3c3e5070a9ee29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8b3e0a9f9cb30a02d3c3e5070a9ee29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM12_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</td></tr>
<tr class="separator:ad8b3e0a9f9cb30a02d3c3e5070a9ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00ec905f6763aaaa93e6ed69afbd48c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae00ec905f6763aaaa93e6ed69afbd48c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM13_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</td></tr>
<tr class="separator:ae00ec905f6763aaaa93e6ed69afbd48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdcae7edf493254fee3064775ab5023"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabdcae7edf493254fee3064775ab5023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM14_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</td></tr>
<tr class="separator:aabdcae7edf493254fee3064775ab5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eaa577e71e8f881d33e2df3e3e7738e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eaa577e71e8f881d33e2df3e3e7738e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))</td></tr>
<tr class="separator:a6eaa577e71e8f881d33e2df3e3e7738e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a18798b0e216c3ccc3caa76e741a689"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a18798b0e216c3ccc3caa76e741a689"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</td></tr>
<tr class="separator:a2a18798b0e216c3ccc3caa76e741a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ea0bded521d6ef463f543719ac6bc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ea0bded521d6ef463f543719ac6bc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART4_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</td></tr>
<tr class="separator:ac2ea0bded521d6ef463f543719ac6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81daeac46390e57328957a5b2d020b1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81daeac46390e57328957a5b2d020b1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART5_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</td></tr>
<tr class="separator:a81daeac46390e57328957a5b2d020b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02750081dcc2a9312e002bf22266da85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02750081dcc2a9312e002bf22266da85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</td></tr>
<tr class="separator:a02750081dcc2a9312e002bf22266da85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60947e98578d8436243e286349cbbd4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60947e98578d8436243e286349cbbd4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</td></tr>
<tr class="separator:a60947e98578d8436243e286349cbbd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f882a5b0c0a73e4fa41d9bf0a7d6abb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f882a5b0c0a73e4fa41d9bf0a7d6abb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</td></tr>
<tr class="separator:a2f882a5b0c0a73e4fa41d9bf0a7d6abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9504845ea6557f9b54541005e2a7e07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9504845ea6557f9b54541005e2a7e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CEC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CECLPEN))</td></tr>
<tr class="separator:ac9504845ea6557f9b54541005e2a7e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50feef6d1bdd1d254d96ce2786a502b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad50feef6d1bdd1d254d96ce2786a502b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</td></tr>
<tr class="separator:ad50feef6d1bdd1d254d96ce2786a502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a975142c90b4e1baf21b361524518235d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</td></tr>
<tr class="separator:a975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e165dd342f4ab6ea9b2edab08723cf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e165dd342f4ab6ea9b2edab08723cf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</td></tr>
<tr class="separator:a2e165dd342f4ab6ea9b2edab08723cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7911836a0e66ab2e4719b298f74b783b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7911836a0e66ab2e4719b298f74b783b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</td></tr>
<tr class="separator:a7911836a0e66ab2e4719b298f74b783b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fb9249362d38de5191ea0bf8bb1922"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6fb9249362d38de5191ea0bf8bb1922"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</td></tr>
<tr class="separator:ae6fb9249362d38de5191ea0bf8bb1922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a989121c3284e586d4fb14549d15dc0db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</td></tr>
<tr class="separator:a989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65aef0935a6eb3e1ee17e9d19ec6ee8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</td></tr>
<tr class="separator:a65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af380a14a537b7a6e1c0e20fea72d65aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af380a14a537b7a6e1c0e20fea72d65aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</td></tr>
<tr class="separator:af380a14a537b7a6e1c0e20fea72d65aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d1fd6d4f7375b4abf93bd2ec4948d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</td></tr>
<tr class="separator:a6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53bea66d100b5039d4db0140a9948bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af53bea66d100b5039d4db0140a9948bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</td></tr>
<tr class="separator:af53bea66d100b5039d4db0140a9948bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bd3af59e8a11e3321a41bc29ba51f18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</td></tr>
<tr class="separator:a6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dd5073cae99e103545801e21f6e25fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</td></tr>
<tr class="separator:a3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65016901a197f433425aca0a206b0c77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65016901a197f433425aca0a206b0c77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</td></tr>
<tr class="separator:a65016901a197f433425aca0a206b0c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505a2a0607d8b7993e365d169aa9b53a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a505a2a0607d8b7993e365d169aa9b53a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM12_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</td></tr>
<tr class="separator:a505a2a0607d8b7993e365d169aa9b53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329e7011f85631cd41cfaa2dc7467934"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a329e7011f85631cd41cfaa2dc7467934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM13_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</td></tr>
<tr class="separator:a329e7011f85631cd41cfaa2dc7467934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7d650bc39949c0612a553fecd46fa7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f7d650bc39949c0612a553fecd46fa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM14_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</td></tr>
<tr class="separator:a7f7d650bc39949c0612a553fecd46fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7579bcc778f7c9ef723e592ea7416d0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7579bcc778f7c9ef723e592ea7416d0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPDIFRXLPEN))</td></tr>
<tr class="separator:a7579bcc778f7c9ef723e592ea7416d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa395d9d235caf02cac62e5dfb1d0c957"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa395d9d235caf02cac62e5dfb1d0c957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</td></tr>
<tr class="separator:aa395d9d235caf02cac62e5dfb1d0c957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07183bab161bd0524036c2dcce2ab9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad07183bab161bd0524036c2dcce2ab9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART4_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</td></tr>
<tr class="separator:ad07183bab161bd0524036c2dcce2ab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6425e05b7e3d30a060b075575740a9bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6425e05b7e3d30a060b075575740a9bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_UART5_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</td></tr>
<tr class="separator:a6425e05b7e3d30a060b075575740a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1719003a7c347dde64027d88d7df1b04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1719003a7c347dde64027d88d7df1b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</td></tr>
<tr class="separator:a1719003a7c347dde64027d88d7df1b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4222e958047e126f69e2ee362196a16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4222e958047e126f69e2ee362196a16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</td></tr>
<tr class="separator:aa4222e958047e126f69e2ee362196a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cab9135be7f47bf9e455ce6d2276a41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cab9135be7f47bf9e455ce6d2276a41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CAN2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</td></tr>
<tr class="separator:a9cab9135be7f47bf9e455ce6d2276a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a734374b6688f2d5e54f90d002cd634"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a734374b6688f2d5e54f90d002cd634"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CEC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CECLPEN))</td></tr>
<tr class="separator:a5a734374b6688f2d5e54f90d002cd634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24893ba4a827492272e611d2756d928"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab24893ba4a827492272e611d2756d928"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</td></tr>
<tr class="separator:ab24893ba4a827492272e611d2756d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7b3e090b53ddcf951239d450c5d23e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b7b3e090b53ddcf951239d450c5d23e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM8_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</td></tr>
<tr class="separator:a0b7b3e090b53ddcf951239d450c5d23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb316ea37b8d92f7260c2bba7e47e3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbb316ea37b8d92f7260c2bba7e47e3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</td></tr>
<tr class="separator:afbb316ea37b8d92f7260c2bba7e47e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0063ad56c493dee710421f620332db05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0063ad56c493dee710421f620332db05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</td></tr>
<tr class="separator:a0063ad56c493dee710421f620332db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb86a4570fd6d66626d25d45b7e9d86e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb86a4570fd6d66626d25d45b7e9d86e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</td></tr>
<tr class="separator:aeb86a4570fd6d66626d25d45b7e9d86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367f58b538b321e6b931b0157e116873"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a367f58b538b321e6b931b0157e116873"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))</td></tr>
<tr class="separator:a367f58b538b321e6b931b0157e116873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc651eab5c75480c23936ff56c2e19a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc651eab5c75480c23936ff56c2e19a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SDIO_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</td></tr>
<tr class="separator:afc651eab5c75480c23936ff56c2e19a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66efe83b28ede4592f8bc8c4e10b8d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af66efe83b28ede4592f8bc8c4e10b8d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI4_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</td></tr>
<tr class="separator:af66efe83b28ede4592f8bc8c4e10b8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1215603b81a7d52b7225ec8f628e51d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1215603b81a7d52b7225ec8f628e51d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</td></tr>
<tr class="separator:ac1215603b81a7d52b7225ec8f628e51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c4091bfa9dc4909a7ef5306a2b67ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97c4091bfa9dc4909a7ef5306a2b67ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SDIO_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</td></tr>
<tr class="separator:a97c4091bfa9dc4909a7ef5306a2b67ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6953cffe3f6f2c92414df6c3ff07bb95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6953cffe3f6f2c92414df6c3ff07bb95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI4_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</td></tr>
<tr class="separator:a6953cffe3f6f2c92414df6c3ff07bb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884747bf8ec12a16a37c512c6979fb4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a884747bf8ec12a16a37c512c6979fb4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</td></tr>
<tr class="separator:a884747bf8ec12a16a37c512c6979fb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ea11d39c41c23f619668ce078d4d8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95ea11d39c41c23f619668ce078d4d8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM8_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</td></tr>
<tr class="separator:a95ea11d39c41c23f619668ce078d4d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab85836860965c7c7292e9e5f930faf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ab85836860965c7c7292e9e5f930faf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</td></tr>
<tr class="separator:a2ab85836860965c7c7292e9e5f930faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05450a8b04c1d2cdd122af78eeaad99a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05450a8b04c1d2cdd122af78eeaad99a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</td></tr>
<tr class="separator:a05450a8b04c1d2cdd122af78eeaad99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443ab84b0451a65d63416c0b8750a238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a443ab84b0451a65d63416c0b8750a238"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</td></tr>
<tr class="separator:a443ab84b0451a65d63416c0b8750a238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e39d751b1846122c50ff1058f93737c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e39d751b1846122c50ff1058f93737c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SAI2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI2LPEN))</td></tr>
<tr class="separator:a5e39d751b1846122c50ff1058f93737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c6f581d33ff043da5eba6689ab208c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#aa9c6f581d33ff043da5eba6689ab208c">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__,  __PLLR__)</td></tr>
<tr class="memdesc:aa9c6f581d33ff043da5eba6689ab208c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="#aa9c6f581d33ff043da5eba6689ab208c">More...</a><br /></td></tr>
<tr class="separator:aa9c6f581d33ff043da5eba6689ab208c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397893a952906f8caa8579a56c3a17a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</td></tr>
<tr class="memdesc:a397893a952906f8caa8579a56c3a17a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the PLLI2S.  <a href="#a397893a952906f8caa8579a56c3a17a6">More...</a><br /></td></tr>
<tr class="separator:a397893a952906f8caa8579a56c3a17a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44da2cd20aaa56a79141f6142dfb6942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44da2cd20aaa56a79141f6142dfb6942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLLI2S_DISABLE</b>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)</td></tr>
<tr class="separator:a44da2cd20aaa56a79141f6142dfb6942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2f976ca82ab2f166f45777e769998b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#abf2f976ca82ab2f166f45777e769998b">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SM__,  __PLLI2SN__,  __PLLI2SP__,  __PLLI2SQ__,  __PLLI2SR__)</td></tr>
<tr class="memdesc:abf2f976ca82ab2f166f45777e769998b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLI2S clock multiplication and division factors .  <a href="#abf2f976ca82ab2f166f45777e769998b">More...</a><br /></td></tr>
<tr class="separator:abf2f976ca82ab2f166f45777e769998b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829deb86fa0bf2b9303599f25143bb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a829deb86fa0bf2b9303599f25143bb83">__HAL_RCC_PLLSAI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)</td></tr>
<tr class="memdesc:a829deb86fa0bf2b9303599f25143bb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to Enable or Disable the PLLISAI.  <a href="#a829deb86fa0bf2b9303599f25143bb83">More...</a><br /></td></tr>
<tr class="separator:a829deb86fa0bf2b9303599f25143bb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec70b1740682f5145ac93c17eb87ce8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ec70b1740682f5145ac93c17eb87ce8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLLSAI_DISABLE</b>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLSAION_BB = DISABLE)</td></tr>
<tr class="separator:a8ec70b1740682f5145ac93c17eb87ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57607d57e0c24c5671a37d2412a73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a2f57607d57e0c24c5671a37d2412a73f">__HAL_RCC_PLLSAI_CONFIG</a>(__PLLSAIM__,  __PLLSAIN__,  __PLLSAIP__,  __PLLSAIQ__,  __PLLSAIR__)</td></tr>
<tr class="memdesc:a2f57607d57e0c24c5671a37d2412a73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLSAI clock multiplication and division factors.  <a href="#a2f57607d57e0c24c5671a37d2412a73f">More...</a><br /></td></tr>
<tr class="separator:a2f57607d57e0c24c5671a37d2412a73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc7cf4dd4c7859bcefe0d46cc56426bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#afc7cf4dd4c7859bcefe0d46cc56426bb">__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</a>(__PLLI2SDivQ__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</td></tr>
<tr class="memdesc:afc7cf4dd4c7859bcefe0d46cc56426bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI clock Divider coming from PLLI2S.  <a href="#afc7cf4dd4c7859bcefe0d46cc56426bb">More...</a><br /></td></tr>
<tr class="separator:afc7cf4dd4c7859bcefe0d46cc56426bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#ad4fc19bc8f6c50dca02f9d0b14fc41fd">__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</a>(__PLLSAIDivQ__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</td></tr>
<tr class="memdesc:ad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SAI clock Divider coming from PLLSAI.  <a href="#ad4fc19bc8f6c50dca02f9d0b14fc41fd">More...</a><br /></td></tr>
<tr class="separator:ad4fc19bc8f6c50dca02f9d0b14fc41fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c7909a2eb8ee312705c224607d00c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a57c7909a2eb8ee312705c224607d00c6">__HAL_RCC_SAI1_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))</td></tr>
<tr class="memdesc:a57c7909a2eb8ee312705c224607d00c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure SAI1 clock source selection.  <a href="#a57c7909a2eb8ee312705c224607d00c6">More...</a><br /></td></tr>
<tr class="separator:a57c7909a2eb8ee312705c224607d00c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af45dae7c2f2f1c8848be68d7bded7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC))</td></tr>
<tr class="memdesc:a9af45dae7c2f2f1c8848be68d7bded7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get SAI1 clock source selection.  <a href="#a9af45dae7c2f2f1c8848be68d7bded7e">More...</a><br /></td></tr>
<tr class="separator:a9af45dae7c2f2f1c8848be68d7bded7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ab74d31998863f042a39d50f27c163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a18ab74d31998863f042a39d50f27c163">__HAL_RCC_SAI2_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))</td></tr>
<tr class="memdesc:a18ab74d31998863f042a39d50f27c163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure SAI2 clock source selection.  <a href="#a18ab74d31998863f042a39d50f27c163">More...</a><br /></td></tr>
<tr class="separator:a18ab74d31998863f042a39d50f27c163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12f70a6d677938196f8d8a64d0c743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#ac12f70a6d677938196f8d8a64d0c743e">__HAL_RCC_GET_SAI2_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC))</td></tr>
<tr class="memdesc:ac12f70a6d677938196f8d8a64d0c743e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get SAI2 clock source selection.  <a href="#ac12f70a6d677938196f8d8a64d0c743e">More...</a><br /></td></tr>
<tr class="separator:ac12f70a6d677938196f8d8a64d0c743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61412b45ba93119b753fbcf966cf4471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a61412b45ba93119b753fbcf966cf4471">__HAL_RCC_I2S_APB1_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</td></tr>
<tr class="memdesc:a61412b45ba93119b753fbcf966cf4471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure I2S APB1 clock source selection.  <a href="#a61412b45ba93119b753fbcf966cf4471">More...</a><br /></td></tr>
<tr class="separator:a61412b45ba93119b753fbcf966cf4471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da2b0d003fd86667b6c8cb15e8c13f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a1da2b0d003fd86667b6c8cb15e8c13f4">__HAL_RCC_GET_I2S_APB1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</td></tr>
<tr class="memdesc:a1da2b0d003fd86667b6c8cb15e8c13f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get I2S APB1 clock source selection.  <a href="#a1da2b0d003fd86667b6c8cb15e8c13f4">More...</a><br /></td></tr>
<tr class="separator:a1da2b0d003fd86667b6c8cb15e8c13f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff951422b411f00afee7e4723f627be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a0ff951422b411f00afee7e4723f627be">__HAL_RCC_I2S_APB2_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</td></tr>
<tr class="memdesc:a0ff951422b411f00afee7e4723f627be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure I2S APB2 clock source selection.  <a href="#a0ff951422b411f00afee7e4723f627be">More...</a><br /></td></tr>
<tr class="separator:a0ff951422b411f00afee7e4723f627be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df51fd649b4767abc39c6a5e15ed1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a3df51fd649b4767abc39c6a5e15ed1e7">__HAL_RCC_GET_I2S_APB2_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</td></tr>
<tr class="memdesc:a3df51fd649b4767abc39c6a5e15ed1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get I2S APB2 clock source selection.  <a href="#a3df51fd649b4767abc39c6a5e15ed1e7">More...</a><br /></td></tr>
<tr class="separator:a3df51fd649b4767abc39c6a5e15ed1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7629d411dee684624b06dcd99c426d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a7b7629d411dee684624b06dcd99c426d">__HAL_RCC_CEC_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))</td></tr>
<tr class="memdesc:a7b7629d411dee684624b06dcd99c426d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CEC clock.  <a href="#a7b7629d411dee684624b06dcd99c426d">More...</a><br /></td></tr>
<tr class="separator:a7b7629d411dee684624b06dcd99c426d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a636a5c50887bba7270924c3eb6ef2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL))</td></tr>
<tr class="memdesc:a7a636a5c50887bba7270924c3eb6ef2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get the CEC clock.  <a href="#a7a636a5c50887bba7270924c3eb6ef2f">More...</a><br /></td></tr>
<tr class="separator:a7a636a5c50887bba7270924c3eb6ef2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29d7ceab1d8fea78c08e7c78b383525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#ac29d7ceab1d8fea78c08e7c78b383525">__HAL_RCC_FMPI2C1_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</td></tr>
<tr class="memdesc:ac29d7ceab1d8fea78c08e7c78b383525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the FMPI2C1 clock.  <a href="#ac29d7ceab1d8fea78c08e7c78b383525">More...</a><br /></td></tr>
<tr class="separator:ac29d7ceab1d8fea78c08e7c78b383525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818ab7e57a28e4a319fa4b9049f62dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a818ab7e57a28e4a319fa4b9049f62dd6">__HAL_RCC_GET_FMPI2C1_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</td></tr>
<tr class="memdesc:a818ab7e57a28e4a319fa4b9049f62dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get the FMPI2C1 clock.  <a href="#a818ab7e57a28e4a319fa4b9049f62dd6">More...</a><br /></td></tr>
<tr class="separator:a818ab7e57a28e4a319fa4b9049f62dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2380f79a72331ea93b1b3efd42f7a719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a2380f79a72331ea93b1b3efd42f7a719">__HAL_RCC_CLK48_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</td></tr>
<tr class="memdesc:a2380f79a72331ea93b1b3efd42f7a719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CLK48 clock.  <a href="#a2380f79a72331ea93b1b3efd42f7a719">More...</a><br /></td></tr>
<tr class="separator:a2380f79a72331ea93b1b3efd42f7a719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3a77cb4bb659160407d3dcf96b6915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a9b3a77cb4bb659160407d3dcf96b6915">__HAL_RCC_GET_CLK48_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</td></tr>
<tr class="memdesc:a9b3a77cb4bb659160407d3dcf96b6915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get the CLK48 clock.  <a href="#a9b3a77cb4bb659160407d3dcf96b6915">More...</a><br /></td></tr>
<tr class="separator:a9b3a77cb4bb659160407d3dcf96b6915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d70573036d797e40373b83d38b81be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a9d70573036d797e40373b83d38b81be3">__HAL_RCC_SDIO_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</td></tr>
<tr class="memdesc:a9d70573036d797e40373b83d38b81be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SDIO clock.  <a href="#a9d70573036d797e40373b83d38b81be3">More...</a><br /></td></tr>
<tr class="separator:a9d70573036d797e40373b83d38b81be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3fdeeeb9106f2ca460597d340134f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a1c3fdeeeb9106f2ca460597d340134f7">__HAL_RCC_GET_SDIO_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</td></tr>
<tr class="memdesc:a1c3fdeeeb9106f2ca460597d340134f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get the SDIO clock.  <a href="#a1c3fdeeeb9106f2ca460597d340134f7">More...</a><br /></td></tr>
<tr class="separator:a1c3fdeeeb9106f2ca460597d340134f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad641c6474a57369553339d9b2418bb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#ad641c6474a57369553339d9b2418bb9c">__HAL_RCC_SPDIFRX_CONFIG</a>(__SOURCE__)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))</td></tr>
<tr class="memdesc:ad641c6474a57369553339d9b2418bb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the SPDIFRX clock.  <a href="#ad641c6474a57369553339d9b2418bb9c">More...</a><br /></td></tr>
<tr class="separator:ad641c6474a57369553339d9b2418bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ddc626288e3b401da0b8547f2ac0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#ad3ddc626288e3b401da0b8547f2ac0d3">__HAL_RCC_GET_SPDIFRX_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))</td></tr>
<tr class="memdesc:ad3ddc626288e3b401da0b8547f2ac0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Get the SPDIFRX clock.  <a href="#ad3ddc626288e3b401da0b8547f2ac0d3">More...</a><br /></td></tr>
<tr class="separator:ad3ddc626288e3b401da0b8547f2ac0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292ca7c84f192778314125ed6d7c8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(__PRESC__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))</td></tr>
<tr class="memdesc:a292ca7c84f192778314125ed6d7c8333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Timers clocks prescalers.  <a href="#a292ca7c84f192778314125ed6d7c8333">More...</a><br /></td></tr>
<tr class="separator:a292ca7c84f192778314125ed6d7c8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8948d01638a1ff52529310a1eba70caa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8948d01638a1ff52529310a1eba70caa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a8948d01638a1ff52529310a1eba70caa">__HAL_RCC_PLLSAI_ENABLE_IT</a>()&#160;&#160;&#160;(RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</td></tr>
<tr class="memdesc:a8948d01638a1ff52529310a1eba70caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLLSAI_RDY interrupt. <br /></td></tr>
<tr class="separator:a8948d01638a1ff52529310a1eba70caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90647b25667347150cdf62a0f580736e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90647b25667347150cdf62a0f580736e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a90647b25667347150cdf62a0f580736e">__HAL_RCC_PLLSAI_DISABLE_IT</a>()&#160;&#160;&#160;(RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</td></tr>
<tr class="memdesc:a90647b25667347150cdf62a0f580736e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLLSAI_RDY interrupt. <br /></td></tr>
<tr class="separator:a90647b25667347150cdf62a0f580736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e755ee880ecfa4142683029c601a296"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e755ee880ecfa4142683029c601a296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a9e755ee880ecfa4142683029c601a296">__HAL_RCC_PLLSAI_CLEAR_IT</a>()&#160;&#160;&#160;(RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</td></tr>
<tr class="memdesc:a9e755ee880ecfa4142683029c601a296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the PLLSAI RDY interrupt pending bits. <br /></td></tr>
<tr class="separator:a9e755ee880ecfa4142683029c601a296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478a4064faa2f2f1fa7320fe6b60b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a478a4064faa2f2f1fa7320fe6b60b5ba">__HAL_RCC_PLLSAI_GET_IT</a>()&#160;&#160;&#160;((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</td></tr>
<tr class="memdesc:a478a4064faa2f2f1fa7320fe6b60b5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the PLLSAI RDY interrupt has occurred or not.  <a href="#a478a4064faa2f2f1fa7320fe6b60b5ba">More...</a><br /></td></tr>
<tr class="separator:a478a4064faa2f2f1fa7320fe6b60b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573e020db1ec841ff9c9d36da2b82a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html#a573e020db1ec841ff9c9d36da2b82a6b">__HAL_RCC_PLLSAI_GET_FLAG</a>()&#160;&#160;&#160;((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</td></tr>
<tr class="memdesc:a573e020db1ec841ff9c9d36da2b82a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PLLSAI RDY flag is set or not.  <a href="#a573e020db1ec841ff9c9d36da2b82a6b">More...</a><br /></td></tr>
<tr class="separator:a573e020db1ec841ff9c9d36da2b82a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501d54424aaf471494be473eeccc08dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLSAION_BIT_NUMBER</b>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:ga501d54424aaf471494be473eeccc08dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c2e56618cd2ae7db99eabce96f00bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLSAION_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET * 32) + (RCC_PLLSAION_BIT_NUMBER * 4))</td></tr>
<tr class="separator:ga11c2e56618cd2ae7db99eabce96f00bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa798e797ccefa001aff2218b06b6e448"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLLSAI_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)100)  /* Timeout value fixed to 100 ms  */</td></tr>
<tr class="separator:gaa798e797ccefa001aff2218b06b6e448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49dcc8957cc802342748396c2fd4616"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SON_BIT_NUMBER</b>&#160;&#160;&#160;0x1A</td></tr>
<tr class="separator:gae49dcc8957cc802342748396c2fd4616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1aa8936828d49aab102dd1fcc1ce22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SON_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET * 32) + (RCC_PLLI2SON_BIT_NUMBER * 4))</td></tr>
<tr class="separator:gaba1aa8936828d49aab102dd1fcc1ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad444c5c356f3c3294fd6a2d73fafdaa7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_DCKCFGR_OFFSET</b>&#160;&#160;&#160;(RCC_OFFSET + 0x8C)</td></tr>
<tr class="separator:gad444c5c356f3c3294fd6a2d73fafdaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af1cc5d0984efa0af27af520a29a1e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_TIMPRE_BIT_NUMBER</b>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga6af1cc5d0984efa0af27af520a29a1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170ba1aa6143f4b2b8824e371b9c29e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_DCKCFGR_TIMPRE_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_DCKCFGR_OFFSET * 32) + (RCC_TIMPRE_BIT_NUMBER * 4))</td></tr>
<tr class="separator:ga170ba1aa6143f4b2b8824e371b9c29e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_OFFSET</b>&#160;&#160;&#160;(RCC_OFFSET + 0x08)</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf344d1efa4f3116800d74ab2fc0f0c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_I2SSRC_BIT_NUMBER</b>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:gadf344d1efa4f3116800d74ab2fc0f0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2773df79f99911154b083d82e49ceff9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_I2SSRC_BB</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CFGR_OFFSET * 32) + (RCC_I2SSRC_BIT_NUMBER * 4))</td></tr>
<tr class="separator:ga2773df79f99911154b083d82e49ceff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ad77d63441cb945dd630964285cc07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLLI2S_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)100)  /* Timeout value fixed to 100 ms  */</td></tr>
<tr class="separator:ga50ad77d63441cb945dd630964285cc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)100)  /* 100 ms */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1eea378ffa99c1a4186f0065c257a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PERIPHCLOCK</b>(SELECTION)&#160;&#160;&#160;((1 &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000FFF))</td></tr>
<tr class="separator:gaae1eea378ffa99c1a4186f0065c257a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30fb7f6fe9f22a7d6c5585909db5c3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLI2SN_VALUE</b>(VALUE)&#160;&#160;&#160;((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:gac30fb7f6fe9f22a7d6c5585909db5c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fece4b24f6219b423e1b092b7705c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLI2SR_VALUE</b>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</td></tr>
<tr class="separator:gaa2fece4b24f6219b423e1b092b7705c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedb34faed940069eb7485776e5875c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLI2SQ_VALUE</b>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</td></tr>
<tr class="separator:gafedb34faed940069eb7485776e5875c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400e5231409376eba690f252db7b2a19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAIN_VALUE</b>(VALUE)&#160;&#160;&#160;((49 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:ga400e5231409376eba690f252db7b2a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505ad7125d7fbf79e8520912e4bbd761"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAIQ_VALUE</b>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</td></tr>
<tr class="separator:ga505ad7125d7fbf79e8520912e4bbd761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ec96fd175b9eaa54709bf76f5a344b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAIR_VALUE</b>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</td></tr>
<tr class="separator:ga62ec96fd175b9eaa54709bf76f5a344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1d727f609c44d4b13a57261edffaf9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAI_DIVQ_VALUE</b>(VALUE)&#160;&#160;&#160;((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</td></tr>
<tr class="separator:gade1d727f609c44d4b13a57261edffaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c5714485768563fbfc6aafaf1084b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLI2S_DIVQ_VALUE</b>(VALUE)&#160;&#160;&#160;((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</td></tr>
<tr class="separator:gac5c5714485768563fbfc6aafaf1084b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e3736031b122076e3831cc57da4efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAI_DIVR_VALUE</b>(VALUE)</td></tr>
<tr class="separator:gac6e3736031b122076e3831cc57da4efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339fbc3266467ef2d551ed99b05741ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLI2SM_VALUE</b>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 63)</td></tr>
<tr class="separator:ga339fbc3266467ef2d551ed99b05741ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae54f681f37f3e561cff967f9492a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_LSE_MODE</b>(MODE)</td></tr>
<tr class="separator:gacae54f681f37f3e561cff967f9492a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73abbfc3c2f9e5e3621a6d8321c88c3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLR_VALUE</b>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</td></tr>
<tr class="separator:ga73abbfc3c2f9e5e3621a6d8321c88c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c1705cc6328f38965482c748b81c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLI2SP_VALUE</b>(VALUE)</td></tr>
<tr class="separator:ga85c1705cc6328f38965482c748b81c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518b443396ee330ca3a8f97ca1735068"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAIM_VALUE</b>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 63)</td></tr>
<tr class="separator:ga518b443396ee330ca3a8f97ca1735068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791ec63459670d689176cdd9b70a9661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSAIP_VALUE</b>(VALUE)</td></tr>
<tr class="separator:ga791ec63459670d689176cdd9b70a9661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f9e5f3295416c3a92b8ce8d15e7eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_SAI1CLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:ga63f9e5f3295416c3a92b8ce8d15e7eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52db70a5d76f02f4bf338e4af0002f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_SAI2CLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:gaa52db70a5d76f02f4bf338e4af0002f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb943199fc82843b556bdadaa04f0ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_I2SAPB1CLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:gaeb943199fc82843b556bdadaa04f0ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf758f9fa997b6328c7b6dd1526dcf7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_I2SAPB2CLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:gaf758f9fa997b6328c7b6dd1526dcf7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7330eeaa468d05dafeea64de161d798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_FMPI2C1CLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:ga7330eeaa468d05dafeea64de161d798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007960aa04439c47fd14e2d2226681a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CECCLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:ga007960aa04439c47fd14e2d2226681a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf91499c796e4dcc16b60e30346085e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CK48CLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:gabf91499c796e4dcc16b60e30346085e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a78997a239eaf3c8be376b818690af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_SDIOCLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:ga26a78997a239eaf3c8be376b818690af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6c9ffe3ed46ab77c78e59ec6b4caf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_SPDIFRXCLKSOURCE</b>(SOURCE)</td></tr>
<tr class="separator:ga6a6c9ffe3ed46ab77c78e59ec6b4caf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCO2SOURCE</b>(SOURCE)</td></tr>
<tr class="separator:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_PeriphCLKConfig</b> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_GetPeriphCLKConfig</b> (<a class="el" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a> *PeriphClkInit)</td></tr>
<tr class="separator:ga754fc5136c63ad52b7c459aafc8a3927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_GetPeriphCLKFreq</b> (uint32_t PeriphClk)</td></tr>
<tr class="separator:ga14acaeb88163a6bb0839470b753ba1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e94ec1c8e3ebb0279d0d3bb744fdfe4"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCCEx_SelectLSEMode</b> (uint8_t Mode)</td></tr>
<tr class="separator:ga1e94ec1c8e3ebb0279d0d3bb744fdfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL Extension module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.4.1 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>09-October-2015 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a39066209e4e4386d4924bb8ee31ff761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_ADC2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeceb46d7b24fd1147ce660ba21a8c9c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_ADC3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a886a8892d3ad60d020ccb1e0d2d6f06c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CAN1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a24dc2364cfd00eb8854073af7b1fbadd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CAN2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af9c86fbf588ae5fecb93cc2228dd2e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CEC_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7b7629d411dee684624b06dcd99c426d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CEC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the CEC clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the CEC clock source. This parameter can be one of the following values: <ul>
<li>RCC_CECCLKSOURCE_HSI: HSI selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a2380f79a72331ea93b1b3efd42f7a719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CLK48_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the CLK48 clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the CK48 clock source. This parameter can be one of the following values: <ul>
<li>RCC_CK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CK48 clock. </li>
<li>RCC_CK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CK48 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="abf537ba2ca2f41342fdfb724b1f3f260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DAC_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1bd070a22e2fb235d2691a33cf68a160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_FMPI2C1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac29d7ceab1d8fea78c08e7c78b383525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_FMPI2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the FMPI2C1 clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the FMPI2C1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_FMPI2C1CLKSOURCE_APB: APB selected as FMPI2C1 clock </li>
<li>RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock </li>
<li>RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a7a636a5c50887bba7270924c3eb6ef2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CEC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get the CEC clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CECCLKSOURCE_HSI488: HSI selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a9b3a77cb4bb659160407d3dcf96b6915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CLK48_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get the CLK48 clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CK48 clock. </li>
<li>RCC_CK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CK48 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a818ab7e57a28e4a319fa4b9049f62dd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_FMPI2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get the FMPI2C1 clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_FMPI2C1CLKSOURCE_APB: APB selected as FMPI2C1 clock </li>
<li>RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock </li>
<li>RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a1da2b0d003fd86667b6c8cb15e8c13f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2S_APB1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get I2S APB1 clock source selection. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. </li>
<li>RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
<li>RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock. </li>
<li>RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a3df51fd649b4767abc39c6a5e15ed1e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2S_APB2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get I2S APB2 clock source selection. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. </li>
<li>RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
<li>RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock. </li>
<li>RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a9af45dae7c2f2f1c8848be68d7bded7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SAI1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get SAI1 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This configuration is only available with STM32F446xx Devices. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac12f70a6d677938196f8d8a64d0c743e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SAI2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get SAI2 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This configuration is only available with STM32F446xx Devices. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a1c3fdeeeb9106f2ca460597d340134f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SDIO_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get the SDIO clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SDIOCLKSOURCE_CK48: CK48 output used as SDIO clock. </li>
<li>RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad3ddc626288e3b401da0b8547f2ac0d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPDIFRX_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Get the SPDIFRX clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPDIFRXCLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SPDIFRX clock. </li>
<li>RCC_SPDIFRXCLKSOURCE_PLLI2SP: PLLI2S VCO Output divided by PLLI2SP used as SPDIFRX clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a1c510498725fb0c1245edaae3d9b1e53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a61412b45ba93119b753fbcf966cf4471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2S_APB1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure I2S APB1 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling PLL, PLLI2S and the I2S clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the I2S APB1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. </li>
<li>RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
<li>RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock. </li>
<li>RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a0ff951422b411f00afee7e4723f627be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2S_APB2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure I2S APB2 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling PLL, PLLI2S and the I2S clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SAI Block A clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. </li>
<li>RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
<li>RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock. </li>
<li>RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aa9c6f581d33ff043da5eba6689ab208c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLLSource__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLM__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLQ__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(RCC-&gt;PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \</div><div class="line">                            ((__PLLN__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLN))                      | \</div><div class="line">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLP))          | \</div><div class="line">                            ((__PLLQ__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLQ))                      | \</div><div class="line">                            ((__PLLR__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLR))))</div></div><!-- fragment -->
<p>Macro to configure the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLLSource&lt;/strong&gt;</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLM&lt;/strong&gt;</td><td>specifies the division factor for PLL VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLN&lt;/strong&gt;</td><td>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min_Data = 192 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLP&lt;/strong&gt;</td><td>specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}.</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLQ&lt;/strong&gt;</td><td>specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLR&lt;/strong&gt;</td><td>PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks. This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This parameter is only available in STM32F446xx/STM32F469xx/STM32F479xx devices. </dd></dl>

</div>
</div>
<a class="anchor" id="abf2f976ca82ab2f166f45777e769998b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SM__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SQ__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                   |\</div><div class="line">                               ((__PLLI2SN__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN))             |\</div><div class="line">                               ((((__PLLI2SP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)) |\</div><div class="line">                               ((__PLLI2SQ__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ))             |\</div><div class="line">                               ((__PLLI2SR__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR))))</div></div><!-- fragment -->
<p>Macro to configure the PLLI2S clock multiplication and division factors . </p>
<dl class="section note"><dt>Note</dt><dd>This macro must be used only when the PLLI2S is disabled. </dd>
<dd>
PLLI2S clock source is common with the main PLL (configured in HAL_RCC_ClockConfig() API). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SM&lt;/strong&gt;</td><td>specifies the division factor for PLLI2S VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 1 MHz to limit PLLI2S jitter.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SN&lt;/strong&gt;</td><td>specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between Min_Data = 192 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between Min_Data = 192 and Max_Data = 432 MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SP&lt;/strong&gt;</td><td>specifies division factor for SPDIFRX Clock. This parameter must be a number in the range {2, 4, 6, or 8}. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>the PLLI2SP parameter is only available with STM32F446xx Devices</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SR&lt;/strong&gt;</td><td>specifies the division factor for I2S clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SQ&lt;/strong&gt;</td><td>specifies the division factor for SAI clock This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a397893a952906f8caa8579a56c3a17a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a class="anchor" id="afc7cf4dd4c7859bcefe0d46cc56426bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SDivQ__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SAI clock Divider coming from PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the PLLI2S. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLI2SDivQ&lt;/strong&gt;</td><td>specifies the PLLI2S division factor for SAI1 clock. This parameter must be a number between 1 and 32. SAI1 clock frequency = f(PLLI2SQ) / <b>PLLI2SDivQ</b> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a2f57607d57e0c24c5671a37d2412a73f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIM__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIQ__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(RCC-&gt;PLLSAICFGR = ((__PLLSAIM__)                                   | \</div><div class="line">                               ((__PLLSAIN__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN))             | \</div><div class="line">                               ((((__PLLSAIP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP)) | \</div><div class="line">                               ((__PLLSAIQ__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ))))</div></div><!-- fragment -->
<p>Macro to configure the PLLSAI clock multiplication and division factors. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIM&lt;/strong&gt;</td><td>specifies the division factor for PLLSAI VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLSAIM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 1 MHz to limit PLLI2S jitter. </dd>
<dd>
The PLLSAIM parameter is only used with STM32F446xx Devices</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIN&lt;/strong&gt;</td><td>specifies the multiplication factor for PLLSAI VCO output clock. This parameter must be a number between Min_Data = 192 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLSAIN parameter correctly to ensure that the VCO output frequency is between Min_Data = 192 and Max_Data = 432 MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIP&lt;/strong&gt;</td><td>specifies division factor for OTG FS, SDIO and RNG clocks. This parameter must be a number in the range {2, 4, 6, or 8}. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>the PLLSAIP parameter is only available with STM32F446xx Devices</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIQ&lt;/strong&gt;</td><td>specifies the division factor for SAI clock This parameter must be a number between Min_Data = 2 and Max_Data = 15.</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLLSAIR&lt;/strong&gt;</td><td>specifies the division factor for LTDC clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>the PLLI2SR parameter is only available with STM32F427/437/429/439xx Devices </dd></dl>

</div>
</div>
<a class="anchor" id="a829deb86fa0bf2b9303599f25143bb83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to Enable or Disable the PLLISAI. </p>
<dl class="section note"><dt>Note</dt><dd>The PLLSAI is only available with STM32F429x/439x Devices. </dd>
<dd>
The PLLSAI is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a class="anchor" id="a573e020db1ec841ff9c9d36da2b82a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_GET_FLAG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check PLLSAI RDY flag is set or not. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a478a4064faa2f2f1fa7320fe6b60b5ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_GET_IT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the PLLSAI RDY interrupt has occurred or not. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad4fc19bc8f6c50dca02f9d0b14fc41fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLSAIDivQ__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SAI clock Divider coming from PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the PLLSAI. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLLSAIDivQ&lt;/strong&gt;</td><td>specifies the PLLSAI division factor for SAI1 clock . This parameter must be a number between Min_Data = 1 and Max_Data = 32. SAI1 clock frequency = f(PLLSAIQ) / <b>PLLSAIDivQ</b> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="af00544b52c47b22490cd0bdf32c8ccfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a57c7909a2eb8ee312705c224607d00c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure SAI1 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This configuration is only available with STM32F446xx Devices. </dd>
<dd>
This function must be called before enabling PLL, PLLSAI, PLLI2S and the SAI clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SAI1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock. </li>
<li>RCC_SAI1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a06606a3cfe265f742a918426385a17fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a18ab74d31998863f042a39d50f27c163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure SAI2 clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>This configuration is only available with STM32F446xx Devices. </dd>
<dd>
This function must be called before enabling PLL, PLLSAI, PLLI2S and the SAI clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SAI2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI2 clock. </li>
<li>RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="abf9b91dd9da0d4774a15abb5f15f095a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SDIO_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9d70573036d797e40373b83d38b81be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SDIO_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SDIO clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SDIO clock source. This parameter can be one of the following values: <ul>
<li>RCC_SDIOCLKSOURCE_CK48: CK48 output used as SDIO clock. </li>
<li>RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a92917b1e3f9bfe30b55ee49fbf5a0f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPDIFRX_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad641c6474a57369553339d9b2418bb9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPDIFRX_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SPDIFRX clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SOURCE&lt;/strong&gt;</td><td>specifies the SPDIFRX clock source. This parameter can be one of the following values: <ul>
<li>RCC_SPDIFRXCLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SPDIFRX clock. </li>
<li>RCC_SPDIFRXCLKSOURCE_PLLI2SP: PLLI2S VCO Output divided by PLLI2SP used as SPDIFRX clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a16612e19c1a7d4cd3c601bf2be916026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2ad5daf60ee8a66825b91afa3eb7f75c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI4_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4e340e8887d84210e36db6903643ea27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM10_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a72597483d0d6da14553329d2da3ad45e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM12_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ade7a5313eb8b50127a40c5c130c7f3e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM13_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a28c0bd63fbc7500f9c209ef42c0931b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM14_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2e895257faa38376b9cdfcd756909a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af62d32fdde03df10072d856515692c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af9b08205c361d1779b6c7a3afdb67e7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM4_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                        __IO</a> uint32_t tmpreg; \</div><div class="line">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</div><div class="line">                                        <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</div><div class="line">                                        UNUSED(tmpreg); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a669982035ad2dd6cf095fd8b281f9dab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM6_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a92313068bbe6883497ca424b24f31d44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM7_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aaa5393a02b936b1d6de896a6c09103a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIM8_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a292ca7c84f192778314125ed6d7c8333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIMCLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PRESC__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the Timers clocks prescalers. </p>
<dl class="section note"><dt>Note</dt><dd>This feature is only available with STM32F429x/439x Devices. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PRESC&lt;/strong&gt;</td><td>: specifies the Timers clocks prescalers selection This parameter can be one of the following values: <ul>
<li>RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1 or 2, else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to division by 4 or more. </li>
<li>RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding to division by 8 or more. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a4a09294d81a526606fb6e2a8bd8f2955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART4_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a801a26037f0fd4fa1bad78fefe677f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART5_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a34a7bf921d694c001b67dcd531c807a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">\</a></div><div class="line"><a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">                                      __IO</a> uint32_t tmpreg; \</div><div class="line">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</div><div class="line">                                      <span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \</div><div class="line">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</div><div class="line">                                      UNUSED(tmpreg); \</div><div class="line">                                      } <span class="keywordflow">while</span>(0)</div><div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_758ed3c0b93f0db0bd723f14299395a7.html">Dynamixel-MX106</a></li><li class="navelem"><a class="el" href="dir_471d6f2dd5e71ab3d3de0c18a5f38b9b.html">mbed</a></li><li class="navelem"><a class="el" href="dir_734fe20f1d8499cfa05d3b7d6959f3ff.html">TARGET_NUCLEO_F446RE</a></li><li class="navelem"><a class="el" href="stm32f4xx__hal__rcc__ex_8h.html">stm32f4xx_hal_rcc_ex.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
