#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 13 17:37:28 2023
# Process ID: 8504
# Current directory: C:/Users/janak/nano_processorfinal/nano_processor.runs/synth_1
# Command line: vivado.exe -log nano_processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nano_processor.tcl
# Log file: C:/Users/janak/nano_processorfinal/nano_processor.runs/synth_1/nano_processor.vds
# Journal file: C:/Users/janak/nano_processorfinal/nano_processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nano_processor.tcl -notrace
Command: synth_design -top nano_processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.152 ; gain = 92.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nano_processor' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:46]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'Program_Counter' of component 'ProgramCounter' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Reg_Bank_0' of component 'Reg_Bank' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Reg_Bank_Decoder' of component 'Decoder_3_to_8' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_0' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_1' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:87]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_2' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:95]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_3' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_4' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:111]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_5' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_6' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:127]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/REG.vhd:32' bound to instance 'REG_7' of component 'REG' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (5#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'MUX_2_3bit' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd:34' bound to instance 'MUX_2_3bit_0' of component 'MUX_2_3bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:222]
INFO: [Synth 8-638] synthesizing module 'MUX_2_3bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_3bit' (6#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_2_3bit.vhd:41]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:34' bound to instance 'Instruction_Decoder' of component 'InstructionDecoder' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:230]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:47]
WARNING: [Synth 8-614] signal 'regChkForJump' is read in the process but is not in the sensitivity list [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (7#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:47]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_3bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_3bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:43]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/HA.vhd:24' bound to instance 'HA_0' of component 'HA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/HA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/HA.vhd:31]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/HA.vhd:24' bound to instance 'HA_1' of component 'HA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_3bit.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_3bit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (10#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_3bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_8_4bit' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_8_4bit.vhd:34' bound to instance 'MUX_8_4bit_0' of component 'MUX_8_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:252]
INFO: [Synth 8-638] synthesizing module 'MUX_8_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_8_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_8_4bit.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_4bit' (11#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_8_4bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_4bit' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_8_4bit.vhd:34' bound to instance 'MUX_8_4bit_1' of component 'MUX_8_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:265]
INFO: [Synth 8-3491] module 'MUX_2_4bit' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_2_4bit.vhd:34' bound to instance 'MUX_2_4bit_0' of component 'MUX_2_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:278]
INFO: [Synth 8-638] synthesizing module 'MUX_2_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_2_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_4bit' (12#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/MUX_2_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Adder_Subtractor_4bit' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:14' bound to instance 'Adder_Subtractor' of component 'Adder_Subtractor_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:286]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor_4bit' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:25]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:48]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor_4bit' (13#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Adder_Subtractor_4bit.vhd:25]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/ROM.vhd:35' bound to instance 'ROM_0' of component 'ROM' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:298]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (14#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/ROM.vhd:40]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:304]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (15#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:309]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (16#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nano_processor' (17#1) [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/nano_processor.vhd:46]
WARNING: [Synth 8-3917] design nano_processor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design nano_processor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design nano_processor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design nano_processor has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.387 ; gain = 148.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.387 ; gain = 148.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.387 ; gain = 148.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/janak/nano_processorfinal/nano_processor.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/janak/nano_processorfinal/nano_processor.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/janak/nano_processorfinal/nano_processor.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nano_processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nano_processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 824.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 824.082 ; gain = 479.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 824.082 ; gain = 479.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 824.082 ; gain = 479.660
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "jumpSel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_select_temp_2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addSub_temp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LS_temp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'regEn_temp_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'LS_temp_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'immVal_temp_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'reg_select_temp_1_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'reg_select_temp_2_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'addSub_temp_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'jumpAddress_reg' [C:/Users/janak/nano_processorfinal/nano_processor.srcs/sources_1/new/InstructionDecorder.vhd:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 824.082 ; gain = 479.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module MUX_2_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MUX_2_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Adder_Subtractor_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design nano_processor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design nano_processor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design nano_processor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design nano_processor has port an[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder/jumpAddress_reg[2] )
INFO: [Synth 8-3886] merging instance 'Instruction_Decoder/immVal_temp_reg[2]' (LD) to 'Instruction_Decoder/immVal_temp_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder/immVal_temp_reg[3] )
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/REG_0/Q_reg[0]' (FDCE) to 'Reg_Bank_0/REG_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/REG_0/Q_reg[1]' (FDCE) to 'Reg_Bank_0/REG_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/REG_0/Q_reg[2]' (FDCE) to 'Reg_Bank_0/REG_0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Instruction_Decoder/reg_select_temp_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/REG_0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder/immVal_temp_reg[3]) is unused and will be removed from module nano_processor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder/reg_select_temp_2_reg[2]) is unused and will be removed from module nano_processor.
WARNING: [Synth 8-3332] Sequential element (Instruction_Decoder/jumpAddress_reg[2]) is unused and will be removed from module nano_processor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/REG_0/Q_reg[3]) is unused and will be removed from module nano_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 824.082 ; gain = 479.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 824.082 ; gain = 479.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |    24|
|6     |LUT4   |    16|
|7     |LUT5   |    18|
|8     |LUT6   |    11|
|9     |FDCE   |    28|
|10    |FDRE   |    37|
|11    |LD     |    12|
|12    |LDP    |     1|
|13    |IBUF   |     2|
|14    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   180|
|2     |  Instruction_Decoder  |InstructionDecoder |    23|
|3     |  Program_Counter      |ProgramCounter     |    20|
|4     |  Reg_Bank_0           |Reg_Bank           |    62|
|5     |    REG_1              |Reg                |     4|
|6     |    REG_2              |Reg_0              |    13|
|7     |    REG_3              |Reg_1              |     4|
|8     |    REG_4              |Reg_2              |     4|
|9     |    REG_5              |Reg_3              |     4|
|10    |    REG_6              |Reg_4              |     4|
|11    |    REG_7              |Reg_5              |    22|
|12    |    Reg_Bank_Decoder   |Decoder_3_to_8     |     7|
|13    |      Decoder_2_to_4_0 |Decoder_2_to_4     |     3|
|14    |      Decoder_2_to_4_1 |Decoder_2_to_4_6   |     4|
|15    |  Slow_Clk_0           |Slow_Clk           |    54|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 840.902 ; gain = 165.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 840.902 ; gain = 496.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 12 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 840.902 ; gain = 509.367
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/janak/nano_processorfinal/nano_processor.runs/synth_1/nano_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nano_processor_utilization_synth.rpt -pb nano_processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 840.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 17:37:59 2023...
