<root><simulation><result_generated_time />2023-05-17 20:20:40<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('FY', 3), ('OY', 5)], [('K', 64), ('FX', 3)], [('C', 32)]]<I />[[('OX', 5), ('FY', 3), ('OY', 5), ('K', 64)], [('FX', 3)], [('C', 32)]]<O />[[('OX', 5), ('FY', 3)], [('OY', 5), ('K', 64), ('FX', 3), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [8.0, 119.01, 1.0, 1.0], 'O': [8.0, 3, 96, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 294912, 9437184], 'I': [440, 7744, 247808], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [0.05, 0.04, 0.0], 'I': [0.86, 0.0, 0.0], 'O': [0.08, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.05, 0.0], 'I': [0.86, 0.05, 0.0], 'O': [0.08, 0.05, 0.0]}<effective_mem_size_bit />{'W': [24, 4608, 294912], 'I': [440, 7744, 7744], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5898240, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[3686400, 30976], [30976, 30976], [30976, 0]]<O />[[(3673600, 3686400), (1228800, 1216000)], [(1216000, 1228800), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(3673600, 3686400), (1228800, 1216000)], [(1216000, 1228800), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[737280, 147456], [73728, 73728], [4608, 0]]<I />[[460800, 3872], [1936, 1936], [121, 0]]<O />[[(459200, 460800), (153600, 152000)], [(76000, 76800), (800, 0)], [(0, 50), (0, 0)]]<O_partial />[([459200, 460800], [153600, 152000]), ([76000, 76800], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [800, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />0</mac_count></basic_info><energy><total_energy />64482569.3<mem_energy_breakdown><W />[301.5, 3653.0, 6137.2]<I />[156.3, 95.9, 161.2]<O />[429.3, 3805.2, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />0.0<total />64467763.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9949<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9949<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />463177<latency_cycle_without_data_loading />460800<ideal_computing_cycle />460800<data_loading><load_cycle_total />2377<load_cycle_individual />{'W': [12, 2304, 0], 'I': [28, 61, 0]}<load_cycle_combined />{'W': 2304, 'I': 61}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-460799], [-460725, -387009], [-374976, -441936]], 'I': [[-460799], [-6460, -4560], [-444540, -446276]], 'O': [[-460800], [-430080, -368640], [-460000, -460750]]}<mem_stall_cycle_shared />{'W': [[-460799], [-460725, 0], [0, 0]], 'I': [[-460799], [-6460, 0], [0, 0]], 'O': [[-460800], [-430080, -368640], [-460000, -460750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 294912, 9437184], 'I': [440, 7744, 247808], 'O': [40, 102400, 102400], 'O_partial': [40, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [1536, 294912, 9437184], 'I': [3520, 7744, 247808], 'O': [320, 102400, 102400]}<loop_cycles_each_level />{'W': [75, 14400, 460800], 'I': [4800, 14400, 460800], 'O': [15, 460800, 460800]}<top_ir_loop_size />{'W': [5, 1, 1], 'I': [64, 3, 1], 'O': [3, 96, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [20.5, 20.5], [20.5, 20.5]], 'I': [[8.0, 0.1], [0.7, 0.5], [0.5, 0.5]], 'O': [[8.0, 2.7], [21.3, 0.2], [0.2, 0.2]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 20.5], [20.5, 20.5]], 'I': [[8.0, 5.9], [46.9, 1.6], [1.6, 0.5]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 0.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [20.5, 20.5], [20.5, 0]], 'I': [[8.0, 5.9], [46.9, 0.5], [0.5, 0]], 'O': [[8.0, 2.7], [21.3, 0.2], [0.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [89.0, 42.4], [21.0, 0.2]], 'I': [[8.0, 5.9], [89.0, 42.4], [21.0, 0.2]], 'O': [[8.0, 2.7], [89.0, 42.4], [21.0, 0.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 460800], [75, 75, 6144], [14400, 14400, 32]], 'I': [[1, 1, 460800], [75, 4800, 96], [14400, 14400, 32]], 'O': [[1, 1, 460800], [15, 15, 30720], [460800, 460800, 1]]}<trans_time_real />{'W': [[0, 1, 460800], [[0, 75, 6144], [12, 75, 6144]], [[2304, 14400, 32], [144, 14400, 32]]], 'I': [[0, 1, 460800], [[7, 4800, 96], [27, 4800, 96]], [[60, 14400, 32], [4, 14400, 32]]], 'O': [[0, 1, 460800], [[1, 15, 30720], [2, 15, 30720]], [[800, 460800, 1], [50, 460800, 1]]]}<single_stall_cycle />{'W': [[-1], [-75, -63], [-12096, -14256]], 'I': [[-1], [-68, -48], [-14340, -14396]], 'O': [[-1], [-14, -12], [-460000, -460750]]}<single_stall_count />{'W': [460799, 6143, 31], 'I': [460799, 95, 31], 'O': [460800, 30720, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [71424, 0], 'I': [1860, 0], 'O': [800, 0]}, 1: {'W': [73716, 71424], 'I': [2565, 1860], 'O': [61440, 800]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-387516, -460800], [-460000, -460800]], 1: [[-323079, -387516], [-399360, -460000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7.325</simulation></root>