
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 334.707 ; gain = 99.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/Task3.vhd:12' bound to instance 'encoder1' of component 'encoder' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/Task3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'encoder' (1#1) [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/Task3.vhd:24]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/Task3.vhd:12' bound to instance 'encoder2' of component 'encoder' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/Task3.vhd:12' bound to instance 'encoder3' of component 'encoder' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:95]
INFO: [Synth 8-3491] module 'encoder' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/Task3.vhd:12' bound to instance 'encoder4' of component 'encoder' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/debounce.vhd:7' bound to instance 'd1' of component 'debounce' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/debounce.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/debounce.vhd:17]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/debounce.vhd:7' bound to instance 'd2' of component 'debounce' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:99]
INFO: [Synth 8-3491] module 'ssd_muxer' declared at 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/ssd_muxer.vhd:13' bound to instance 'mux' of component 'ssd_muxer' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ssd_muxer' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/ssd_muxer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ssd_muxer' (3#1) [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/imports/Project 2 - Task 2/ssd_muxer.vhd:33]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:106]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:127]
INFO: [Synth 8-4471] merging register 'num2_reg[31:0]' into 'num1_reg[31:0]' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:137]
INFO: [Synth 8-4471] merging register 'num3_reg[31:0]' into 'num1_reg[31:0]' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:139]
INFO: [Synth 8-4471] merging register 'hex2_reg[3:0]' into 'hex1_reg[3:0]' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-4471] merging register 'hex3_reg[3:0]' into 'hex1_reg[3:0]' [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element num2_reg was removed.  [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element num3_reg was removed.  [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element hex2_reg was removed.  [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element hex3_reg was removed.  [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:95]
WARNING: [Synth 8-3848] Net dp in module/entity top does not have driver. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:45]
WARNING: [Synth 8-3331] design top has unconnected port dp
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 389.973 ; gain = 154.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 389.973 ; gain = 154.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 389.973 ; gain = 154.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc:122]
Finished Parsing XDC File [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/constrs_1/imports/Project 2 - Task 2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 723.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 723.176 ; gain = 488.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 723.176 ; gain = 488.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 723.176 ; gain = 488.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
INFO: [Synth 8-5544] ROM "sglPulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd3_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd2_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd1_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ssd0_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "num11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    rest |                            00001 |                              000
                kounting |                            10000 |                              001
               wait4zero |                            01000 |                              010
             singlepulse |                            00100 |                              011
                deadtime |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 723.176 ; gain = 488.160
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'encoder1' (encoder) to 'encoder2'
INFO: [Synth 8-223] decloning instance 'encoder1' (encoder) to 'encoder3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
Module ssd_muxer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'num4_reg' and it is trimmed from '5' to '4' bits. [C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.srcs/sources_1/new/top.vhd:142]
WARNING: [Synth 8-3331] design top has unconnected port dp
INFO: [Synth 8-3886] merging instance 'number_reg[28]' (FD) to 'number_reg[29]'
INFO: [Synth 8-3886] merging instance 'number_reg[29]' (FD) to 'number_reg[30]'
INFO: [Synth 8-3886] merging instance 'number_reg[30]' (FD) to 'number_reg[31]'
INFO: [Synth 8-3886] merging instance 'num4_reg[1]' (FD) to 'num4_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\num4_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\num4_reg[3] )
INFO: [Synth 8-3886] merging instance 'hex4_reg[1]' (FD) to 'num4_reg[3]'
INFO: [Synth 8-3886] merging instance 'hex4_reg[2]' (FD) to 'num4_reg[2]'
INFO: [Synth 8-3886] merging instance 'hex4_reg[3]' (FD) to 'num4_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\num4_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\num4_reg[3] )
WARNING: [Synth 8-3332] Sequential element (num1_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num1_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num4_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num4_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (accumulator_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (num4_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (hex4_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 723.176 ; gain = 488.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 723.176 ; gain = 488.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (number_reg[31]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   150|
|3     |LUT1   |    33|
|4     |LUT2   |    96|
|5     |LUT3   |   116|
|6     |LUT4   |    74|
|7     |LUT5   |   102|
|8     |LUT6   |   487|
|9     |FDRE   |   106|
|10    |IBUF   |    11|
|11    |OBUF   |    19|
|12    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |  1196|
|2     |  d1     |debounce   |    45|
|3     |  d2     |debounce_0 |    45|
|4     |  mux    |ssd_muxer  |    36|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.266 ; gain = 555.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 790.266 ; gain = 222.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 790.266 ; gain = 555.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 90 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 790.266 ; gain = 568.121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/RonakP/Desktop/Vivado/Project 2 - Task 2/computer_assignment_4/computer_assignment_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 790.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 01:38:38 2018...
