

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9'
================================================================
* Date:           Thu May 15 15:31:29 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.205 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      516|  30.000 ns|  2.580 us|    6|  516|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_66_9  |        4|      514|         5|          2|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 10 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln837_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln837"   --->   Operation 11 'read' 'zext_ln837_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1347_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1347"   --->   Operation 12 'read' 'sext_ln1347_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln66_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln66_1"   --->   Operation 13 'read' 'sext_ln66_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln66"   --->   Operation 14 'read' 'sext_ln66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1347_cast = sext i16 %sext_ln1347_read"   --->   Operation 15 'sext' 'sext_ln1347_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln66_1_cast = sext i32 %sext_ln66_1_read"   --->   Operation 16 'sext' 'sext_ln66_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln66_cast = sext i32 %sext_ln66_read"   --->   Operation 17 'sext' 'sext_ln66_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln66_cast, i64 %b"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body115"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_1 = load i64 %b" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 22 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.06ns)   --->   "%icmp_ln66 = icmp_slt  i64 %b_1, i64 %sext_ln66_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 24 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc128.loopexit.exitStub, void %for.body115.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 25 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_values_B_V_addr = getelementptr i16 %local_values_B_V, i64 0, i64 %b_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68]   --->   Operation 26 'getelementptr' 'local_values_B_V_addr' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%b_val_V = load i12 %local_values_B_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68]   --->   Operation 27 'load' 'b_val_V' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_row_indices_B_addr = getelementptr i12 %local_row_indices_B, i64 0, i64 %b_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69]   --->   Operation 28 'getelementptr' 'local_row_indices_B_addr' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%row = load i12 %local_row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69]   --->   Operation 29 'load' 'row' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 30 [1/2] (1.23ns)   --->   "%b_val_V = load i12 %local_values_B_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68]   --->   Operation 30 'load' 'b_val_V' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 31 [1/2] (1.23ns)   --->   "%row = load i12 %local_row_indices_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69]   --->   Operation 31 'load' 'row' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 4096> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %b_val_V"   --->   Operation 32 'sext' 'sext_ln1347_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1347 = mul i27 %sext_ln1347_1, i27 %sext_ln1347_cast"   --->   Operation 33 'mul' 'mul_ln1347' <Predicate = (icmp_ln66)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln837 = add i12 %zext_ln837_read, i12 %row"   --->   Operation 34 'add' 'add_ln837' <Predicate = (icmp_ln66)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln837_1 = zext i12 %add_ln837"   --->   Operation 35 'zext' 'zext_ln837_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln837_1"   --->   Operation 36 'getelementptr' 'accum_V_addr' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 37 'load' 'reuse_addr_reg_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.23ns)   --->   "%accum_V_load = load i12 %accum_V_addr"   --->   Operation 38 'load' 'accum_V_load' <Predicate = (icmp_ln66)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 39 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln837_1"   --->   Operation 39 'icmp' 'addr_cmp' <Predicate = (icmp_ln66)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln837 = store i64 %zext_ln837_1, i64 %reuse_addr_reg"   --->   Operation 40 'store' 'store_ln837' <Predicate = (icmp_ln66)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln66 = add i64 %b_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 41 'add' 'add_ln66' <Predicate = (icmp_ln66)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln66 = store i64 %add_ln66, i64 %b" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 42 'store' 'store_ln66' <Predicate = (icmp_ln66)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 43 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1347 = mul i27 %sext_ln1347_1, i27 %sext_ln1347_cast"   --->   Operation 43 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/2] (1.23ns)   --->   "%accum_V_load = load i12 %accum_V_addr"   --->   Operation 44 'load' 'accum_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.88>
ST_5 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1347 = mul i27 %sext_ln1347_1, i27 %sext_ln1347_cast"   --->   Operation 45 'mul' 'mul_ln1347' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 46 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.24ns)   --->   "%lhs = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %accum_V_load"   --->   Operation 47 'select' 'lhs' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %lhs, i11 0"   --->   Operation 48 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i27 %lhs_1, i27 %mul_ln1347"   --->   Operation 49 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:67]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 51 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i27 %lhs_1, i27 %mul_ln1347"   --->   Operation 52 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %ret_V, i32 11, i32 26"   --->   Operation 53 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln818 = store i16 %trunc_ln2, i12 %accum_V_addr"   --->   Operation 54 'store' 'store_ln818' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln818 = store i16 %trunc_ln2, i16 %reuse_reg"   --->   Operation 55 'store' 'store_ln818' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 56 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('b') [10]  (0 ns)
	'store' operation ('store_ln0') of variable 'sext_ln66_cast' on local variable 'b' [18]  (0.387 ns)

 <State 2>: 1.23ns
The critical path consists of the following:
	'load' operation ('b', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66) on local variable 'b' [23]  (0 ns)
	'getelementptr' operation ('local_values_B_V_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68) [30]  (0 ns)
	'load' operation ('b_val.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:68) on array 'local_values_B_V' [31]  (1.23 ns)

 <State 3>: 3.21ns
The critical path consists of the following:
	'load' operation ('row', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:69) on array 'local_row_indices_B' [33]  (1.23 ns)
	'add' operation ('add_ln837') [36]  (0.745 ns)
	'getelementptr' operation ('accum_V_addr') [38]  (0 ns)
	'load' operation ('accum_V_load') on array 'accum_V' [41]  (1.23 ns)

 <State 4>: 1.23ns
The critical path consists of the following:
	'load' operation ('accum_V_load') on array 'accum_V' [41]  (1.23 ns)

 <State 5>: 0.888ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [39]  (0 ns)
	'select' operation ('lhs') [43]  (0.243 ns)
	'add' operation of DSP[45] ('ret.V') [45]  (0.645 ns)

 <State 6>: 1.88ns
The critical path consists of the following:
	'add' operation of DSP[45] ('ret.V') [45]  (0.645 ns)
	'store' operation ('store_ln818') of variable 'trunc_ln2' on array 'accum_V' [47]  (1.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
