$date
	Sat Dec 27 07:28:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_rsts_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$var reg 1 % rst_n $end
$scope module d_ff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var wire 1 % rst_n $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
1#
0"
x!
$end
#5
1!
1"
#9
0!
0%
#10
0"
#15
1"
#17
1%
#20
0"
#25
1!
1"
#27
1$
#30
0"
#35
0!
1"
#37
0$
#40
0"
#45
1!
1"
#47
0#
#50
0"
#55
0!
1"
#57
1#
#60
0"
#65
1!
1"
#70
0"
#75
1"
#77
