
F746DiscoFatfsSDwithRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016674  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08016844  08016844  00026844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016a3c  08016a3c  00030094  2**0
                  CONTENTS
  4 .ARM          00000008  08016a3c  08016a3c  00026a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016a44  08016a44  00030094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016a44  08016a44  00026a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016a48  08016a48  00026a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08016a4c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012008  20000094  08016ae0  00030094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001209c  08016ae0  0003209c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00041485  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007f05  00000000  00000000  00071549  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003158  00000000  00000000  00079450  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002db8  00000000  00000000  0007c5a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035da8  00000000  00000000  0007f360  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00031042  00000000  00000000  000b5108  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011d243  00000000  00000000  000e614a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0020338d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000d21c  00000000  00000000  00203408  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000094 	.word	0x20000094
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801682c 	.word	0x0801682c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000098 	.word	0x20000098
 800020c:	0801682c 	.word	0x0801682c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b972 	b.w	800050c <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	4688      	mov	r8, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14b      	bne.n	80002e6 <__udivmoddi4+0xa6>
 800024e:	428a      	cmp	r2, r1
 8000250:	4615      	mov	r5, r2
 8000252:	d967      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b14a      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025a:	f1c2 0720 	rsb	r7, r2, #32
 800025e:	fa01 f302 	lsl.w	r3, r1, r2
 8000262:	fa20 f707 	lsr.w	r7, r0, r7
 8000266:	4095      	lsls	r5, r2
 8000268:	ea47 0803 	orr.w	r8, r7, r3
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbb8 f7fe 	udiv	r7, r8, lr
 8000278:	fa1f fc85 	uxth.w	ip, r5
 800027c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000280:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000284:	fb07 f10c 	mul.w	r1, r7, ip
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18eb      	adds	r3, r5, r3
 800028e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000292:	f080 811b 	bcs.w	80004cc <__udivmoddi4+0x28c>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8118 	bls.w	80004cc <__udivmoddi4+0x28c>
 800029c:	3f02      	subs	r7, #2
 800029e:	442b      	add	r3, r5
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b4:	45a4      	cmp	ip, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	192c      	adds	r4, r5, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8107 	bcs.w	80004d0 <__udivmoddi4+0x290>
 80002c2:	45a4      	cmp	ip, r4
 80002c4:	f240 8104 	bls.w	80004d0 <__udivmoddi4+0x290>
 80002c8:	3802      	subs	r0, #2
 80002ca:	442c      	add	r4, r5
 80002cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d0:	eba4 040c 	sub.w	r4, r4, ip
 80002d4:	2700      	movs	r7, #0
 80002d6:	b11e      	cbz	r6, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c6 4300 	strd	r4, r3, [r6]
 80002e0:	4639      	mov	r1, r7
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0xbe>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80eb 	beq.w	80004c6 <__udivmoddi4+0x286>
 80002f0:	2700      	movs	r7, #0
 80002f2:	e9c6 0100 	strd	r0, r1, [r6]
 80002f6:	4638      	mov	r0, r7
 80002f8:	4639      	mov	r1, r7
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	fab3 f783 	clz	r7, r3
 8000302:	2f00      	cmp	r7, #0
 8000304:	d147      	bne.n	8000396 <__udivmoddi4+0x156>
 8000306:	428b      	cmp	r3, r1
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xd0>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2c4>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb61 0303 	sbc.w	r3, r1, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4698      	mov	r8, r3
 800031a:	2e00      	cmp	r6, #0
 800031c:	d0e0      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800031e:	e9c6 4800 	strd	r4, r8, [r6]
 8000322:	e7dd      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000324:	b902      	cbnz	r2, 8000328 <__udivmoddi4+0xe8>
 8000326:	deff      	udf	#255	; 0xff
 8000328:	fab2 f282 	clz	r2, r2
 800032c:	2a00      	cmp	r2, #0
 800032e:	f040 808f 	bne.w	8000450 <__udivmoddi4+0x210>
 8000332:	1b49      	subs	r1, r1, r5
 8000334:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000338:	fa1f f885 	uxth.w	r8, r5
 800033c:	2701      	movs	r7, #1
 800033e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fb0e 111c 	mls	r1, lr, ip, r1
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb08 f10c 	mul.w	r1, r8, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x124>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f10c 30ff 	add.w	r0, ip, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4299      	cmp	r1, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 8000362:	4684      	mov	ip, r0
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	b2a3      	uxth	r3, r4
 8000368:	fbb1 f0fe 	udiv	r0, r1, lr
 800036c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000370:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000374:	fb08 f800 	mul.w	r8, r8, r0
 8000378:	45a0      	cmp	r8, r4
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x14c>
 800037c:	192c      	adds	r4, r5, r4
 800037e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x14a>
 8000384:	45a0      	cmp	r8, r4
 8000386:	f200 80b6 	bhi.w	80004f6 <__udivmoddi4+0x2b6>
 800038a:	4618      	mov	r0, r3
 800038c:	eba4 0408 	sub.w	r4, r4, r8
 8000390:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000394:	e79f      	b.n	80002d6 <__udivmoddi4+0x96>
 8000396:	f1c7 0c20 	rsb	ip, r7, #32
 800039a:	40bb      	lsls	r3, r7
 800039c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003a4:	fa01 f407 	lsl.w	r4, r1, r7
 80003a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003b4:	4325      	orrs	r5, r4
 80003b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ba:	0c2c      	lsrs	r4, r5, #16
 80003bc:	fb08 3319 	mls	r3, r8, r9, r3
 80003c0:	fa1f fa8e 	uxth.w	sl, lr
 80003c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c8:	fb09 f40a 	mul.w	r4, r9, sl
 80003cc:	429c      	cmp	r4, r3
 80003ce:	fa02 f207 	lsl.w	r2, r2, r7
 80003d2:	fa00 f107 	lsl.w	r1, r0, r7
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1e 0303 	adds.w	r3, lr, r3
 80003dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e0:	f080 8087 	bcs.w	80004f2 <__udivmoddi4+0x2b2>
 80003e4:	429c      	cmp	r4, r3
 80003e6:	f240 8084 	bls.w	80004f2 <__udivmoddi4+0x2b2>
 80003ea:	f1a9 0902 	sub.w	r9, r9, #2
 80003ee:	4473      	add	r3, lr
 80003f0:	1b1b      	subs	r3, r3, r4
 80003f2:	b2ad      	uxth	r5, r5
 80003f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f8:	fb08 3310 	mls	r3, r8, r0, r3
 80003fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000400:	fb00 fa0a 	mul.w	sl, r0, sl
 8000404:	45a2      	cmp	sl, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1e 0404 	adds.w	r4, lr, r4
 800040c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000410:	d26b      	bcs.n	80004ea <__udivmoddi4+0x2aa>
 8000412:	45a2      	cmp	sl, r4
 8000414:	d969      	bls.n	80004ea <__udivmoddi4+0x2aa>
 8000416:	3802      	subs	r0, #2
 8000418:	4474      	add	r4, lr
 800041a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800041e:	fba0 8902 	umull	r8, r9, r0, r2
 8000422:	eba4 040a 	sub.w	r4, r4, sl
 8000426:	454c      	cmp	r4, r9
 8000428:	46c2      	mov	sl, r8
 800042a:	464b      	mov	r3, r9
 800042c:	d354      	bcc.n	80004d8 <__udivmoddi4+0x298>
 800042e:	d051      	beq.n	80004d4 <__udivmoddi4+0x294>
 8000430:	2e00      	cmp	r6, #0
 8000432:	d069      	beq.n	8000508 <__udivmoddi4+0x2c8>
 8000434:	ebb1 050a 	subs.w	r5, r1, sl
 8000438:	eb64 0403 	sbc.w	r4, r4, r3
 800043c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000440:	40fd      	lsrs	r5, r7
 8000442:	40fc      	lsrs	r4, r7
 8000444:	ea4c 0505 	orr.w	r5, ip, r5
 8000448:	e9c6 5400 	strd	r5, r4, [r6]
 800044c:	2700      	movs	r7, #0
 800044e:	e747      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000450:	f1c2 0320 	rsb	r3, r2, #32
 8000454:	fa20 f703 	lsr.w	r7, r0, r3
 8000458:	4095      	lsls	r5, r2
 800045a:	fa01 f002 	lsl.w	r0, r1, r2
 800045e:	fa21 f303 	lsr.w	r3, r1, r3
 8000462:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000466:	4338      	orrs	r0, r7
 8000468:	0c01      	lsrs	r1, r0, #16
 800046a:	fbb3 f7fe 	udiv	r7, r3, lr
 800046e:	fa1f f885 	uxth.w	r8, r5
 8000472:	fb0e 3317 	mls	r3, lr, r7, r3
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb07 f308 	mul.w	r3, r7, r8
 800047e:	428b      	cmp	r3, r1
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x256>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f107 3cff 	add.w	ip, r7, #4294967295
 800048c:	d22f      	bcs.n	80004ee <__udivmoddi4+0x2ae>
 800048e:	428b      	cmp	r3, r1
 8000490:	d92d      	bls.n	80004ee <__udivmoddi4+0x2ae>
 8000492:	3f02      	subs	r7, #2
 8000494:	4429      	add	r1, r5
 8000496:	1acb      	subs	r3, r1, r3
 8000498:	b281      	uxth	r1, r0
 800049a:	fbb3 f0fe 	udiv	r0, r3, lr
 800049e:	fb0e 3310 	mls	r3, lr, r0, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb00 f308 	mul.w	r3, r0, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x27e>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004b4:	d217      	bcs.n	80004e6 <__udivmoddi4+0x2a6>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d915      	bls.n	80004e6 <__udivmoddi4+0x2a6>
 80004ba:	3802      	subs	r0, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004c4:	e73b      	b.n	800033e <__udivmoddi4+0xfe>
 80004c6:	4637      	mov	r7, r6
 80004c8:	4630      	mov	r0, r6
 80004ca:	e709      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004cc:	4607      	mov	r7, r0
 80004ce:	e6e7      	b.n	80002a0 <__udivmoddi4+0x60>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6fb      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d4:	4541      	cmp	r1, r8
 80004d6:	d2ab      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004dc:	eb69 020e 	sbc.w	r2, r9, lr
 80004e0:	3801      	subs	r0, #1
 80004e2:	4613      	mov	r3, r2
 80004e4:	e7a4      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e6:	4660      	mov	r0, ip
 80004e8:	e7e9      	b.n	80004be <__udivmoddi4+0x27e>
 80004ea:	4618      	mov	r0, r3
 80004ec:	e795      	b.n	800041a <__udivmoddi4+0x1da>
 80004ee:	4667      	mov	r7, ip
 80004f0:	e7d1      	b.n	8000496 <__udivmoddi4+0x256>
 80004f2:	4681      	mov	r9, r0
 80004f4:	e77c      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	442c      	add	r4, r5
 80004fa:	e747      	b.n	800038c <__udivmoddi4+0x14c>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	442b      	add	r3, r5
 8000502:	e72f      	b.n	8000364 <__udivmoddi4+0x124>
 8000504:	4638      	mov	r0, r7
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xda>
 8000508:	4637      	mov	r7, r6
 800050a:	e6e9      	b.n	80002e0 <__udivmoddi4+0xa0>

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000514:	2003      	movs	r0, #3
 8000516:	f000 fb6a 	bl	8000bee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800051a:	2000      	movs	r0, #0
 800051c:	f015 fbfa 	bl	8015d14 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000520:	f014 fc60 	bl	8014de4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000524:	2300      	movs	r3, #0
}
 8000526:	4618      	mov	r0, r3
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000530:	4b06      	ldr	r3, [pc, #24]	; (800054c <HAL_IncTick+0x20>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	461a      	mov	r2, r3
 8000536:	4b06      	ldr	r3, [pc, #24]	; (8000550 <HAL_IncTick+0x24>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4413      	add	r3, r2
 800053c:	4a04      	ldr	r2, [pc, #16]	; (8000550 <HAL_IncTick+0x24>)
 800053e:	6013      	str	r3, [r2, #0]
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	20000000 	.word	0x20000000
 8000550:	20010450 	.word	0x20010450

08000554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  return uwTick;
 8000558:	4b03      	ldr	r3, [pc, #12]	; (8000568 <HAL_GetTick+0x14>)
 800055a:	681b      	ldr	r3, [r3, #0]
}
 800055c:	4618      	mov	r0, r3
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20010450 	.word	0x20010450

0800056c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000574:	f7ff ffee 	bl	8000554 <HAL_GetTick>
 8000578:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000584:	d005      	beq.n	8000592 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000586:	4b09      	ldr	r3, [pc, #36]	; (80005ac <HAL_Delay+0x40>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	461a      	mov	r2, r3
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	4413      	add	r3, r2
 8000590:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000592:	bf00      	nop
 8000594:	f7ff ffde 	bl	8000554 <HAL_GetTick>
 8000598:	4602      	mov	r2, r0
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	1ad3      	subs	r3, r2, r3
 800059e:	68fa      	ldr	r2, [r7, #12]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d8f7      	bhi.n	8000594 <HAL_Delay+0x28>
  {
  }
}
 80005a4:	bf00      	nop
 80005a6:	3710      	adds	r7, #16
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000000 	.word	0x20000000

080005b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d101      	bne.n	80005c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80005c2:	2301      	movs	r3, #1
 80005c4:	e031      	b.n	800062a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d109      	bne.n	80005e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f014 fc30 	bl	8014e34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2200      	movs	r2, #0
 80005d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2200      	movs	r2, #0
 80005de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e6:	f003 0310 	and.w	r3, r3, #16
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d116      	bne.n	800061c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005f2:	4b10      	ldr	r3, [pc, #64]	; (8000634 <HAL_ADC_Init+0x84>)
 80005f4:	4013      	ands	r3, r2
 80005f6:	f043 0202 	orr.w	r2, r3, #2
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 f94e 	bl	80008a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2200      	movs	r2, #0
 8000608:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060e:	f023 0303 	bic.w	r3, r3, #3
 8000612:	f043 0201 	orr.w	r2, r3, #1
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	641a      	str	r2, [r3, #64]	; 0x40
 800061a:	e001      	b.n	8000620 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800061c:	2301      	movs	r3, #1
 800061e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2200      	movs	r2, #0
 8000624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000628:	7bfb      	ldrb	r3, [r7, #15]
}
 800062a:	4618      	mov	r0, r3
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	ffffeefd 	.word	0xffffeefd

08000638 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800064c:	2b01      	cmp	r3, #1
 800064e:	d101      	bne.n	8000654 <HAL_ADC_ConfigChannel+0x1c>
 8000650:	2302      	movs	r3, #2
 8000652:	e115      	b.n	8000880 <HAL_ADC_ConfigChannel+0x248>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2201      	movs	r2, #1
 8000658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b09      	cmp	r3, #9
 8000662:	d935      	bls.n	80006d0 <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	68d9      	ldr	r1, [r3, #12]
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	b29b      	uxth	r3, r3
 8000670:	461a      	mov	r2, r3
 8000672:	4613      	mov	r3, r2
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	4413      	add	r3, r2
 8000678:	3b1e      	subs	r3, #30
 800067a:	2207      	movs	r2, #7
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	43da      	mvns	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	400a      	ands	r2, r1
 8000688:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a7f      	ldr	r2, [pc, #508]	; (800088c <HAL_ADC_ConfigChannel+0x254>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d10a      	bne.n	80006aa <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	68d9      	ldr	r1, [r3, #12]
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	689b      	ldr	r3, [r3, #8]
 800069e:	061a      	lsls	r2, r3, #24
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	430a      	orrs	r2, r1
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	e035      	b.n	8000716 <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	68d9      	ldr	r1, [r3, #12]
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	689a      	ldr	r2, [r3, #8]
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	4618      	mov	r0, r3
 80006bc:	4603      	mov	r3, r0
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	4403      	add	r3, r0
 80006c2:	3b1e      	subs	r3, #30
 80006c4:	409a      	lsls	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	430a      	orrs	r2, r1
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	e022      	b.n	8000716 <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	6919      	ldr	r1, [r3, #16]
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	b29b      	uxth	r3, r3
 80006dc:	461a      	mov	r2, r3
 80006de:	4613      	mov	r3, r2
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	4413      	add	r3, r2
 80006e4:	2207      	movs	r2, #7
 80006e6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ea:	43da      	mvns	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	400a      	ands	r2, r1
 80006f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	6919      	ldr	r1, [r3, #16]
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	689a      	ldr	r2, [r3, #8]
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	b29b      	uxth	r3, r3
 8000704:	4618      	mov	r0, r3
 8000706:	4603      	mov	r3, r0
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	4403      	add	r3, r0
 800070c:	409a      	lsls	r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	430a      	orrs	r2, r1
 8000714:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	2b06      	cmp	r3, #6
 800071c:	d824      	bhi.n	8000768 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	685a      	ldr	r2, [r3, #4]
 8000728:	4613      	mov	r3, r2
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4413      	add	r3, r2
 800072e:	3b05      	subs	r3, #5
 8000730:	221f      	movs	r2, #31
 8000732:	fa02 f303 	lsl.w	r3, r2, r3
 8000736:	43da      	mvns	r2, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	400a      	ands	r2, r1
 800073e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	b29b      	uxth	r3, r3
 800074c:	4618      	mov	r0, r3
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	685a      	ldr	r2, [r3, #4]
 8000752:	4613      	mov	r3, r2
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	4413      	add	r3, r2
 8000758:	3b05      	subs	r3, #5
 800075a:	fa00 f203 	lsl.w	r2, r0, r3
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	430a      	orrs	r2, r1
 8000764:	635a      	str	r2, [r3, #52]	; 0x34
 8000766:	e04c      	b.n	8000802 <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	685b      	ldr	r3, [r3, #4]
 800076c:	2b0c      	cmp	r3, #12
 800076e:	d824      	bhi.n	80007ba <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	685a      	ldr	r2, [r3, #4]
 800077a:	4613      	mov	r3, r2
 800077c:	009b      	lsls	r3, r3, #2
 800077e:	4413      	add	r3, r2
 8000780:	3b23      	subs	r3, #35	; 0x23
 8000782:	221f      	movs	r2, #31
 8000784:	fa02 f303 	lsl.w	r3, r2, r3
 8000788:	43da      	mvns	r2, r3
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	400a      	ands	r2, r1
 8000790:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	b29b      	uxth	r3, r3
 800079e:	4618      	mov	r0, r3
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	685a      	ldr	r2, [r3, #4]
 80007a4:	4613      	mov	r3, r2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	4413      	add	r3, r2
 80007aa:	3b23      	subs	r3, #35	; 0x23
 80007ac:	fa00 f203 	lsl.w	r2, r0, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	430a      	orrs	r2, r1
 80007b6:	631a      	str	r2, [r3, #48]	; 0x30
 80007b8:	e023      	b.n	8000802 <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	685a      	ldr	r2, [r3, #4]
 80007c4:	4613      	mov	r3, r2
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	4413      	add	r3, r2
 80007ca:	3b41      	subs	r3, #65	; 0x41
 80007cc:	221f      	movs	r2, #31
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	43da      	mvns	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	400a      	ands	r2, r1
 80007da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	b29b      	uxth	r3, r3
 80007e8:	4618      	mov	r0, r3
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	685a      	ldr	r2, [r3, #4]
 80007ee:	4613      	mov	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	4413      	add	r3, r2
 80007f4:	3b41      	subs	r3, #65	; 0x41
 80007f6:	fa00 f203 	lsl.w	r2, r0, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	430a      	orrs	r2, r1
 8000800:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a22      	ldr	r2, [pc, #136]	; (8000890 <HAL_ADC_ConfigChannel+0x258>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d109      	bne.n	8000820 <HAL_ADC_ConfigChannel+0x1e8>
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b12      	cmp	r3, #18
 8000812:	d105      	bne.n	8000820 <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8000814:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <HAL_ADC_ConfigChannel+0x25c>)
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	4a1e      	ldr	r2, [pc, #120]	; (8000894 <HAL_ADC_ConfigChannel+0x25c>)
 800081a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800081e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a1a      	ldr	r2, [pc, #104]	; (8000890 <HAL_ADC_ConfigChannel+0x258>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d125      	bne.n	8000876 <HAL_ADC_ConfigChannel+0x23e>
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	4a17      	ldr	r2, [pc, #92]	; (800088c <HAL_ADC_ConfigChannel+0x254>)
 8000830:	4293      	cmp	r3, r2
 8000832:	d003      	beq.n	800083c <HAL_ADC_ConfigChannel+0x204>
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2b11      	cmp	r3, #17
 800083a:	d11c      	bne.n	8000876 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800083c:	4b15      	ldr	r3, [pc, #84]	; (8000894 <HAL_ADC_ConfigChannel+0x25c>)
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	4a14      	ldr	r2, [pc, #80]	; (8000894 <HAL_ADC_ConfigChannel+0x25c>)
 8000842:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000846:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a0f      	ldr	r2, [pc, #60]	; (800088c <HAL_ADC_ConfigChannel+0x254>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d111      	bne.n	8000876 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <HAL_ADC_ConfigChannel+0x260>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a11      	ldr	r2, [pc, #68]	; (800089c <HAL_ADC_ConfigChannel+0x264>)
 8000858:	fba2 2303 	umull	r2, r3, r2, r3
 800085c:	0c9a      	lsrs	r2, r3, #18
 800085e:	4613      	mov	r3, r2
 8000860:	009b      	lsls	r3, r3, #2
 8000862:	4413      	add	r3, r2
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8000868:	e002      	b.n	8000870 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	3b01      	subs	r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d1f9      	bne.n	800086a <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2200      	movs	r2, #0
 800087a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800087e:	2300      	movs	r3, #0
}
 8000880:	4618      	mov	r0, r3
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	10000012 	.word	0x10000012
 8000890:	40012000 	.word	0x40012000
 8000894:	40012300 	.word	0x40012300
 8000898:	2000002c 	.word	0x2000002c
 800089c:	431bde83 	.word	0x431bde83

080008a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80008a8:	4b78      	ldr	r3, [pc, #480]	; (8000a8c <ADC_Init+0x1ec>)
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	4a77      	ldr	r2, [pc, #476]	; (8000a8c <ADC_Init+0x1ec>)
 80008ae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80008b2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80008b4:	4b75      	ldr	r3, [pc, #468]	; (8000a8c <ADC_Init+0x1ec>)
 80008b6:	685a      	ldr	r2, [r3, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	4973      	ldr	r1, [pc, #460]	; (8000a8c <ADC_Init+0x1ec>)
 80008be:	4313      	orrs	r3, r2
 80008c0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	685a      	ldr	r2, [r3, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80008d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	6859      	ldr	r1, [r3, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	691b      	ldr	r3, [r3, #16]
 80008dc:	021a      	lsls	r2, r3, #8
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	430a      	orrs	r2, r1
 80008e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	685a      	ldr	r2, [r3, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80008f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	6859      	ldr	r1, [r3, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	689a      	ldr	r2, [r3, #8]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	430a      	orrs	r2, r1
 8000906:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	689a      	ldr	r2, [r3, #8]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000916:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	6899      	ldr	r1, [r3, #8]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	68da      	ldr	r2, [r3, #12]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	430a      	orrs	r2, r1
 8000928:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800092e:	4a58      	ldr	r2, [pc, #352]	; (8000a90 <ADC_Init+0x1f0>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d022      	beq.n	800097a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000942:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	6899      	ldr	r1, [r3, #8]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	430a      	orrs	r2, r1
 8000954:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	689a      	ldr	r2, [r3, #8]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000964:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	6899      	ldr	r1, [r3, #8]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	430a      	orrs	r2, r1
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	e00f      	b.n	800099a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	689a      	ldr	r2, [r3, #8]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000988:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	689a      	ldr	r2, [r3, #8]
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000998:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	689a      	ldr	r2, [r3, #8]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f022 0202 	bic.w	r2, r2, #2
 80009a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	6899      	ldr	r1, [r3, #8]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	005a      	lsls	r2, r3, #1
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	430a      	orrs	r2, r1
 80009bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d01b      	beq.n	8000a00 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	685a      	ldr	r2, [r3, #4]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80009d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	685a      	ldr	r2, [r3, #4]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80009e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	6859      	ldr	r1, [r3, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f2:	3b01      	subs	r3, #1
 80009f4:	035a      	lsls	r2, r3, #13
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	430a      	orrs	r2, r1
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	e007      	b.n	8000a10 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	685a      	ldr	r2, [r3, #4]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000a0e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000a1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	051a      	lsls	r2, r3, #20
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	430a      	orrs	r2, r1
 8000a34:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	689a      	ldr	r2, [r3, #8]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000a44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	6899      	ldr	r1, [r3, #8]
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000a52:	025a      	lsls	r2, r3, #9
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	689a      	ldr	r2, [r3, #8]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000a6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6899      	ldr	r1, [r3, #8]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	695b      	ldr	r3, [r3, #20]
 8000a76:	029a      	lsls	r2, r3, #10
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	609a      	str	r2, [r3, #8]
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	40012300 	.word	0x40012300
 8000a90:	0f000001 	.word	0x0f000001

08000a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aa4:	4b0b      	ldr	r3, [pc, #44]	; (8000ad4 <__NVIC_SetPriorityGrouping+0x40>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000abc:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ac2:	4a04      	ldr	r2, [pc, #16]	; (8000ad4 <__NVIC_SetPriorityGrouping+0x40>)
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	60d3      	str	r3, [r2, #12]
}
 8000ac8:	bf00      	nop
 8000aca:	3714      	adds	r7, #20
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	e000ed00 	.word	0xe000ed00
 8000ad8:	05fa0000 	.word	0x05fa0000

08000adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae0:	4b04      	ldr	r3, [pc, #16]	; (8000af4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	f003 0307 	and.w	r3, r3, #7
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	db0b      	blt.n	8000b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	f003 021f 	and.w	r2, r3, #31
 8000b10:	4907      	ldr	r1, [pc, #28]	; (8000b30 <__NVIC_EnableIRQ+0x38>)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	2001      	movs	r0, #1
 8000b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000e100 	.word	0xe000e100

08000b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	db0a      	blt.n	8000b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	490c      	ldr	r1, [pc, #48]	; (8000b80 <__NVIC_SetPriority+0x4c>)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	0112      	lsls	r2, r2, #4
 8000b54:	b2d2      	uxtb	r2, r2
 8000b56:	440b      	add	r3, r1
 8000b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b5c:	e00a      	b.n	8000b74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4908      	ldr	r1, [pc, #32]	; (8000b84 <__NVIC_SetPriority+0x50>)
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	f003 030f 	and.w	r3, r3, #15
 8000b6a:	3b04      	subs	r3, #4
 8000b6c:	0112      	lsls	r2, r2, #4
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	440b      	add	r3, r1
 8000b72:	761a      	strb	r2, [r3, #24]
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000e100 	.word	0xe000e100
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b089      	sub	sp, #36	; 0x24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f003 0307 	and.w	r3, r3, #7
 8000b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ba2:	2b04      	cmp	r3, #4
 8000ba4:	bf28      	it	cs
 8000ba6:	2304      	movcs	r3, #4
 8000ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	3304      	adds	r3, #4
 8000bae:	2b06      	cmp	r3, #6
 8000bb0:	d902      	bls.n	8000bb8 <NVIC_EncodePriority+0x30>
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3b03      	subs	r3, #3
 8000bb6:	e000      	b.n	8000bba <NVIC_EncodePriority+0x32>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc6:	43da      	mvns	r2, r3
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	401a      	ands	r2, r3
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bda:	43d9      	mvns	r1, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be0:	4313      	orrs	r3, r2
         );
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3724      	adds	r7, #36	; 0x24
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b082      	sub	sp, #8
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f7ff ff4c 	bl	8000a94 <__NVIC_SetPriorityGrouping>
}
 8000bfc:	bf00      	nop
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
 8000c10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c16:	f7ff ff61 	bl	8000adc <__NVIC_GetPriorityGrouping>
 8000c1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	68b9      	ldr	r1, [r7, #8]
 8000c20:	6978      	ldr	r0, [r7, #20]
 8000c22:	f7ff ffb1 	bl	8000b88 <NVIC_EncodePriority>
 8000c26:	4602      	mov	r2, r0
 8000c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c2c:	4611      	mov	r1, r2
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff ff80 	bl	8000b34 <__NVIC_SetPriority>
}
 8000c34:	bf00      	nop
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff54 	bl	8000af8 <__NVIC_EnableIRQ>
}
 8000c50:	bf00      	nop
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d101      	bne.n	8000c6a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e054      	b.n	8000d14 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	7f5b      	ldrb	r3, [r3, #29]
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d105      	bne.n	8000c80 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f014 f934 	bl	8014ee8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2202      	movs	r2, #2
 8000c84:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	791b      	ldrb	r3, [r3, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d10c      	bne.n	8000ca8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a22      	ldr	r2, [pc, #136]	; (8000d1c <HAL_CRC_Init+0xc4>)
 8000c94:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	689a      	ldr	r2, [r3, #8]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f022 0218 	bic.w	r2, r2, #24
 8000ca4:	609a      	str	r2, [r3, #8]
 8000ca6:	e00c      	b.n	8000cc2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6899      	ldr	r1, [r3, #8]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f000 f834 	bl	8000d20 <HAL_CRCEx_Polynomial_Set>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e028      	b.n	8000d14 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	795b      	ldrb	r3, [r3, #5]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d105      	bne.n	8000cd6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd2:	611a      	str	r2, [r3, #16]
 8000cd4:	e004      	b.n	8000ce0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	6912      	ldr	r2, [r2, #16]
 8000cde:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	695a      	ldr	r2, [r3, #20]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	699a      	ldr	r2, [r3, #24]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2201      	movs	r2, #1
 8000d10:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000d12:	2300      	movs	r3, #0
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	04c11db7 	.word	0x04c11db7

08000d20 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b087      	sub	sp, #28
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000d30:	231f      	movs	r3, #31
 8000d32:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000d34:	bf00      	nop
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	1e5a      	subs	r2, r3, #1
 8000d3a:	613a      	str	r2, [r7, #16]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d009      	beq.n	8000d54 <HAL_CRCEx_Polynomial_Set+0x34>
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	f003 031f 	and.w	r3, r3, #31
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	fa22 f303 	lsr.w	r3, r2, r3
 8000d4c:	f003 0301 	and.w	r3, r3, #1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d0f0      	beq.n	8000d36 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2b18      	cmp	r3, #24
 8000d58:	d846      	bhi.n	8000de8 <HAL_CRCEx_Polynomial_Set+0xc8>
 8000d5a:	a201      	add	r2, pc, #4	; (adr r2, 8000d60 <HAL_CRCEx_Polynomial_Set+0x40>)
 8000d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d60:	08000def 	.word	0x08000def
 8000d64:	08000de9 	.word	0x08000de9
 8000d68:	08000de9 	.word	0x08000de9
 8000d6c:	08000de9 	.word	0x08000de9
 8000d70:	08000de9 	.word	0x08000de9
 8000d74:	08000de9 	.word	0x08000de9
 8000d78:	08000de9 	.word	0x08000de9
 8000d7c:	08000de9 	.word	0x08000de9
 8000d80:	08000ddd 	.word	0x08000ddd
 8000d84:	08000de9 	.word	0x08000de9
 8000d88:	08000de9 	.word	0x08000de9
 8000d8c:	08000de9 	.word	0x08000de9
 8000d90:	08000de9 	.word	0x08000de9
 8000d94:	08000de9 	.word	0x08000de9
 8000d98:	08000de9 	.word	0x08000de9
 8000d9c:	08000de9 	.word	0x08000de9
 8000da0:	08000dd1 	.word	0x08000dd1
 8000da4:	08000de9 	.word	0x08000de9
 8000da8:	08000de9 	.word	0x08000de9
 8000dac:	08000de9 	.word	0x08000de9
 8000db0:	08000de9 	.word	0x08000de9
 8000db4:	08000de9 	.word	0x08000de9
 8000db8:	08000de9 	.word	0x08000de9
 8000dbc:	08000de9 	.word	0x08000de9
 8000dc0:	08000dc5 	.word	0x08000dc5
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	2b06      	cmp	r3, #6
 8000dc8:	d913      	bls.n	8000df2 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8000dce:	e010      	b.n	8000df2 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	2b07      	cmp	r3, #7
 8000dd4:	d90f      	bls.n	8000df6 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8000dda:	e00c      	b.n	8000df6 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	2b0f      	cmp	r3, #15
 8000de0:	d90b      	bls.n	8000dfa <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8000de6:	e008      	b.n	8000dfa <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
 8000dea:	75fb      	strb	r3, [r7, #23]
      break;
 8000dec:	e006      	b.n	8000dfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000dee:	bf00      	nop
 8000df0:	e004      	b.n	8000dfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000df2:	bf00      	nop
 8000df4:	e002      	b.n	8000dfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000df6:	bf00      	nop
 8000df8:	e000      	b.n	8000dfc <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8000dfa:	bf00      	nop
  }
  if (status == HAL_OK)
 8000dfc:	7dfb      	ldrb	r3, [r7, #23]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d10d      	bne.n	8000e1e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	68ba      	ldr	r2, [r7, #8]
 8000e08:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	f023 0118 	bic.w	r1, r3, #24
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8000e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	371c      	adds	r7, #28
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{     
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d101      	bne.n	8000e3e <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e062      	b.n	8000f04 <HAL_DCMI_Init+0xd8>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
                
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d102      	bne.n	8000e50 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else  
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f014 f86c 	bl	8014f28 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  } 
  
  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY; 
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2202      	movs	r2, #2
 8000e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6819      	ldr	r1, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4b2a      	ldr	r3, [pc, #168]	; (8000f0c <HAL_DCMI_Init+0xe0>)
 8000e64:	400b      	ands	r3, r1
 8000e66:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	6819      	ldr	r1, [r3, #0]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8000e7c:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	691b      	ldr	r3, [r3, #16]
 8000e82:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8000e88:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	699b      	ldr	r3, [r3, #24]
 8000e8e:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8000e94:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e9a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8000ea0:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea6:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8000eac:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]
                                     
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	2b10      	cmp	r3, #16
 8000ebc:	d112      	bne.n	8000ee4 <HAL_DCMI_Init+0xb8>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	7f1b      	ldrb	r3, [r3, #28]
 8000ec2:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	7f5b      	ldrb	r3, [r3, #29]
 8000ec8:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8000eca:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	7f9b      	ldrb	r3, [r3, #30]
 8000ed0:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8000ed2:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	7fdb      	ldrb	r3, [r3, #31]
 8000eda:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8000ee0:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8000ee2:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	68da      	ldr	r2, [r3, #12]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f042 021e 	orr.w	r2, r2, #30
 8000ef2:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2201      	movs	r2, #1
 8000efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	ffe0f007 	.word	0xffe0f007

08000f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000f1c:	f7ff fb1a 	bl	8000554 <HAL_GetTick>
 8000f20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	e099      	b.n	8001060 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2202      	movs	r2, #2
 8000f38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f022 0201 	bic.w	r2, r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f4c:	e00f      	b.n	8000f6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f4e:	f7ff fb01 	bl	8000554 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	2b05      	cmp	r3, #5
 8000f5a:	d908      	bls.n	8000f6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2220      	movs	r2, #32
 8000f60:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2203      	movs	r2, #3
 8000f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e078      	b.n	8001060 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d1e8      	bne.n	8000f4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	4b38      	ldr	r3, [pc, #224]	; (8001068 <HAL_DMA_Init+0x158>)
 8000f88:	4013      	ands	r3, r2
 8000f8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	691b      	ldr	r3, [r3, #16]
 8000fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000fba:	697a      	ldr	r2, [r7, #20]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc4:	2b04      	cmp	r3, #4
 8000fc6:	d107      	bne.n	8000fd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	697a      	ldr	r2, [r7, #20]
 8000fde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	f023 0307 	bic.w	r3, r3, #7
 8000fee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff4:	697a      	ldr	r2, [r7, #20]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d117      	bne.n	8001032 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	4313      	orrs	r3, r2
 800100a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00e      	beq.n	8001032 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 faa5 	bl	8001564 <DMA_CheckFifoParam>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d008      	beq.n	8001032 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2240      	movs	r2, #64	; 0x40
 8001024:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2201      	movs	r2, #1
 800102a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800102e:	2301      	movs	r3, #1
 8001030:	e016      	b.n	8001060 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f000 fa5c 	bl	80014f8 <DMA_CalcBaseAndBitshift>
 8001040:	4603      	mov	r3, r0
 8001042:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001048:	223f      	movs	r2, #63	; 0x3f
 800104a:	409a      	lsls	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2201      	movs	r2, #1
 800105a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800105e:	2300      	movs	r3, #0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	f010803f 	.word	0xf010803f

0800106c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
 8001078:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800107a:	2300      	movs	r3, #0
 800107c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800108a:	2b01      	cmp	r3, #1
 800108c:	d101      	bne.n	8001092 <HAL_DMA_Start_IT+0x26>
 800108e:	2302      	movs	r3, #2
 8001090:	e048      	b.n	8001124 <HAL_DMA_Start_IT+0xb8>
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2201      	movs	r2, #1
 8001096:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d137      	bne.n	8001116 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2202      	movs	r2, #2
 80010aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2200      	movs	r2, #0
 80010b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	68f8      	ldr	r0, [r7, #12]
 80010bc:	f000 f9ee 	bl	800149c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010c4:	223f      	movs	r2, #63	; 0x3f
 80010c6:	409a      	lsls	r2, r3
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f042 0216 	orr.w	r2, r2, #22
 80010da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	695a      	ldr	r2, [r3, #20]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010ea:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f042 0208 	orr.w	r2, r2, #8
 8001102:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f042 0201 	orr.w	r2, r2, #1
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	e005      	b.n	8001122 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2200      	movs	r2, #0
 800111a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800111e:	2302      	movs	r3, #2
 8001120:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001122:	7dfb      	ldrb	r3, [r7, #23]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d004      	beq.n	800114a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2280      	movs	r2, #128	; 0x80
 8001144:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e00c      	b.n	8001164 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2205      	movs	r2, #5
 800114e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f022 0201 	bic.w	r2, r2, #1
 8001160:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001162:	2300      	movs	r3, #0
}
 8001164:	4618      	mov	r0, r3
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800117c:	4b92      	ldr	r3, [pc, #584]	; (80013c8 <HAL_DMA_IRQHandler+0x258>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a92      	ldr	r2, [pc, #584]	; (80013cc <HAL_DMA_IRQHandler+0x25c>)
 8001182:	fba2 2303 	umull	r2, r3, r2, r3
 8001186:	0a9b      	lsrs	r3, r3, #10
 8001188:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800119a:	2208      	movs	r2, #8
 800119c:	409a      	lsls	r2, r3
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d01a      	beq.n	80011dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0304 	and.w	r3, r3, #4
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d013      	beq.n	80011dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f022 0204 	bic.w	r2, r2, #4
 80011c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011c8:	2208      	movs	r2, #8
 80011ca:	409a      	lsls	r2, r3
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011d4:	f043 0201 	orr.w	r2, r3, #1
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011e0:	2201      	movs	r2, #1
 80011e2:	409a      	lsls	r2, r3
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4013      	ands	r3, r2
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d012      	beq.n	8001212 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00b      	beq.n	8001212 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011fe:	2201      	movs	r2, #1
 8001200:	409a      	lsls	r2, r3
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800120a:	f043 0202 	orr.w	r2, r3, #2
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001216:	2204      	movs	r2, #4
 8001218:	409a      	lsls	r2, r3
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	4013      	ands	r3, r2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d012      	beq.n	8001248 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0302 	and.w	r3, r3, #2
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00b      	beq.n	8001248 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001234:	2204      	movs	r2, #4
 8001236:	409a      	lsls	r2, r3
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001240:	f043 0204 	orr.w	r2, r3, #4
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800124c:	2210      	movs	r2, #16
 800124e:	409a      	lsls	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4013      	ands	r3, r2
 8001254:	2b00      	cmp	r3, #0
 8001256:	d043      	beq.n	80012e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	2b00      	cmp	r3, #0
 8001264:	d03c      	beq.n	80012e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800126a:	2210      	movs	r2, #16
 800126c:	409a      	lsls	r2, r3
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d018      	beq.n	80012b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d108      	bne.n	80012a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	2b00      	cmp	r3, #0
 8001294:	d024      	beq.n	80012e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	4798      	blx	r3
 800129e:	e01f      	b.n	80012e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d01b      	beq.n	80012e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	4798      	blx	r3
 80012b0:	e016      	b.n	80012e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d107      	bne.n	80012d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f022 0208 	bic.w	r2, r2, #8
 80012ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012e4:	2220      	movs	r2, #32
 80012e6:	409a      	lsls	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	f000 808e 	beq.w	800140e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0310 	and.w	r3, r3, #16
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	f000 8086 	beq.w	800140e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001306:	2220      	movs	r2, #32
 8001308:	409a      	lsls	r2, r3
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b05      	cmp	r3, #5
 8001318:	d136      	bne.n	8001388 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f022 0216 	bic.w	r2, r2, #22
 8001328:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	695a      	ldr	r2, [r3, #20]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001338:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	2b00      	cmp	r3, #0
 8001340:	d103      	bne.n	800134a <HAL_DMA_IRQHandler+0x1da>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001346:	2b00      	cmp	r3, #0
 8001348:	d007      	beq.n	800135a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f022 0208 	bic.w	r2, r2, #8
 8001358:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800135e:	223f      	movs	r2, #63	; 0x3f
 8001360:	409a      	lsls	r2, r3
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2201      	movs	r2, #1
 8001372:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800137a:	2b00      	cmp	r3, #0
 800137c:	d07d      	beq.n	800147a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	4798      	blx	r3
        }
        return;
 8001386:	e078      	b.n	800147a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d01c      	beq.n	80013d0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d108      	bne.n	80013b6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d030      	beq.n	800140e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	4798      	blx	r3
 80013b4:	e02b      	b.n	800140e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d027      	beq.n	800140e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	4798      	blx	r3
 80013c6:	e022      	b.n	800140e <HAL_DMA_IRQHandler+0x29e>
 80013c8:	2000002c 	.word	0x2000002c
 80013cc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10f      	bne.n	80013fe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0210 	bic.w	r2, r2, #16
 80013ec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2201      	movs	r2, #1
 80013fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001412:	2b00      	cmp	r3, #0
 8001414:	d032      	beq.n	800147c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	2b00      	cmp	r3, #0
 8001420:	d022      	beq.n	8001468 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2205      	movs	r2, #5
 8001426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 0201 	bic.w	r2, r2, #1
 8001438:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	3301      	adds	r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	429a      	cmp	r2, r3
 8001444:	d307      	bcc.n	8001456 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	2b00      	cmp	r3, #0
 8001452:	d1f2      	bne.n	800143a <HAL_DMA_IRQHandler+0x2ca>
 8001454:	e000      	b.n	8001458 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001456:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2201      	movs	r2, #1
 8001464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146c:	2b00      	cmp	r3, #0
 800146e:	d005      	beq.n	800147c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	4798      	blx	r3
 8001478:	e000      	b.n	800147c <HAL_DMA_IRQHandler+0x30c>
        return;
 800147a:	bf00      	nop
    }
  }
}
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop

08001484 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8001490:	4618      	mov	r0, r3
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
 80014a8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014b8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	683a      	ldr	r2, [r7, #0]
 80014c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	2b40      	cmp	r3, #64	; 0x40
 80014c8:	d108      	bne.n	80014dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68ba      	ldr	r2, [r7, #8]
 80014d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80014da:	e007      	b.n	80014ec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	60da      	str	r2, [r3, #12]
}
 80014ec:	bf00      	nop
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	3b10      	subs	r3, #16
 8001508:	4a13      	ldr	r2, [pc, #76]	; (8001558 <DMA_CalcBaseAndBitshift+0x60>)
 800150a:	fba2 2303 	umull	r2, r3, r2, r3
 800150e:	091b      	lsrs	r3, r3, #4
 8001510:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001512:	4a12      	ldr	r2, [pc, #72]	; (800155c <DMA_CalcBaseAndBitshift+0x64>)
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	4413      	add	r3, r2
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	461a      	mov	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b03      	cmp	r3, #3
 8001524:	d908      	bls.n	8001538 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	461a      	mov	r2, r3
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <DMA_CalcBaseAndBitshift+0x68>)
 800152e:	4013      	ands	r3, r2
 8001530:	1d1a      	adds	r2, r3, #4
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	659a      	str	r2, [r3, #88]	; 0x58
 8001536:	e006      	b.n	8001546 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <DMA_CalcBaseAndBitshift+0x68>)
 8001540:	4013      	ands	r3, r2
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800154a:	4618      	mov	r0, r3
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	aaaaaaab 	.word	0xaaaaaaab
 800155c:	08016968 	.word	0x08016968
 8001560:	fffffc00 	.word	0xfffffc00

08001564 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800156c:	2300      	movs	r3, #0
 800156e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001574:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d11f      	bne.n	80015be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	2b03      	cmp	r3, #3
 8001582:	d855      	bhi.n	8001630 <DMA_CheckFifoParam+0xcc>
 8001584:	a201      	add	r2, pc, #4	; (adr r2, 800158c <DMA_CheckFifoParam+0x28>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	0800159d 	.word	0x0800159d
 8001590:	080015af 	.word	0x080015af
 8001594:	0800159d 	.word	0x0800159d
 8001598:	08001631 	.word	0x08001631
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d045      	beq.n	8001634 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80015ac:	e042      	b.n	8001634 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80015b6:	d13f      	bne.n	8001638 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80015bc:	e03c      	b.n	8001638 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015c6:	d121      	bne.n	800160c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	2b03      	cmp	r3, #3
 80015cc:	d836      	bhi.n	800163c <DMA_CheckFifoParam+0xd8>
 80015ce:	a201      	add	r2, pc, #4	; (adr r2, 80015d4 <DMA_CheckFifoParam+0x70>)
 80015d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d4:	080015e5 	.word	0x080015e5
 80015d8:	080015eb 	.word	0x080015eb
 80015dc:	080015e5 	.word	0x080015e5
 80015e0:	080015fd 	.word	0x080015fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	73fb      	strb	r3, [r7, #15]
      break;
 80015e8:	e02f      	b.n	800164a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d024      	beq.n	8001640 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80015fa:	e021      	b.n	8001640 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001600:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001604:	d11e      	bne.n	8001644 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800160a:	e01b      	b.n	8001644 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d902      	bls.n	8001618 <DMA_CheckFifoParam+0xb4>
 8001612:	2b03      	cmp	r3, #3
 8001614:	d003      	beq.n	800161e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001616:	e018      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	73fb      	strb	r3, [r7, #15]
      break;
 800161c:	e015      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001622:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d00e      	beq.n	8001648 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	73fb      	strb	r3, [r7, #15]
      break;
 800162e:	e00b      	b.n	8001648 <DMA_CheckFifoParam+0xe4>
      break;
 8001630:	bf00      	nop
 8001632:	e00a      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      break;
 8001634:	bf00      	nop
 8001636:	e008      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      break;
 8001638:	bf00      	nop
 800163a:	e006      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      break;
 800163c:	bf00      	nop
 800163e:	e004      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      break;
 8001640:	bf00      	nop
 8001642:	e002      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      break;   
 8001644:	bf00      	nop
 8001646:	e000      	b.n	800164a <DMA_CheckFifoParam+0xe6>
      break;
 8001648:	bf00      	nop
    }
  } 
  
  return status; 
 800164a:	7bfb      	ldrb	r3, [r7, #15]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e039      	b.n	80016de <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	d106      	bne.n	8001684 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f013 fd10 	bl	80150a4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2202      	movs	r2, #2
 8001688:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016a8:	f023 0107 	bic.w	r1, r3, #7
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	430a      	orrs	r2, r1
 80016b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <HAL_DMA2D_Init+0x90>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	68d1      	ldr	r1, [r2, #12]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6812      	ldr	r2, [r2, #0]
 80016ca:	430b      	orrs	r3, r1
 80016cc:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2201      	movs	r2, #1
 80016d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	ffffc000 	.word	0xffffc000

080016ec <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	2b00      	cmp	r3, #0
 800170c:	d026      	beq.n	800175c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001714:	2b00      	cmp	r3, #0
 8001716:	d021      	beq.n	800175c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001726:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800172c:	f043 0201 	orr.w	r2, r3, #1
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2201      	movs	r2, #1
 800173a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2204      	movs	r2, #4
 8001740:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	695b      	ldr	r3, [r3, #20]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	695b      	ldr	r3, [r3, #20]
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f003 0320 	and.w	r3, r3, #32
 8001762:	2b00      	cmp	r3, #0
 8001764:	d026      	beq.n	80017b4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d021      	beq.n	80017b4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800177e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2220      	movs	r2, #32
 8001786:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178c:	f043 0202 	orr.w	r2, r3, #2
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2204      	movs	r2, #4
 8001798:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	695b      	ldr	r3, [r3, #20]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d026      	beq.n	800180c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d021      	beq.n	800180c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017d6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2208      	movs	r2, #8
 80017de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017e4:	f043 0204 	orr.w	r2, r3, #4
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2204      	movs	r2, #4
 80017f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	695b      	ldr	r3, [r3, #20]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	2b00      	cmp	r3, #0
 8001814:	d013      	beq.n	800183e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00e      	beq.n	800183e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800182e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2204      	movs	r2, #4
 8001836:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f000 f853 	bl	80018e4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d024      	beq.n	8001892 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800184e:	2b00      	cmp	r3, #0
 8001850:	d01f      	beq.n	8001892 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001860:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2202      	movs	r2, #2
 8001868:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	2b00      	cmp	r3, #0
 800189a:	d01f      	beq.n	80018dc <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d01a      	beq.n	80018dc <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018b4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2210      	movs	r2, #16
 80018bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 f80e 	bl	80018f8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800190c:	b480      	push	{r7}
 800190e:	b087      	sub	sp, #28
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <HAL_DMA2D_ConfigLayer+0x20>
 8001928:	2302      	movs	r3, #2
 800192a:	e079      	b.n	8001a20 <HAL_DMA2D_ConfigLayer+0x114>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2201      	movs	r2, #1
 8001930:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2202      	movs	r2, #2
 8001938:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	011b      	lsls	r3, r3, #4
 8001940:	3318      	adds	r3, #24
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	041b      	lsls	r3, r3, #16
 8001952:	4313      	orrs	r3, r2
 8001954:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8001956:	4b35      	ldr	r3, [pc, #212]	; (8001a2c <HAL_DMA2D_ConfigLayer+0x120>)
 8001958:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b0a      	cmp	r3, #10
 8001960:	d003      	beq.n	800196a <HAL_DMA2D_ConfigLayer+0x5e>
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b09      	cmp	r3, #9
 8001968:	d107      	bne.n	800197a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001972:	697a      	ldr	r2, [r7, #20]
 8001974:	4313      	orrs	r3, r2
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e005      	b.n	8001986 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	061b      	lsls	r3, r3, #24
 8001980:	697a      	ldr	r2, [r7, #20]
 8001982:	4313      	orrs	r3, r2
 8001984:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d120      	bne.n	80019ce <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	43db      	mvns	r3, r3
 8001996:	ea02 0103 	and.w	r1, r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b0a      	cmp	r3, #10
 80019b4:	d003      	beq.n	80019be <HAL_DMA2D_ConfigLayer+0xb2>
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	2b09      	cmp	r3, #9
 80019bc:	d127      	bne.n	8001a0e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	68da      	ldr	r2, [r3, #12]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80019ca:	629a      	str	r2, [r3, #40]	; 0x28
 80019cc:	e01f      	b.n	8001a0e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	69da      	ldr	r2, [r3, #28]
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	43db      	mvns	r3, r3
 80019d8:	ea02 0103 	and.w	r1, r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	430a      	orrs	r2, r1
 80019e4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	6812      	ldr	r2, [r2, #0]
 80019ee:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	2b0a      	cmp	r3, #10
 80019f6:	d003      	beq.n	8001a00 <HAL_DMA2D_ConfigLayer+0xf4>
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b09      	cmp	r3, #9
 80019fe:	d106      	bne.n	8001a0e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	68da      	ldr	r2, [r3, #12]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8001a0c:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2201      	movs	r2, #1
 8001a12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	371c      	adds	r7, #28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	ff03000f 	.word	0xff03000f

08001a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b089      	sub	sp, #36	; 0x24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	e175      	b.n	8001d3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001a50:	2201      	movs	r2, #1
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	4013      	ands	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	f040 8164 	bne.w	8001d36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d003      	beq.n	8001a7e <HAL_GPIO_Init+0x4e>
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b12      	cmp	r3, #18
 8001a7c:	d123      	bne.n	8001ac6 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	08da      	lsrs	r2, r3, #3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3208      	adds	r2, #8
 8001a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	220f      	movs	r2, #15
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	691a      	ldr	r2, [r3, #16]
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	08da      	lsrs	r2, r3, #3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3208      	adds	r2, #8
 8001ac0:	69b9      	ldr	r1, [r7, #24]
 8001ac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	4013      	ands	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f003 0203 	and.w	r2, r3, #3
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d00b      	beq.n	8001b1a <HAL_GPIO_Init+0xea>
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d007      	beq.n	8001b1a <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b0e:	2b11      	cmp	r3, #17
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b12      	cmp	r3, #18
 8001b18:	d130      	bne.n	8001b7c <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	68da      	ldr	r2, [r3, #12]
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b50:	2201      	movs	r2, #1
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	091b      	lsrs	r3, r3, #4
 8001b66:	f003 0201 	and.w	r2, r3, #1
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	2203      	movs	r2, #3
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 80be 	beq.w	8001d36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bba:	4b65      	ldr	r3, [pc, #404]	; (8001d50 <HAL_GPIO_Init+0x320>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bbe:	4a64      	ldr	r2, [pc, #400]	; (8001d50 <HAL_GPIO_Init+0x320>)
 8001bc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bc6:	4b62      	ldr	r3, [pc, #392]	; (8001d50 <HAL_GPIO_Init+0x320>)
 8001bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001bd2:	4a60      	ldr	r2, [pc, #384]	; (8001d54 <HAL_GPIO_Init+0x324>)
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	089b      	lsrs	r3, r3, #2
 8001bd8:	3302      	adds	r3, #2
 8001bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	220f      	movs	r2, #15
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a57      	ldr	r2, [pc, #348]	; (8001d58 <HAL_GPIO_Init+0x328>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d037      	beq.n	8001c6e <HAL_GPIO_Init+0x23e>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a56      	ldr	r2, [pc, #344]	; (8001d5c <HAL_GPIO_Init+0x32c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d031      	beq.n	8001c6a <HAL_GPIO_Init+0x23a>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a55      	ldr	r2, [pc, #340]	; (8001d60 <HAL_GPIO_Init+0x330>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d02b      	beq.n	8001c66 <HAL_GPIO_Init+0x236>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a54      	ldr	r2, [pc, #336]	; (8001d64 <HAL_GPIO_Init+0x334>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d025      	beq.n	8001c62 <HAL_GPIO_Init+0x232>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a53      	ldr	r2, [pc, #332]	; (8001d68 <HAL_GPIO_Init+0x338>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01f      	beq.n	8001c5e <HAL_GPIO_Init+0x22e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a52      	ldr	r2, [pc, #328]	; (8001d6c <HAL_GPIO_Init+0x33c>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d019      	beq.n	8001c5a <HAL_GPIO_Init+0x22a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a51      	ldr	r2, [pc, #324]	; (8001d70 <HAL_GPIO_Init+0x340>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d013      	beq.n	8001c56 <HAL_GPIO_Init+0x226>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a50      	ldr	r2, [pc, #320]	; (8001d74 <HAL_GPIO_Init+0x344>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d00d      	beq.n	8001c52 <HAL_GPIO_Init+0x222>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a4f      	ldr	r2, [pc, #316]	; (8001d78 <HAL_GPIO_Init+0x348>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d007      	beq.n	8001c4e <HAL_GPIO_Init+0x21e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a4e      	ldr	r2, [pc, #312]	; (8001d7c <HAL_GPIO_Init+0x34c>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <HAL_GPIO_Init+0x21a>
 8001c46:	2309      	movs	r3, #9
 8001c48:	e012      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c4a:	230a      	movs	r3, #10
 8001c4c:	e010      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c4e:	2308      	movs	r3, #8
 8001c50:	e00e      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c52:	2307      	movs	r3, #7
 8001c54:	e00c      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c56:	2306      	movs	r3, #6
 8001c58:	e00a      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c5a:	2305      	movs	r3, #5
 8001c5c:	e008      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c5e:	2304      	movs	r3, #4
 8001c60:	e006      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c62:	2303      	movs	r3, #3
 8001c64:	e004      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c66:	2302      	movs	r3, #2
 8001c68:	e002      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e000      	b.n	8001c70 <HAL_GPIO_Init+0x240>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	69fa      	ldr	r2, [r7, #28]
 8001c72:	f002 0203 	and.w	r2, r2, #3
 8001c76:	0092      	lsls	r2, r2, #2
 8001c78:	4093      	lsls	r3, r2
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001c80:	4934      	ldr	r1, [pc, #208]	; (8001d54 <HAL_GPIO_Init+0x324>)
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	089b      	lsrs	r3, r3, #2
 8001c86:	3302      	adds	r3, #2
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c8e:	4b3c      	ldr	r3, [pc, #240]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cb2:	4a33      	ldr	r2, [pc, #204]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001cb8:	4b31      	ldr	r3, [pc, #196]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d003      	beq.n	8001cdc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cdc:	4a28      	ldr	r2, [pc, #160]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ce2:	4b27      	ldr	r3, [pc, #156]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d06:	4a1e      	ldr	r2, [pc, #120]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d0c:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d30:	4a13      	ldr	r2, [pc, #76]	; (8001d80 <HAL_GPIO_Init+0x350>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	61fb      	str	r3, [r7, #28]
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	2b0f      	cmp	r3, #15
 8001d40:	f67f ae86 	bls.w	8001a50 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001d44:	bf00      	nop
 8001d46:	3724      	adds	r7, #36	; 0x24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40013800 	.word	0x40013800
 8001d58:	40020000 	.word	0x40020000
 8001d5c:	40020400 	.word	0x40020400
 8001d60:	40020800 	.word	0x40020800
 8001d64:	40020c00 	.word	0x40020c00
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40021400 	.word	0x40021400
 8001d70:	40021800 	.word	0x40021800
 8001d74:	40021c00 	.word	0x40021c00
 8001d78:	40022000 	.word	0x40022000
 8001d7c:	40022400 	.word	0x40022400
 8001d80:	40013c00 	.word	0x40013c00

08001d84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	691a      	ldr	r2, [r3, #16]
 8001d94:	887b      	ldrh	r3, [r7, #2]
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d002      	beq.n	8001da2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	73fb      	strb	r3, [r7, #15]
 8001da0:	e001      	b.n	8001da6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	807b      	strh	r3, [r7, #2]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dc4:	787b      	ldrb	r3, [r7, #1]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dca:	887a      	ldrh	r2, [r7, #2]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001dd0:	e003      	b.n	8001dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001dd2:	887b      	ldrh	r3, [r7, #2]
 8001dd4:	041a      	lsls	r2, r3, #16
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	619a      	str	r2, [r3, #24]
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001df4:	695a      	ldr	r2, [r3, #20]
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d006      	beq.n	8001e0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001dfe:	4a05      	ldr	r2, [pc, #20]	; (8001e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e00:	88fb      	ldrh	r3, [r7, #6]
 8001e02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f012 fb72 	bl	80144f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40013c00 	.word	0x40013c00

08001e18 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e1a:	b08d      	sub	sp, #52	; 0x34
 8001e1c:	af0a      	add	r7, sp, #40	; 0x28
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e048      	b.n	8001ebc <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d106      	bne.n	8001e44 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f014 f8e8 	bl	8016014 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2203      	movs	r2, #3
 8001e48:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f008 faf6 	bl	800a442 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	687e      	ldr	r6, [r7, #4]
 8001e5e:	466d      	mov	r5, sp
 8001e60:	f106 0410 	add.w	r4, r6, #16
 8001e64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e6c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e70:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e74:	1d33      	adds	r3, r6, #4
 8001e76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e78:	6838      	ldr	r0, [r7, #0]
 8001e7a:	f008 fa79 	bl	800a370 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2101      	movs	r1, #1
 8001e84:	4618      	mov	r0, r3
 8001e86:	f008 faed 	bl	800a464 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	687e      	ldr	r6, [r7, #4]
 8001e92:	466d      	mov	r5, sp
 8001e94:	f106 0410 	add.w	r4, r6, #16
 8001e98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ea0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ea4:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ea8:	1d33      	adds	r3, r6, #4
 8001eaa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eac:	6838      	ldr	r0, [r7, #0]
 8001eae:	f008 fbff 	bl	800a6b0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ec4 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001ec4:	b590      	push	{r4, r7, lr}
 8001ec6:	b089      	sub	sp, #36	; 0x24
 8001ec8:	af04      	add	r7, sp, #16
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	4608      	mov	r0, r1
 8001ece:	4611      	mov	r1, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	70fb      	strb	r3, [r7, #3]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	70bb      	strb	r3, [r7, #2]
 8001eda:	4613      	mov	r3, r2
 8001edc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d101      	bne.n	8001eec <HAL_HCD_HC_Init+0x28>
 8001ee8:	2302      	movs	r3, #2
 8001eea:	e07f      	b.n	8001fec <HAL_HCD_HC_Init+0x128>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8001ef4:	78fa      	ldrb	r2, [r7, #3]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	440b      	add	r3, r1
 8001f02:	333d      	adds	r3, #61	; 0x3d
 8001f04:	2200      	movs	r2, #0
 8001f06:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001f08:	78fa      	ldrb	r2, [r7, #3]
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	440b      	add	r3, r1
 8001f16:	3338      	adds	r3, #56	; 0x38
 8001f18:	787a      	ldrb	r2, [r7, #1]
 8001f1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001f1c:	78fa      	ldrb	r2, [r7, #3]
 8001f1e:	6879      	ldr	r1, [r7, #4]
 8001f20:	4613      	mov	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	440b      	add	r3, r1
 8001f2a:	3340      	adds	r3, #64	; 0x40
 8001f2c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001f2e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	6879      	ldr	r1, [r7, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	440b      	add	r3, r1
 8001f3e:	3339      	adds	r3, #57	; 0x39
 8001f40:	78fa      	ldrb	r2, [r7, #3]
 8001f42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001f44:	78fa      	ldrb	r2, [r7, #3]
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	440b      	add	r3, r1
 8001f52:	333f      	adds	r3, #63	; 0x3f
 8001f54:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001f58:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001f5a:	78fa      	ldrb	r2, [r7, #3]
 8001f5c:	78bb      	ldrb	r3, [r7, #2]
 8001f5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f62:	b2d8      	uxtb	r0, r3
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4613      	mov	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	4413      	add	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	440b      	add	r3, r1
 8001f70:	333a      	adds	r3, #58	; 0x3a
 8001f72:	4602      	mov	r2, r0
 8001f74:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001f76:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	da0a      	bge.n	8001f94 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001f7e:	78fa      	ldrb	r2, [r7, #3]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	333b      	adds	r3, #59	; 0x3b
 8001f8e:	2201      	movs	r2, #1
 8001f90:	701a      	strb	r2, [r3, #0]
 8001f92:	e009      	b.n	8001fa8 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001f94:	78fa      	ldrb	r2, [r7, #3]
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	440b      	add	r3, r1
 8001fa2:	333b      	adds	r3, #59	; 0x3b
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001fa8:	78fa      	ldrb	r2, [r7, #3]
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	4413      	add	r3, r2
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	440b      	add	r3, r1
 8001fb6:	333c      	adds	r3, #60	; 0x3c
 8001fb8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001fbc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6818      	ldr	r0, [r3, #0]
 8001fc2:	787c      	ldrb	r4, [r7, #1]
 8001fc4:	78ba      	ldrb	r2, [r7, #2]
 8001fc6:	78f9      	ldrb	r1, [r7, #3]
 8001fc8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001fca:	9302      	str	r3, [sp, #8]
 8001fcc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001fd0:	9301      	str	r3, [sp, #4]
 8001fd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	4623      	mov	r3, r4
 8001fda:	f008 fcdf 	bl	800a99c <USB_HC_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd90      	pop	{r4, r7, pc}

08001ff4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002000:	2300      	movs	r3, #0
 8002002:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800200a:	2b01      	cmp	r3, #1
 800200c:	d101      	bne.n	8002012 <HAL_HCD_HC_Halt+0x1e>
 800200e:	2302      	movs	r3, #2
 8002010:	e00f      	b.n	8002032 <HAL_HCD_HC_Halt+0x3e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	78fa      	ldrb	r2, [r7, #3]
 8002020:	4611      	mov	r1, r2
 8002022:	4618      	mov	r0, r3
 8002024:	f008 ff19 	bl	800ae5a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002030:	7bfb      	ldrb	r3, [r7, #15]
}
 8002032:	4618      	mov	r0, r3
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	4608      	mov	r0, r1
 8002046:	4611      	mov	r1, r2
 8002048:	461a      	mov	r2, r3
 800204a:	4603      	mov	r3, r0
 800204c:	70fb      	strb	r3, [r7, #3]
 800204e:	460b      	mov	r3, r1
 8002050:	70bb      	strb	r3, [r7, #2]
 8002052:	4613      	mov	r3, r2
 8002054:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8002056:	78fa      	ldrb	r2, [r7, #3]
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	440b      	add	r3, r1
 8002064:	333b      	adds	r3, #59	; 0x3b
 8002066:	78ba      	ldrb	r2, [r7, #2]
 8002068:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800206a:	78fa      	ldrb	r2, [r7, #3]
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	440b      	add	r3, r1
 8002078:	333f      	adds	r3, #63	; 0x3f
 800207a:	787a      	ldrb	r2, [r7, #1]
 800207c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800207e:	7c3b      	ldrb	r3, [r7, #16]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10a      	bne.n	800209a <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002084:	78fa      	ldrb	r2, [r7, #3]
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	4613      	mov	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	440b      	add	r3, r1
 8002092:	3342      	adds	r3, #66	; 0x42
 8002094:	2203      	movs	r2, #3
 8002096:	701a      	strb	r2, [r3, #0]
 8002098:	e009      	b.n	80020ae <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800209a:	78fa      	ldrb	r2, [r7, #3]
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	440b      	add	r3, r1
 80020a8:	3342      	adds	r3, #66	; 0x42
 80020aa:	2202      	movs	r2, #2
 80020ac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80020ae:	787b      	ldrb	r3, [r7, #1]
 80020b0:	2b03      	cmp	r3, #3
 80020b2:	f200 80d6 	bhi.w	8002262 <HAL_HCD_HC_SubmitRequest+0x226>
 80020b6:	a201      	add	r2, pc, #4	; (adr r2, 80020bc <HAL_HCD_HC_SubmitRequest+0x80>)
 80020b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020bc:	080020cd 	.word	0x080020cd
 80020c0:	0800224d 	.word	0x0800224d
 80020c4:	08002139 	.word	0x08002139
 80020c8:	080021c3 	.word	0x080021c3
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80020cc:	7c3b      	ldrb	r3, [r7, #16]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	f040 80c9 	bne.w	8002266 <HAL_HCD_HC_SubmitRequest+0x22a>
 80020d4:	78bb      	ldrb	r3, [r7, #2]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f040 80c5 	bne.w	8002266 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 80020dc:	8b3b      	ldrh	r3, [r7, #24]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d109      	bne.n	80020f6 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80020e2:	78fa      	ldrb	r2, [r7, #3]
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	4613      	mov	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	440b      	add	r3, r1
 80020f0:	3351      	adds	r3, #81	; 0x51
 80020f2:	2201      	movs	r2, #1
 80020f4:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	440b      	add	r3, r1
 8002104:	3351      	adds	r3, #81	; 0x51
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10a      	bne.n	8002122 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800210c:	78fa      	ldrb	r2, [r7, #3]
 800210e:	6879      	ldr	r1, [r7, #4]
 8002110:	4613      	mov	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	440b      	add	r3, r1
 800211a:	3342      	adds	r3, #66	; 0x42
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002120:	e0a1      	b.n	8002266 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002122:	78fa      	ldrb	r2, [r7, #3]
 8002124:	6879      	ldr	r1, [r7, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	440b      	add	r3, r1
 8002130:	3342      	adds	r3, #66	; 0x42
 8002132:	2202      	movs	r2, #2
 8002134:	701a      	strb	r2, [r3, #0]
      break;
 8002136:	e096      	b.n	8002266 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002138:	78bb      	ldrb	r3, [r7, #2]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d120      	bne.n	8002180 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	440b      	add	r3, r1
 800214c:	3351      	adds	r3, #81	; 0x51
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10a      	bne.n	800216a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002154:	78fa      	ldrb	r2, [r7, #3]
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	440b      	add	r3, r1
 8002162:	3342      	adds	r3, #66	; 0x42
 8002164:	2200      	movs	r2, #0
 8002166:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002168:	e07e      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800216a:	78fa      	ldrb	r2, [r7, #3]
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	440b      	add	r3, r1
 8002178:	3342      	adds	r3, #66	; 0x42
 800217a:	2202      	movs	r2, #2
 800217c:	701a      	strb	r2, [r3, #0]
      break;
 800217e:	e073      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002180:	78fa      	ldrb	r2, [r7, #3]
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	440b      	add	r3, r1
 800218e:	3350      	adds	r3, #80	; 0x50
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10a      	bne.n	80021ac <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002196:	78fa      	ldrb	r2, [r7, #3]
 8002198:	6879      	ldr	r1, [r7, #4]
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	440b      	add	r3, r1
 80021a4:	3342      	adds	r3, #66	; 0x42
 80021a6:	2200      	movs	r2, #0
 80021a8:	701a      	strb	r2, [r3, #0]
      break;
 80021aa:	e05d      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021ac:	78fa      	ldrb	r2, [r7, #3]
 80021ae:	6879      	ldr	r1, [r7, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	440b      	add	r3, r1
 80021ba:	3342      	adds	r3, #66	; 0x42
 80021bc:	2202      	movs	r2, #2
 80021be:	701a      	strb	r2, [r3, #0]
      break;
 80021c0:	e052      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80021c2:	78bb      	ldrb	r3, [r7, #2]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d120      	bne.n	800220a <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80021c8:	78fa      	ldrb	r2, [r7, #3]
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	4613      	mov	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	440b      	add	r3, r1
 80021d6:	3351      	adds	r3, #81	; 0x51
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10a      	bne.n	80021f4 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021de:	78fa      	ldrb	r2, [r7, #3]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	440b      	add	r3, r1
 80021ec:	3342      	adds	r3, #66	; 0x42
 80021ee:	2200      	movs	r2, #0
 80021f0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80021f2:	e039      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021f4:	78fa      	ldrb	r2, [r7, #3]
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	440b      	add	r3, r1
 8002202:	3342      	adds	r3, #66	; 0x42
 8002204:	2202      	movs	r2, #2
 8002206:	701a      	strb	r2, [r3, #0]
      break;
 8002208:	e02e      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	440b      	add	r3, r1
 8002218:	3350      	adds	r3, #80	; 0x50
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10a      	bne.n	8002236 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002220:	78fa      	ldrb	r2, [r7, #3]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	440b      	add	r3, r1
 800222e:	3342      	adds	r3, #66	; 0x42
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
      break;
 8002234:	e018      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	440b      	add	r3, r1
 8002244:	3342      	adds	r3, #66	; 0x42
 8002246:	2202      	movs	r2, #2
 8002248:	701a      	strb	r2, [r3, #0]
      break;
 800224a:	e00d      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800224c:	78fa      	ldrb	r2, [r7, #3]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	440b      	add	r3, r1
 800225a:	3342      	adds	r3, #66	; 0x42
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
      break;
 8002260:	e002      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8002262:	bf00      	nop
 8002264:	e000      	b.n	8002268 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8002266:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	4413      	add	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	440b      	add	r3, r1
 8002276:	3344      	adds	r3, #68	; 0x44
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800227c:	78fa      	ldrb	r2, [r7, #3]
 800227e:	8b39      	ldrh	r1, [r7, #24]
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	4403      	add	r3, r0
 800228c:	3348      	adds	r3, #72	; 0x48
 800228e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002290:	78fa      	ldrb	r2, [r7, #3]
 8002292:	6879      	ldr	r1, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	440b      	add	r3, r1
 800229e:	335c      	adds	r3, #92	; 0x5c
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80022a4:	78fa      	ldrb	r2, [r7, #3]
 80022a6:	6879      	ldr	r1, [r7, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	440b      	add	r3, r1
 80022b2:	334c      	adds	r3, #76	; 0x4c
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80022b8:	78fa      	ldrb	r2, [r7, #3]
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4413      	add	r3, r2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	440b      	add	r3, r1
 80022c6:	3339      	adds	r3, #57	; 0x39
 80022c8:	78fa      	ldrb	r2, [r7, #3]
 80022ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80022cc:	78fa      	ldrb	r2, [r7, #3]
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	440b      	add	r3, r1
 80022da:	335d      	adds	r3, #93	; 0x5d
 80022dc:	2200      	movs	r2, #0
 80022de:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	3338      	adds	r3, #56	; 0x38
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	18d1      	adds	r1, r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	461a      	mov	r2, r3
 80022fc:	f008 fc58 	bl	800abb0 <USB_HC_StartXfer>
 8002300:	4603      	mov	r3, r0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop

0800230c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f008 f981 	bl	800a62a <USB_GetMode>
 8002328:	4603      	mov	r3, r0
 800232a:	2b01      	cmp	r3, #1
 800232c:	f040 80f1 	bne.w	8002512 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f008 f965 	bl	800a604 <USB_ReadInterrupts>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 80e7 	beq.w	8002510 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f008 f95c 	bl	800a604 <USB_ReadInterrupts>
 800234c:	4603      	mov	r3, r0
 800234e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002352:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002356:	d104      	bne.n	8002362 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002360:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4618      	mov	r0, r3
 8002368:	f008 f94c 	bl	800a604 <USB_ReadInterrupts>
 800236c:	4603      	mov	r3, r0
 800236e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002372:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002376:	d104      	bne.n	8002382 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002380:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f008 f93c 	bl	800a604 <USB_ReadInterrupts>
 800238c:	4603      	mov	r3, r0
 800238e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002392:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002396:	d104      	bne.n	80023a2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80023a0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f008 f92c 	bl	800a604 <USB_ReadInterrupts>
 80023ac:	4603      	mov	r3, r0
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d103      	bne.n	80023be <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2202      	movs	r2, #2
 80023bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f008 f91e 	bl	800a604 <USB_ReadInterrupts>
 80023c8:	4603      	mov	r3, r0
 80023ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80023ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80023d2:	d117      	bne.n	8002404 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80023e2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80023e6:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f013 fe85 	bl	80160f8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2101      	movs	r1, #1
 80023f4:	4618      	mov	r0, r3
 80023f6:	f008 fa0b 	bl	800a810 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002402:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	f008 f8fb 	bl	800a604 <USB_ReadInterrupts>
 800240e:	4603      	mov	r3, r0
 8002410:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002414:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002418:	d102      	bne.n	8002420 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f001 f8c8 	bl	80035b0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4618      	mov	r0, r3
 8002426:	f008 f8ed 	bl	800a604 <USB_ReadInterrupts>
 800242a:	4603      	mov	r3, r0
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	2b08      	cmp	r3, #8
 8002432:	d106      	bne.n	8002442 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f013 fe43 	bl	80160c0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2208      	movs	r2, #8
 8002440:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f008 f8dc 	bl	800a604 <USB_ReadInterrupts>
 800244c:	4603      	mov	r3, r0
 800244e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002452:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002456:	d138      	bne.n	80024ca <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f008 fceb 	bl	800ae38 <USB_HC_ReadInterrupt>
 8002462:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	e025      	b.n	80024b6 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f003 030f 	and.w	r3, r3, #15
 8002470:	68ba      	ldr	r2, [r7, #8]
 8002472:	fa22 f303 	lsr.w	r3, r2, r3
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b00      	cmp	r3, #0
 800247c:	d018      	beq.n	80024b0 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	015a      	lsls	r2, r3, #5
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4413      	add	r3, r2
 8002486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002490:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002494:	d106      	bne.n	80024a4 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	4619      	mov	r1, r3
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 f8cf 	bl	8002640 <HCD_HC_IN_IRQHandler>
 80024a2:	e005      	b.n	80024b0 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	4619      	mov	r1, r3
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 fc5f 	bl	8002d6e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	3301      	adds	r3, #1
 80024b4:	617b      	str	r3, [r7, #20]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d3d4      	bcc.n	800246a <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f008 f898 	bl	800a604 <USB_ReadInterrupts>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f003 0310 	and.w	r3, r3, #16
 80024da:	2b10      	cmp	r3, #16
 80024dc:	d101      	bne.n	80024e2 <HAL_HCD_IRQHandler+0x1d6>
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <HAL_HCD_IRQHandler+0x1d8>
 80024e2:	2300      	movs	r3, #0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d014      	beq.n	8002512 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699a      	ldr	r2, [r3, #24]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 0210 	bic.w	r2, r2, #16
 80024f6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 ffad 	bl	8003458 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	699a      	ldr	r2, [r3, #24]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f042 0210 	orr.w	r2, r2, #16
 800250c:	619a      	str	r2, [r3, #24]
 800250e:	e000      	b.n	8002512 <HAL_HCD_IRQHandler+0x206>
      return;
 8002510:	bf00      	nop
    }
  }
}
 8002512:	3718      	adds	r7, #24
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_HCD_Start+0x16>
 800252a:	2302      	movs	r3, #2
 800252c:	e013      	b.n	8002556 <HAL_HCD_Start+0x3e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4618      	mov	r0, r3
 800253c:	f007 ff70 	bl	800a420 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2101      	movs	r1, #1
 8002546:	4618      	mov	r0, r3
 8002548:	f008 f9c6 	bl	800a8d8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800256c:	2b01      	cmp	r3, #1
 800256e:	d101      	bne.n	8002574 <HAL_HCD_Stop+0x16>
 8002570:	2302      	movs	r3, #2
 8002572:	e00d      	b.n	8002590 <HAL_HCD_Stop+0x32>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f008 fda5 	bl	800b0d0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f008 f96d 	bl	800a884 <USB_ResetPort>
 80025aa:	4603      	mov	r3, r0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	6879      	ldr	r1, [r7, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	440b      	add	r3, r1
 80025ce:	335c      	adds	r3, #92	; 0x5c
 80025d0:	781b      	ldrb	r3, [r3, #0]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80025ea:	78fa      	ldrb	r2, [r7, #3]
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	440b      	add	r3, r1
 80025f8:	334c      	adds	r3, #76	; 0x4c
 80025fa:	681b      	ldr	r3, [r3, #0]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f008 f9af 	bl	800a978 <USB_GetCurrentFrame>
 800261a:	4603      	mov	r3, r0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f008 f98a 	bl	800a94a <USB_GetHostSpeed>
 8002636:	4603      	mov	r3, r0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002656:	78fb      	ldrb	r3, [r7, #3]
 8002658:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	015a      	lsls	r2, r3, #5
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4413      	add	r3, r2
 8002662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b04      	cmp	r3, #4
 800266e:	d119      	bne.n	80026a4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	015a      	lsls	r2, r3, #5
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	4413      	add	r3, r2
 8002678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800267c:	461a      	mov	r2, r3
 800267e:	2304      	movs	r3, #4
 8002680:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	015a      	lsls	r2, r3, #5
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4413      	add	r3, r2
 800268a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	0151      	lsls	r1, r2, #5
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	440a      	add	r2, r1
 8002698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	60d3      	str	r3, [r2, #12]
 80026a2:	e095      	b.n	80027d0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	015a      	lsls	r2, r3, #5
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4413      	add	r3, r2
 80026ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0320 	and.w	r3, r3, #32
 80026b6:	2b20      	cmp	r3, #32
 80026b8:	d109      	bne.n	80026ce <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	015a      	lsls	r2, r3, #5
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	4413      	add	r3, r2
 80026c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026c6:	461a      	mov	r2, r3
 80026c8:	2320      	movs	r3, #32
 80026ca:	6093      	str	r3, [r2, #8]
 80026cc:	e080      	b.n	80027d0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	015a      	lsls	r2, r3, #5
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	4413      	add	r3, r2
 80026d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b08      	cmp	r3, #8
 80026e2:	d134      	bne.n	800274e <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	015a      	lsls	r2, r3, #5
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	4413      	add	r3, r2
 80026ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	0151      	lsls	r1, r2, #5
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	440a      	add	r2, r1
 80026fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026fe:	f043 0302 	orr.w	r3, r3, #2
 8002702:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	440b      	add	r3, r1
 8002712:	335d      	adds	r3, #93	; 0x5d
 8002714:	2205      	movs	r2, #5
 8002716:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	4413      	add	r3, r2
 8002720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002724:	461a      	mov	r2, r3
 8002726:	2310      	movs	r3, #16
 8002728:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	015a      	lsls	r2, r3, #5
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4413      	add	r3, r2
 8002732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002736:	461a      	mov	r2, r3
 8002738:	2308      	movs	r3, #8
 800273a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	4611      	mov	r1, r2
 8002746:	4618      	mov	r0, r3
 8002748:	f008 fb87 	bl	800ae5a <USB_HC_Halt>
 800274c:	e040      	b.n	80027d0 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	015a      	lsls	r2, r3, #5
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	4413      	add	r3, r2
 8002756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002760:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002764:	d134      	bne.n	80027d0 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	015a      	lsls	r2, r3, #5
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	4413      	add	r3, r2
 800276e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	0151      	lsls	r1, r2, #5
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	440a      	add	r2, r1
 800277c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002780:	f043 0302 	orr.w	r3, r3, #2
 8002784:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	4611      	mov	r1, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f008 fb62 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	015a      	lsls	r2, r3, #5
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	4413      	add	r3, r2
 800279e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a2:	461a      	mov	r2, r3
 80027a4:	2310      	movs	r3, #16
 80027a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	4613      	mov	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	440b      	add	r3, r1
 80027b6:	335d      	adds	r3, #93	; 0x5d
 80027b8:	2208      	movs	r2, #8
 80027ba:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	015a      	lsls	r2, r3, #5
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027c8:	461a      	mov	r2, r3
 80027ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ce:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	015a      	lsls	r2, r3, #5
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	4413      	add	r3, r2
 80027d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027e6:	d122      	bne.n	800282e <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	015a      	lsls	r2, r3, #5
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	4413      	add	r3, r2
 80027f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	0151      	lsls	r1, r2, #5
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	440a      	add	r2, r1
 80027fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002802:	f043 0302 	orr.w	r3, r3, #2
 8002806:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68fa      	ldr	r2, [r7, #12]
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	4611      	mov	r1, r2
 8002812:	4618      	mov	r0, r3
 8002814:	f008 fb21 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	015a      	lsls	r2, r3, #5
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4413      	add	r3, r2
 8002820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002824:	461a      	mov	r2, r3
 8002826:	f44f 7300 	mov.w	r3, #512	; 0x200
 800282a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800282c:	e29b      	b.n	8002d66 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	015a      	lsls	r2, r3, #5
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	4413      	add	r3, r2
 8002836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b01      	cmp	r3, #1
 8002842:	f040 80c1 	bne.w	80029c8 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d01b      	beq.n	8002886 <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	4613      	mov	r3, r2
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	440b      	add	r3, r1
 800285c:	3348      	adds	r3, #72	; 0x48
 800285e:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	0159      	lsls	r1, r3, #5
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	440b      	add	r3, r1
 8002868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8002872:	1ad1      	subs	r1, r2, r3
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4613      	mov	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	00db      	lsls	r3, r3, #3
 8002880:	4403      	add	r3, r0
 8002882:	334c      	adds	r3, #76	; 0x4c
 8002884:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	4613      	mov	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	4413      	add	r3, r2
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	440b      	add	r3, r1
 8002894:	335d      	adds	r3, #93	; 0x5d
 8002896:	2201      	movs	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	4613      	mov	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	440b      	add	r3, r1
 80028a8:	3358      	adds	r3, #88	; 0x58
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	015a      	lsls	r2, r3, #5
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4413      	add	r3, r2
 80028b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ba:	461a      	mov	r2, r3
 80028bc:	2301      	movs	r3, #1
 80028be:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	440b      	add	r3, r1
 80028ce:	333f      	adds	r3, #63	; 0x3f
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00a      	beq.n	80028ec <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	440b      	add	r3, r1
 80028e4:	333f      	adds	r3, #63	; 0x3f
 80028e6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d121      	bne.n	8002930 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	015a      	lsls	r2, r3, #5
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4413      	add	r3, r2
 80028f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	0151      	lsls	r1, r2, #5
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	440a      	add	r2, r1
 8002902:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002906:	f043 0302 	orr.w	r3, r3, #2
 800290a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	b2d2      	uxtb	r2, r2
 8002914:	4611      	mov	r1, r2
 8002916:	4618      	mov	r0, r3
 8002918:	f008 fa9f 	bl	800ae5a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	015a      	lsls	r2, r3, #5
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4413      	add	r3, r2
 8002924:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002928:	461a      	mov	r2, r3
 800292a:	2310      	movs	r3, #16
 800292c:	6093      	str	r3, [r2, #8]
 800292e:	e034      	b.n	800299a <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4613      	mov	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	4413      	add	r3, r2
 800293a:	00db      	lsls	r3, r3, #3
 800293c:	440b      	add	r3, r1
 800293e:	333f      	adds	r3, #63	; 0x3f
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	2b03      	cmp	r3, #3
 8002944:	d129      	bne.n	800299a <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	015a      	lsls	r2, r3, #5
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	4413      	add	r3, r2
 800294e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	0151      	lsls	r1, r2, #5
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	440a      	add	r2, r1
 800295c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002960:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002964:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002966:	6879      	ldr	r1, [r7, #4]
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	4613      	mov	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	4413      	add	r3, r2
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	440b      	add	r3, r1
 8002974:	335c      	adds	r3, #92	; 0x5c
 8002976:	2201      	movs	r2, #1
 8002978:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	b2d8      	uxtb	r0, r3
 800297e:	6879      	ldr	r1, [r7, #4]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	440b      	add	r3, r1
 800298c:	335c      	adds	r3, #92	; 0x5c
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	461a      	mov	r2, r3
 8002992:	4601      	mov	r1, r0
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f013 fbbd 	bl	8016114 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	4613      	mov	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	440b      	add	r3, r1
 80029a8:	3350      	adds	r3, #80	; 0x50
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	f083 0301 	eor.w	r3, r3, #1
 80029b0:	b2d8      	uxtb	r0, r3
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	00db      	lsls	r3, r3, #3
 80029be:	440b      	add	r3, r1
 80029c0:	3350      	adds	r3, #80	; 0x50
 80029c2:	4602      	mov	r2, r0
 80029c4:	701a      	strb	r2, [r3, #0]
}
 80029c6:	e1ce      	b.n	8002d66 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	015a      	lsls	r2, r3, #5
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b02      	cmp	r3, #2
 80029dc:	f040 80f1 	bne.w	8002bc2 <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	015a      	lsls	r2, r3, #5
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4413      	add	r3, r2
 80029e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	0151      	lsls	r1, r2, #5
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	440a      	add	r2, r1
 80029f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80029fa:	f023 0302 	bic.w	r3, r3, #2
 80029fe:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002a00:	6879      	ldr	r1, [r7, #4]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4613      	mov	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	440b      	add	r3, r1
 8002a0e:	335d      	adds	r3, #93	; 0x5d
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d10a      	bne.n	8002a2c <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	440b      	add	r3, r1
 8002a24:	335c      	adds	r3, #92	; 0x5c
 8002a26:	2201      	movs	r2, #1
 8002a28:	701a      	strb	r2, [r3, #0]
 8002a2a:	e0b0      	b.n	8002b8e <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	440b      	add	r3, r1
 8002a3a:	335d      	adds	r3, #93	; 0x5d
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b05      	cmp	r3, #5
 8002a40:	d10a      	bne.n	8002a58 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	4613      	mov	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	4413      	add	r3, r2
 8002a4c:	00db      	lsls	r3, r3, #3
 8002a4e:	440b      	add	r3, r1
 8002a50:	335c      	adds	r3, #92	; 0x5c
 8002a52:	2205      	movs	r2, #5
 8002a54:	701a      	strb	r2, [r3, #0]
 8002a56:	e09a      	b.n	8002b8e <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a58:	6879      	ldr	r1, [r7, #4]
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4413      	add	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	440b      	add	r3, r1
 8002a66:	335d      	adds	r3, #93	; 0x5d
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b06      	cmp	r3, #6
 8002a6c:	d00a      	beq.n	8002a84 <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	4613      	mov	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	4413      	add	r3, r2
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	440b      	add	r3, r1
 8002a7c:	335d      	adds	r3, #93	; 0x5d
 8002a7e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d156      	bne.n	8002b32 <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	440b      	add	r3, r1
 8002a92:	3358      	adds	r3, #88	; 0x58
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	1c59      	adds	r1, r3, #1
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4413      	add	r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	4403      	add	r3, r0
 8002aa6:	3358      	adds	r3, #88	; 0x58
 8002aa8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3358      	adds	r3, #88	; 0x58
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d914      	bls.n	8002aea <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	440b      	add	r3, r1
 8002ace:	3358      	adds	r3, #88	; 0x58
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	440b      	add	r3, r1
 8002ae2:	335c      	adds	r3, #92	; 0x5c
 8002ae4:	2204      	movs	r2, #4
 8002ae6:	701a      	strb	r2, [r3, #0]
 8002ae8:	e009      	b.n	8002afe <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4613      	mov	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	440b      	add	r3, r1
 8002af8:	335c      	adds	r3, #92	; 0x5c
 8002afa:	2202      	movs	r2, #2
 8002afc:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	015a      	lsls	r2, r3, #5
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	4413      	add	r3, r2
 8002b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b14:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b1c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	015a      	lsls	r2, r3, #5
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	4413      	add	r3, r2
 8002b26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	e02d      	b.n	8002b8e <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002b32:	6879      	ldr	r1, [r7, #4]
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	440b      	add	r3, r1
 8002b40:	335d      	adds	r3, #93	; 0x5d
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d122      	bne.n	8002b8e <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	00db      	lsls	r3, r3, #3
 8002b54:	440b      	add	r3, r1
 8002b56:	335c      	adds	r3, #92	; 0x5c
 8002b58:	2202      	movs	r2, #2
 8002b5a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	015a      	lsls	r2, r3, #5
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4413      	add	r3, r2
 8002b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b72:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b7a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	015a      	lsls	r2, r3, #5
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b88:	461a      	mov	r2, r3
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	b2d8      	uxtb	r0, r3
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	440b      	add	r3, r1
 8002bb2:	335c      	adds	r3, #92	; 0x5c
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4601      	mov	r1, r0
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f013 faaa 	bl	8016114 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002bc0:	e0d1      	b.n	8002d66 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	015a      	lsls	r2, r3, #5
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	4413      	add	r3, r2
 8002bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd4:	2b80      	cmp	r3, #128	; 0x80
 8002bd6:	d13e      	bne.n	8002c56 <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	015a      	lsls	r2, r3, #5
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	4413      	add	r3, r2
 8002be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	0151      	lsls	r1, r2, #5
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	440a      	add	r2, r1
 8002bee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bf2:	f043 0302 	orr.w	r3, r3, #2
 8002bf6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	440b      	add	r3, r1
 8002c06:	3358      	adds	r3, #88	; 0x58
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	1c59      	adds	r1, r3, #1
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	4403      	add	r3, r0
 8002c1a:	3358      	adds	r3, #88	; 0x58
 8002c1c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	440b      	add	r3, r1
 8002c2c:	335d      	adds	r3, #93	; 0x5d
 8002c2e:	2206      	movs	r2, #6
 8002c30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f008 f90c 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	015a      	lsls	r2, r3, #5
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	4413      	add	r3, r2
 8002c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4e:	461a      	mov	r2, r3
 8002c50:	2380      	movs	r3, #128	; 0x80
 8002c52:	6093      	str	r3, [r2, #8]
}
 8002c54:	e087      	b.n	8002d66 <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	015a      	lsls	r2, r3, #5
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 0310 	and.w	r3, r3, #16
 8002c68:	2b10      	cmp	r3, #16
 8002c6a:	d17c      	bne.n	8002d66 <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	4613      	mov	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	440b      	add	r3, r1
 8002c7a:	333f      	adds	r3, #63	; 0x3f
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	d122      	bne.n	8002cc8 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	00db      	lsls	r3, r3, #3
 8002c8e:	440b      	add	r3, r1
 8002c90:	3358      	adds	r3, #88	; 0x58
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	015a      	lsls	r2, r3, #5
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	0151      	lsls	r1, r2, #5
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	440a      	add	r2, r1
 8002cac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cb0:	f043 0302 	orr.w	r3, r3, #2
 8002cb4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	b2d2      	uxtb	r2, r2
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f008 f8ca 	bl	800ae5a <USB_HC_Halt>
 8002cc6:	e045      	b.n	8002d54 <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	440b      	add	r3, r1
 8002cd6:	333f      	adds	r3, #63	; 0x3f
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4413      	add	r3, r2
 8002ce8:	00db      	lsls	r3, r3, #3
 8002cea:	440b      	add	r3, r1
 8002cec:	333f      	adds	r3, #63	; 0x3f
 8002cee:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d12f      	bne.n	8002d54 <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	440b      	add	r3, r1
 8002d02:	3358      	adds	r3, #88	; 0x58
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d121      	bne.n	8002d54 <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	440b      	add	r3, r1
 8002d1e:	335d      	adds	r3, #93	; 0x5d
 8002d20:	2203      	movs	r2, #3
 8002d22:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	015a      	lsls	r2, r3, #5
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	0151      	lsls	r1, r2, #5
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	440a      	add	r2, r1
 8002d3a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d3e:	f043 0302 	orr.w	r3, r3, #2
 8002d42:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	4611      	mov	r1, r2
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f008 f883 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	015a      	lsls	r2, r3, #5
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	4413      	add	r3, r2
 8002d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d60:	461a      	mov	r2, r3
 8002d62:	2310      	movs	r3, #16
 8002d64:	6093      	str	r3, [r2, #8]
}
 8002d66:	bf00      	nop
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}

08002d6e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b086      	sub	sp, #24
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	460b      	mov	r3, r1
 8002d78:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002d84:	78fb      	ldrb	r3, [r7, #3]
 8002d86:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	015a      	lsls	r2, r3, #5
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	4413      	add	r3, r2
 8002d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d119      	bne.n	8002dd2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	015a      	lsls	r2, r3, #5
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	4413      	add	r3, r2
 8002da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002daa:	461a      	mov	r2, r3
 8002dac:	2304      	movs	r3, #4
 8002dae:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	015a      	lsls	r2, r3, #5
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	4413      	add	r3, r2
 8002db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	0151      	lsls	r1, r2, #5
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	440a      	add	r2, r1
 8002dc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dca:	f043 0302 	orr.w	r3, r3, #2
 8002dce:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002dd0:	e33e      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	015a      	lsls	r2, r3, #5
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	4413      	add	r3, r2
 8002dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 0320 	and.w	r3, r3, #32
 8002de4:	2b20      	cmp	r3, #32
 8002de6:	d141      	bne.n	8002e6c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	015a      	lsls	r2, r3, #5
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4413      	add	r3, r2
 8002df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df4:	461a      	mov	r2, r3
 8002df6:	2320      	movs	r3, #32
 8002df8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	00db      	lsls	r3, r3, #3
 8002e06:	440b      	add	r3, r1
 8002e08:	333d      	adds	r3, #61	; 0x3d
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	f040 831f 	bne.w	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	4613      	mov	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	440b      	add	r3, r1
 8002e20:	333d      	adds	r3, #61	; 0x3d
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	440b      	add	r3, r1
 8002e34:	335c      	adds	r3, #92	; 0x5c
 8002e36:	2202      	movs	r2, #2
 8002e38:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	015a      	lsls	r2, r3, #5
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	4413      	add	r3, r2
 8002e42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	0151      	lsls	r1, r2, #5
 8002e4c:	693a      	ldr	r2, [r7, #16]
 8002e4e:	440a      	add	r2, r1
 8002e50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e54:	f043 0302 	orr.w	r3, r3, #2
 8002e58:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	4611      	mov	r1, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f007 fff8 	bl	800ae5a <USB_HC_Halt>
}
 8002e6a:	e2f1      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	015a      	lsls	r2, r3, #5
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	4413      	add	r3, r2
 8002e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e7e:	2b40      	cmp	r3, #64	; 0x40
 8002e80:	d13f      	bne.n	8002f02 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	440b      	add	r3, r1
 8002e90:	335d      	adds	r3, #93	; 0x5d
 8002e92:	2204      	movs	r2, #4
 8002e94:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	333d      	adds	r3, #61	; 0x3d
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	68fa      	ldr	r2, [r7, #12]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4413      	add	r3, r2
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	440b      	add	r3, r1
 8002eb8:	3358      	adds	r3, #88	; 0x58
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	015a      	lsls	r2, r3, #5
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	0151      	lsls	r1, r2, #5
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	440a      	add	r2, r1
 8002ed4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ed8:	f043 0302 	orr.w	r3, r3, #2
 8002edc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f007 ffb6 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	015a      	lsls	r2, r3, #5
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002efa:	461a      	mov	r2, r3
 8002efc:	2340      	movs	r3, #64	; 0x40
 8002efe:	6093      	str	r3, [r2, #8]
}
 8002f00:	e2a6      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	015a      	lsls	r2, r3, #5
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4413      	add	r3, r2
 8002f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f18:	d122      	bne.n	8002f60 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	015a      	lsls	r2, r3, #5
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	4413      	add	r3, r2
 8002f22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	0151      	lsls	r1, r2, #5
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	440a      	add	r2, r1
 8002f30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f34:	f043 0302 	orr.w	r3, r3, #2
 8002f38:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	4611      	mov	r1, r2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f007 ff88 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	015a      	lsls	r2, r3, #5
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	4413      	add	r3, r2
 8002f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f56:	461a      	mov	r2, r3
 8002f58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f5c:	6093      	str	r3, [r2, #8]
}
 8002f5e:	e277      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	015a      	lsls	r2, r3, #5
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	4413      	add	r3, r2
 8002f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d135      	bne.n	8002fe2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	440b      	add	r3, r1
 8002f84:	3358      	adds	r3, #88	; 0x58
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	015a      	lsls	r2, r3, #5
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	4413      	add	r3, r2
 8002f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	0151      	lsls	r1, r2, #5
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	440a      	add	r2, r1
 8002fa0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002fa4:	f043 0302 	orr.w	r3, r3, #2
 8002fa8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f007 ff50 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	015a      	lsls	r2, r3, #5
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	2301      	movs	r3, #1
 8002fca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	440b      	add	r3, r1
 8002fda:	335d      	adds	r3, #93	; 0x5d
 8002fdc:	2201      	movs	r2, #1
 8002fde:	701a      	strb	r2, [r3, #0]
}
 8002fe0:	e236      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	015a      	lsls	r2, r3, #5
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4413      	add	r3, r2
 8002fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	2b08      	cmp	r3, #8
 8002ff6:	d12b      	bne.n	8003050 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	015a      	lsls	r2, r3, #5
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4413      	add	r3, r2
 8003000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003004:	461a      	mov	r2, r3
 8003006:	2308      	movs	r3, #8
 8003008:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	015a      	lsls	r2, r3, #5
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4413      	add	r3, r2
 8003012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	0151      	lsls	r1, r2, #5
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	440a      	add	r2, r1
 8003020:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003024:	f043 0302 	orr.w	r3, r3, #2
 8003028:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	4611      	mov	r1, r2
 8003034:	4618      	mov	r0, r3
 8003036:	f007 ff10 	bl	800ae5a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	440b      	add	r3, r1
 8003048:	335d      	adds	r3, #93	; 0x5d
 800304a:	2205      	movs	r2, #5
 800304c:	701a      	strb	r2, [r3, #0]
}
 800304e:	e1ff      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	015a      	lsls	r2, r3, #5
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	4413      	add	r3, r2
 8003058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 0310 	and.w	r3, r3, #16
 8003062:	2b10      	cmp	r3, #16
 8003064:	d155      	bne.n	8003112 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	4613      	mov	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	440b      	add	r3, r1
 8003074:	3358      	adds	r3, #88	; 0x58
 8003076:	2200      	movs	r2, #0
 8003078:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	4613      	mov	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	440b      	add	r3, r1
 8003088:	335d      	adds	r3, #93	; 0x5d
 800308a:	2203      	movs	r2, #3
 800308c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4613      	mov	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	440b      	add	r3, r1
 800309c:	333d      	adds	r3, #61	; 0x3d
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d114      	bne.n	80030ce <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 80030a4:	6879      	ldr	r1, [r7, #4]
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	4613      	mov	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4413      	add	r3, r2
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	440b      	add	r3, r1
 80030b2:	333c      	adds	r3, #60	; 0x3c
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d109      	bne.n	80030ce <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	00db      	lsls	r3, r3, #3
 80030c6:	440b      	add	r3, r1
 80030c8:	333d      	adds	r3, #61	; 0x3d
 80030ca:	2201      	movs	r2, #1
 80030cc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	015a      	lsls	r2, r3, #5
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4413      	add	r3, r2
 80030d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	0151      	lsls	r1, r2, #5
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	440a      	add	r2, r1
 80030e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80030e8:	f043 0302 	orr.w	r3, r3, #2
 80030ec:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f007 feae 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	015a      	lsls	r2, r3, #5
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	4413      	add	r3, r2
 8003106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800310a:	461a      	mov	r2, r3
 800310c:	2310      	movs	r3, #16
 800310e:	6093      	str	r3, [r2, #8]
}
 8003110:	e19e      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	015a      	lsls	r2, r3, #5
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	4413      	add	r3, r2
 800311a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d12b      	bne.n	8003180 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	015a      	lsls	r2, r3, #5
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	4413      	add	r3, r2
 8003130:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	0151      	lsls	r1, r2, #5
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	440a      	add	r2, r1
 800313e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003142:	f043 0302 	orr.w	r3, r3, #2
 8003146:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	4611      	mov	r1, r2
 8003152:	4618      	mov	r0, r3
 8003154:	f007 fe81 	bl	800ae5a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003158:	6879      	ldr	r1, [r7, #4]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	4613      	mov	r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	4413      	add	r3, r2
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	440b      	add	r3, r1
 8003166:	335d      	adds	r3, #93	; 0x5d
 8003168:	2206      	movs	r2, #6
 800316a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	015a      	lsls	r2, r3, #5
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4413      	add	r3, r2
 8003174:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003178:	461a      	mov	r2, r3
 800317a:	2380      	movs	r3, #128	; 0x80
 800317c:	6093      	str	r3, [r2, #8]
}
 800317e:	e167      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	015a      	lsls	r2, r3, #5
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	4413      	add	r3, r2
 8003188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003196:	d135      	bne.n	8003204 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	015a      	lsls	r2, r3, #5
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	4413      	add	r3, r2
 80031a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	0151      	lsls	r1, r2, #5
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	440a      	add	r2, r1
 80031ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031b2:	f043 0302 	orr.w	r3, r3, #2
 80031b6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	4611      	mov	r1, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	f007 fe49 	bl	800ae5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031d4:	461a      	mov	r2, r3
 80031d6:	2310      	movs	r3, #16
 80031d8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	015a      	lsls	r2, r3, #5
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4413      	add	r3, r2
 80031e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031e6:	461a      	mov	r2, r3
 80031e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	4613      	mov	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	440b      	add	r3, r1
 80031fc:	335d      	adds	r3, #93	; 0x5d
 80031fe:	2208      	movs	r2, #8
 8003200:	701a      	strb	r2, [r3, #0]
}
 8003202:	e125      	b.n	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	015a      	lsls	r2, r3, #5
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4413      	add	r3, r2
 800320c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b02      	cmp	r3, #2
 8003218:	f040 811a 	bne.w	8003450 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	015a      	lsls	r2, r3, #5
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	4413      	add	r3, r2
 8003224:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	0151      	lsls	r1, r2, #5
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	440a      	add	r2, r1
 8003232:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003236:	f023 0302 	bic.w	r3, r3, #2
 800323a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	440b      	add	r3, r1
 800324a:	335d      	adds	r3, #93	; 0x5d
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d137      	bne.n	80032c2 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	00db      	lsls	r3, r3, #3
 800325e:	440b      	add	r3, r1
 8003260:	335c      	adds	r3, #92	; 0x5c
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	440b      	add	r3, r1
 8003274:	333f      	adds	r3, #63	; 0x3f
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b02      	cmp	r3, #2
 800327a:	d00b      	beq.n	8003294 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	4613      	mov	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4413      	add	r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	440b      	add	r3, r1
 800328a:	333f      	adds	r3, #63	; 0x3f
 800328c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800328e:	2b03      	cmp	r3, #3
 8003290:	f040 80c5 	bne.w	800341e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	4613      	mov	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	4413      	add	r3, r2
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	440b      	add	r3, r1
 80032a2:	3351      	adds	r3, #81	; 0x51
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	f083 0301 	eor.w	r3, r3, #1
 80032aa:	b2d8      	uxtb	r0, r3
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	4613      	mov	r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	4413      	add	r3, r2
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	440b      	add	r3, r1
 80032ba:	3351      	adds	r3, #81	; 0x51
 80032bc:	4602      	mov	r2, r0
 80032be:	701a      	strb	r2, [r3, #0]
 80032c0:	e0ad      	b.n	800341e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	68fa      	ldr	r2, [r7, #12]
 80032c6:	4613      	mov	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	440b      	add	r3, r1
 80032d0:	335d      	adds	r3, #93	; 0x5d
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d10a      	bne.n	80032ee <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	4613      	mov	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	440b      	add	r3, r1
 80032e6:	335c      	adds	r3, #92	; 0x5c
 80032e8:	2202      	movs	r2, #2
 80032ea:	701a      	strb	r2, [r3, #0]
 80032ec:	e097      	b.n	800341e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	4613      	mov	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	4413      	add	r3, r2
 80032f8:	00db      	lsls	r3, r3, #3
 80032fa:	440b      	add	r3, r1
 80032fc:	335d      	adds	r3, #93	; 0x5d
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b04      	cmp	r3, #4
 8003302:	d10a      	bne.n	800331a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	4613      	mov	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	440b      	add	r3, r1
 8003312:	335c      	adds	r3, #92	; 0x5c
 8003314:	2202      	movs	r2, #2
 8003316:	701a      	strb	r2, [r3, #0]
 8003318:	e081      	b.n	800341e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	440b      	add	r3, r1
 8003328:	335d      	adds	r3, #93	; 0x5d
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2b05      	cmp	r3, #5
 800332e:	d10a      	bne.n	8003346 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4613      	mov	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4413      	add	r3, r2
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	440b      	add	r3, r1
 800333e:	335c      	adds	r3, #92	; 0x5c
 8003340:	2205      	movs	r2, #5
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e06b      	b.n	800341e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	4613      	mov	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	440b      	add	r3, r1
 8003354:	335d      	adds	r3, #93	; 0x5d
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	2b06      	cmp	r3, #6
 800335a:	d00a      	beq.n	8003372 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	4613      	mov	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	440b      	add	r3, r1
 800336a:	335d      	adds	r3, #93	; 0x5d
 800336c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800336e:	2b08      	cmp	r3, #8
 8003370:	d155      	bne.n	800341e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	4613      	mov	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4413      	add	r3, r2
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	440b      	add	r3, r1
 8003380:	3358      	adds	r3, #88	; 0x58
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	1c59      	adds	r1, r3, #1
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	4613      	mov	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4413      	add	r3, r2
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	4403      	add	r3, r0
 8003394:	3358      	adds	r3, #88	; 0x58
 8003396:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	440b      	add	r3, r1
 80033a6:	3358      	adds	r3, #88	; 0x58
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2b03      	cmp	r3, #3
 80033ac:	d914      	bls.n	80033d8 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	4613      	mov	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4413      	add	r3, r2
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	440b      	add	r3, r1
 80033bc:	3358      	adds	r3, #88	; 0x58
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	440b      	add	r3, r1
 80033d0:	335c      	adds	r3, #92	; 0x5c
 80033d2:	2204      	movs	r2, #4
 80033d4:	701a      	strb	r2, [r3, #0]
 80033d6:	e009      	b.n	80033ec <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	00db      	lsls	r3, r3, #3
 80033e4:	440b      	add	r3, r1
 80033e6:	335c      	adds	r3, #92	; 0x5c
 80033e8:	2202      	movs	r2, #2
 80033ea:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	015a      	lsls	r2, r3, #5
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4413      	add	r3, r2
 80033f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003402:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800340a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	015a      	lsls	r2, r3, #5
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	4413      	add	r3, r2
 8003414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003418:	461a      	mov	r2, r3
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4413      	add	r3, r2
 8003426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800342a:	461a      	mov	r2, r3
 800342c:	2302      	movs	r3, #2
 800342e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	b2d8      	uxtb	r0, r3
 8003434:	6879      	ldr	r1, [r7, #4]
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	440b      	add	r3, r1
 8003442:	335c      	adds	r3, #92	; 0x5c
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	4601      	mov	r1, r0
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f012 fe62 	bl	8016114 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003450:	bf00      	nop
 8003452:	3718      	adds	r7, #24
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b08a      	sub	sp, #40	; 0x28
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003468:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	f003 030f 	and.w	r3, r3, #15
 8003478:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	0c5b      	lsrs	r3, r3, #17
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	091b      	lsrs	r3, r3, #4
 8003488:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800348c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b02      	cmp	r3, #2
 8003492:	d003      	beq.n	800349c <HCD_RXQLVL_IRQHandler+0x44>
 8003494:	2b05      	cmp	r3, #5
 8003496:	f000 8082 	beq.w	800359e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800349a:	e083      	b.n	80035a4 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d07f      	beq.n	80035a2 <HCD_RXQLVL_IRQHandler+0x14a>
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	440b      	add	r3, r1
 80034b0:	3344      	adds	r3, #68	; 0x44
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d074      	beq.n	80035a2 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6818      	ldr	r0, [r3, #0]
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4613      	mov	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4413      	add	r3, r2
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	440b      	add	r3, r1
 80034ca:	3344      	adds	r3, #68	; 0x44
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	b292      	uxth	r2, r2
 80034d2:	4619      	mov	r1, r3
 80034d4:	f007 f86d 	bl	800a5b2 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4613      	mov	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	4413      	add	r3, r2
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	440b      	add	r3, r1
 80034e6:	3344      	adds	r3, #68	; 0x44
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	18d1      	adds	r1, r2, r3
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	4403      	add	r3, r0
 80034fc:	3344      	adds	r3, #68	; 0x44
 80034fe:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	440b      	add	r3, r1
 800350e:	334c      	adds	r3, #76	; 0x4c
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	18d1      	adds	r1, r2, r3
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4613      	mov	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4413      	add	r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	4403      	add	r3, r0
 8003524:	334c      	adds	r3, #76	; 0x4c
 8003526:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	015a      	lsls	r2, r3, #5
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	4413      	add	r3, r2
 8003530:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003534:	691a      	ldr	r2, [r3, #16]
 8003536:	4b1d      	ldr	r3, [pc, #116]	; (80035ac <HCD_RXQLVL_IRQHandler+0x154>)
 8003538:	4013      	ands	r3, r2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d031      	beq.n	80035a2 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	015a      	lsls	r2, r3, #5
 8003542:	6a3b      	ldr	r3, [r7, #32]
 8003544:	4413      	add	r3, r2
 8003546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003554:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800355c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	4413      	add	r3, r2
 8003566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800356a:	461a      	mov	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	440b      	add	r3, r1
 800357e:	3350      	adds	r3, #80	; 0x50
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	f083 0301 	eor.w	r3, r3, #1
 8003586:	b2d8      	uxtb	r0, r3
 8003588:	6879      	ldr	r1, [r7, #4]
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4613      	mov	r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	4413      	add	r3, r2
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	440b      	add	r3, r1
 8003596:	3350      	adds	r3, #80	; 0x50
 8003598:	4602      	mov	r2, r0
 800359a:	701a      	strb	r2, [r3, #0]
      break;
 800359c:	e001      	b.n	80035a2 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800359e:	bf00      	nop
 80035a0:	e000      	b.n	80035a4 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80035a2:	bf00      	nop
  }
}
 80035a4:	bf00      	nop
 80035a6:	3728      	adds	r7, #40	; 0x28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	1ff80000 	.word	0x1ff80000

080035b0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80035dc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d113      	bne.n	8003610 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d10a      	bne.n	8003608 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699a      	ldr	r2, [r3, #24]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003600:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f012 fd6a 	bl	80160dc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f043 0302 	orr.w	r3, r3, #2
 800360e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b08      	cmp	r3, #8
 8003618:	d147      	bne.n	80036aa <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f043 0308 	orr.w	r3, r3, #8
 8003620:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b04      	cmp	r3, #4
 800362a:	d129      	bne.n	8003680 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	2b02      	cmp	r3, #2
 8003632:	d113      	bne.n	800365c <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800363a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800363e:	d106      	bne.n	800364e <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2102      	movs	r1, #2
 8003646:	4618      	mov	r0, r3
 8003648:	f007 f8e2 	bl	800a810 <USB_InitFSLSPClkSel>
 800364c:	e011      	b.n	8003672 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2101      	movs	r1, #1
 8003654:	4618      	mov	r0, r3
 8003656:	f007 f8db 	bl	800a810 <USB_InitFSLSPClkSel>
 800365a:	e00a      	b.n	8003672 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	2b03      	cmp	r3, #3
 8003662:	d106      	bne.n	8003672 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800366a:	461a      	mov	r2, r3
 800366c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003670:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f012 fd60 	bl	8016138 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f012 fd2f 	bl	80160dc <HAL_HCD_Connect_Callback>
 800367e:	e014      	b.n	80036aa <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f012 fd67 	bl	8016154 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8003694:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003698:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699a      	ldr	r2, [r3, #24]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80036a8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f003 0320 	and.w	r3, r3, #32
 80036b0:	2b20      	cmp	r3, #32
 80036b2:	d103      	bne.n	80036bc <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f043 0320 	orr.w	r3, r3, #32
 80036ba:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80036c2:	461a      	mov	r2, r3
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	6013      	str	r3, [r2, #0]
}
 80036c8:	bf00      	nop
 80036ca:	3718      	adds	r7, #24
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e07f      	b.n	80037e2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d106      	bne.n	80036fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f011 fcfa 	bl	80150f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2224      	movs	r2, #36	; 0x24
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0201 	bic.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003720:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003730:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d107      	bne.n	800374a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	e006      	b.n	8003758 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003756:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b02      	cmp	r3, #2
 800375e:	d104      	bne.n	800376a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003768:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6859      	ldr	r1, [r3, #4]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	4b1d      	ldr	r3, [pc, #116]	; (80037ec <HAL_I2C_Init+0x11c>)
 8003776:	430b      	orrs	r3, r1
 8003778:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68da      	ldr	r2, [r3, #12]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003788:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	691a      	ldr	r2, [r3, #16]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	ea42 0103 	orr.w	r1, r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	021a      	lsls	r2, r3, #8
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	69d9      	ldr	r1, [r3, #28]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a1a      	ldr	r2, [r3, #32]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	02008000 	.word	0x02008000

080037f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b20      	cmp	r3, #32
 8003804:	d138      	bne.n	8003878 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003810:	2302      	movs	r3, #2
 8003812:	e032      	b.n	800387a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	; 0x24
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0201 	bic.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003842:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6819      	ldr	r1, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0201 	orr.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003874:	2300      	movs	r3, #0
 8003876:	e000      	b.n	800387a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003878:	2302      	movs	r3, #2
  }
}
 800387a:	4618      	mov	r0, r3
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003886:	b480      	push	{r7}
 8003888:	b085      	sub	sp, #20
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b20      	cmp	r3, #32
 800389a:	d139      	bne.n	8003910 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e033      	b.n	8003912 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2224      	movs	r2, #36	; 0x24
 80038b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0201 	bic.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	021b      	lsls	r3, r3, #8
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0201 	orr.w	r2, r2, #1
 80038fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2220      	movs	r2, #32
 8003900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800390c:	2300      	movs	r3, #0
 800390e:	e000      	b.n	8003912 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003910:	2302      	movs	r3, #2
  }
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
	...

08003920 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e0bf      	b.n	8003ab2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f011 fc4a 	bl	80151e0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699a      	ldr	r2, [r3, #24]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8003962:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6999      	ldr	r1, [r3, #24]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003978:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	691b      	ldr	r3, [r3, #16]
 800397e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6899      	ldr	r1, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	4b4a      	ldr	r3, [pc, #296]	; (8003abc <HAL_LTDC_Init+0x19c>)
 8003994:	400b      	ands	r3, r1
 8003996:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	041b      	lsls	r3, r3, #16
 800399e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6899      	ldr	r1, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	699a      	ldr	r2, [r3, #24]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	431a      	orrs	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68d9      	ldr	r1, [r3, #12]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	4b3e      	ldr	r3, [pc, #248]	; (8003abc <HAL_LTDC_Init+0x19c>)
 80039c2:	400b      	ands	r3, r1
 80039c4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	041b      	lsls	r3, r3, #16
 80039cc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68d9      	ldr	r1, [r3, #12]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a1a      	ldr	r2, [r3, #32]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6919      	ldr	r1, [r3, #16]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	4b33      	ldr	r3, [pc, #204]	; (8003abc <HAL_LTDC_Init+0x19c>)
 80039f0:	400b      	ands	r3, r1
 80039f2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f8:	041b      	lsls	r3, r3, #16
 80039fa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6919      	ldr	r1, [r3, #16]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6959      	ldr	r1, [r3, #20]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	4b27      	ldr	r3, [pc, #156]	; (8003abc <HAL_LTDC_Init+0x19c>)
 8003a1e:	400b      	ands	r3, r1
 8003a20:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a26:	041b      	lsls	r3, r3, #16
 8003a28:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6959      	ldr	r1, [r3, #20]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a46:	021b      	lsls	r3, r3, #8
 8003a48:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003a50:	041b      	lsls	r3, r3, #16
 8003a52:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8003a62:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003a76:	431a      	orrs	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0206 	orr.w	r2, r2, #6
 8003a8e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699a      	ldr	r2, [r3, #24]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	f000f800 	.word	0xf000f800

08003ac0 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ace:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad6:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d023      	beq.n	8003b2a <HAL_LTDC_IRQHandler+0x6a>
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d01e      	beq.n	8003b2a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0204 	bic.w	r2, r2, #4
 8003afa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2204      	movs	r2, #4
 8003b02:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003b0a:	f043 0201 	orr.w	r2, r3, #1
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2204      	movs	r2, #4
 8003b18:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 f86f 	bl	8003c08 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d023      	beq.n	8003b7c <HAL_LTDC_IRQHandler+0xbc>
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d01e      	beq.n	8003b7c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0202 	bic.w	r2, r2, #2
 8003b4c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2202      	movs	r2, #2
 8003b54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003b5c:	f043 0202 	orr.w	r2, r3, #2
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2204      	movs	r2, #4
 8003b6a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f846 	bl	8003c08 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d01b      	beq.n	8003bbe <HAL_LTDC_IRQHandler+0xfe>
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d016      	beq.n	8003bbe <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0201 	bic.w	r2, r2, #1
 8003b9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f82f 	bl	8003c1c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f003 0308 	and.w	r3, r3, #8
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01b      	beq.n	8003c00 <HAL_LTDC_IRQHandler+0x140>
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d016      	beq.n	8003c00 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0208 	bic.w	r2, r2, #8
 8003be0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2208      	movs	r2, #8
 8003be8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f818 	bl	8003c30 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8003c00:	bf00      	nop
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003c44:	b5b0      	push	{r4, r5, r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d101      	bne.n	8003c5e <HAL_LTDC_ConfigLayer+0x1a>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	e02c      	b.n	8003cb8 <HAL_LTDC_ConfigLayer+0x74>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2202      	movs	r2, #2
 8003c6a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2134      	movs	r1, #52	; 0x34
 8003c74:	fb01 f303 	mul.w	r3, r1, r3
 8003c78:	4413      	add	r3, r2
 8003c7a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	4614      	mov	r4, r2
 8003c82:	461d      	mov	r5, r3
 8003c84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c90:	682b      	ldr	r3, [r5, #0]
 8003c92:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	68b9      	ldr	r1, [r7, #8]
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f811 	bl	8003cc0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bdb0      	pop	{r4, r5, r7, pc}

08003cc0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b089      	sub	sp, #36	; 0x24
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	0c1b      	lsrs	r3, r3, #16
 8003cd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cdc:	4413      	add	r3, r2
 8003cde:	041b      	lsls	r3, r3, #16
 8003ce0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	01db      	lsls	r3, r3, #7
 8003cec:	4413      	add	r3, r2
 8003cee:	3384      	adds	r3, #132	; 0x84
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	6812      	ldr	r2, [r2, #0]
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	01d2      	lsls	r2, r2, #7
 8003cfc:	440a      	add	r2, r1
 8003cfe:	3284      	adds	r2, #132	; 0x84
 8003d00:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003d04:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	0c1b      	lsrs	r3, r3, #16
 8003d12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d16:	4413      	add	r3, r2
 8003d18:	1c5a      	adds	r2, r3, #1
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	01db      	lsls	r3, r3, #7
 8003d24:	440b      	add	r3, r1
 8003d26:	3384      	adds	r3, #132	; 0x84
 8003d28:	4619      	mov	r1, r3
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	68da      	ldr	r2, [r3, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d3e:	4413      	add	r3, r2
 8003d40:	041b      	lsls	r3, r3, #16
 8003d42:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	01db      	lsls	r3, r3, #7
 8003d4e:	4413      	add	r3, r2
 8003d50:	3384      	adds	r3, #132	; 0x84
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	6812      	ldr	r2, [r2, #0]
 8003d58:	4611      	mov	r1, r2
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	01d2      	lsls	r2, r2, #7
 8003d5e:	440a      	add	r2, r1
 8003d60:	3284      	adds	r2, #132	; 0x84
 8003d62:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003d66:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	689a      	ldr	r2, [r3, #8]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d76:	4413      	add	r3, r2
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4619      	mov	r1, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	01db      	lsls	r3, r3, #7
 8003d84:	440b      	add	r3, r1
 8003d86:	3384      	adds	r3, #132	; 0x84
 8003d88:	4619      	mov	r1, r3
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	461a      	mov	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	01db      	lsls	r3, r3, #7
 8003d9a:	4413      	add	r3, r2
 8003d9c:	3384      	adds	r3, #132	; 0x84
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	6812      	ldr	r2, [r2, #0]
 8003da4:	4611      	mov	r1, r2
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	01d2      	lsls	r2, r2, #7
 8003daa:	440a      	add	r2, r1
 8003dac:	3284      	adds	r2, #132	; 0x84
 8003dae:	f023 0307 	bic.w	r3, r3, #7
 8003db2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	461a      	mov	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	01db      	lsls	r3, r3, #7
 8003dbe:	4413      	add	r3, r2
 8003dc0:	3384      	adds	r3, #132	; 0x84
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003dd0:	021b      	lsls	r3, r3, #8
 8003dd2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003dda:	041b      	lsls	r3, r3, #16
 8003ddc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	061b      	lsls	r3, r3, #24
 8003de4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	01db      	lsls	r3, r3, #7
 8003df0:	4413      	add	r3, r2
 8003df2:	3384      	adds	r3, #132	; 0x84
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	01db      	lsls	r3, r3, #7
 8003e00:	4413      	add	r3, r2
 8003e02:	3384      	adds	r3, #132	; 0x84
 8003e04:	461a      	mov	r2, r3
 8003e06:	2300      	movs	r3, #0
 8003e08:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e10:	461a      	mov	r2, r3
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	431a      	orrs	r2, r3
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4619      	mov	r1, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	01db      	lsls	r3, r3, #7
 8003e24:	440b      	add	r3, r1
 8003e26:	3384      	adds	r3, #132	; 0x84
 8003e28:	4619      	mov	r1, r3
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	461a      	mov	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	01db      	lsls	r3, r3, #7
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3384      	adds	r3, #132	; 0x84
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	6812      	ldr	r2, [r2, #0]
 8003e44:	4611      	mov	r1, r2
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	01d2      	lsls	r2, r2, #7
 8003e4a:	440a      	add	r2, r1
 8003e4c:	3284      	adds	r2, #132	; 0x84
 8003e4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e52:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	01db      	lsls	r3, r3, #7
 8003e5e:	4413      	add	r3, r2
 8003e60:	3384      	adds	r3, #132	; 0x84
 8003e62:	461a      	mov	r2, r3
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	01db      	lsls	r3, r3, #7
 8003e74:	4413      	add	r3, r2
 8003e76:	3384      	adds	r3, #132	; 0x84
 8003e78:	69da      	ldr	r2, [r3, #28]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4619      	mov	r1, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	01db      	lsls	r3, r3, #7
 8003e84:	440b      	add	r3, r1
 8003e86:	3384      	adds	r3, #132	; 0x84
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4b58      	ldr	r3, [pc, #352]	; (8003fec <LTDC_SetConfig+0x32c>)
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	69da      	ldr	r2, [r3, #28]
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	68f9      	ldr	r1, [r7, #12]
 8003e9a:	6809      	ldr	r1, [r1, #0]
 8003e9c:	4608      	mov	r0, r1
 8003e9e:	6879      	ldr	r1, [r7, #4]
 8003ea0:	01c9      	lsls	r1, r1, #7
 8003ea2:	4401      	add	r1, r0
 8003ea4:	3184      	adds	r1, #132	; 0x84
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	01db      	lsls	r3, r3, #7
 8003eb4:	4413      	add	r3, r2
 8003eb6:	3384      	adds	r3, #132	; 0x84
 8003eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	01db      	lsls	r3, r3, #7
 8003ec4:	4413      	add	r3, r2
 8003ec6:	3384      	adds	r3, #132	; 0x84
 8003ec8:	461a      	mov	r2, r3
 8003eca:	2300      	movs	r3, #0
 8003ecc:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	01db      	lsls	r3, r3, #7
 8003ed8:	4413      	add	r3, r2
 8003eda:	3384      	adds	r3, #132	; 0x84
 8003edc:	461a      	mov	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee2:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d102      	bne.n	8003ef2 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8003eec:	2304      	movs	r3, #4
 8003eee:	61fb      	str	r3, [r7, #28]
 8003ef0:	e01b      	b.n	8003f2a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d102      	bne.n	8003f00 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8003efa:	2303      	movs	r3, #3
 8003efc:	61fb      	str	r3, [r7, #28]
 8003efe:	e014      	b.n	8003f2a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d00b      	beq.n	8003f20 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d007      	beq.n	8003f20 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d003      	beq.n	8003f20 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003f1c:	2b07      	cmp	r3, #7
 8003f1e:	d102      	bne.n	8003f26 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8003f20:	2302      	movs	r3, #2
 8003f22:	61fb      	str	r3, [r7, #28]
 8003f24:	e001      	b.n	8003f2a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8003f26:	2301      	movs	r3, #1
 8003f28:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	01db      	lsls	r3, r3, #7
 8003f34:	4413      	add	r3, r2
 8003f36:	3384      	adds	r3, #132	; 0x84
 8003f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	4611      	mov	r1, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	01d2      	lsls	r2, r2, #7
 8003f44:	440a      	add	r2, r1
 8003f46:	3284      	adds	r2, #132	; 0x84
 8003f48:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003f4c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f52:	69fa      	ldr	r2, [r7, #28]
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	041a      	lsls	r2, r3, #16
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	6859      	ldr	r1, [r3, #4]
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	1acb      	subs	r3, r1, r3
 8003f64:	69f9      	ldr	r1, [r7, #28]
 8003f66:	fb01 f303 	mul.w	r3, r1, r3
 8003f6a:	3303      	adds	r3, #3
 8003f6c:	68f9      	ldr	r1, [r7, #12]
 8003f6e:	6809      	ldr	r1, [r1, #0]
 8003f70:	4608      	mov	r0, r1
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	01c9      	lsls	r1, r1, #7
 8003f76:	4401      	add	r1, r0
 8003f78:	3184      	adds	r1, #132	; 0x84
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	01db      	lsls	r3, r3, #7
 8003f88:	4413      	add	r3, r2
 8003f8a:	3384      	adds	r3, #132	; 0x84
 8003f8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4619      	mov	r1, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	01db      	lsls	r3, r3, #7
 8003f98:	440b      	add	r3, r1
 8003f9a:	3384      	adds	r3, #132	; 0x84
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4b14      	ldr	r3, [pc, #80]	; (8003ff0 <LTDC_SetConfig+0x330>)
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	01db      	lsls	r3, r3, #7
 8003fae:	4413      	add	r3, r2
 8003fb0:	3384      	adds	r3, #132	; 0x84
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	01db      	lsls	r3, r3, #7
 8003fc4:	4413      	add	r3, r2
 8003fc6:	3384      	adds	r3, #132	; 0x84
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	6812      	ldr	r2, [r2, #0]
 8003fce:	4611      	mov	r1, r2
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	01d2      	lsls	r2, r2, #7
 8003fd4:	440a      	add	r2, r1
 8003fd6:	3284      	adds	r2, #132	; 0x84
 8003fd8:	f043 0301 	orr.w	r3, r3, #1
 8003fdc:	6013      	str	r3, [r2, #0]
}
 8003fde:	bf00      	nop
 8003fe0:	3724      	adds	r7, #36	; 0x24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	fffff8f8 	.word	0xfffff8f8
 8003ff0:	fffff800 	.word	0xfffff800

08003ff4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ff8:	4b05      	ldr	r3, [pc, #20]	; (8004010 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a04      	ldr	r2, [pc, #16]	; (8004010 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004002:	6013      	str	r3, [r2, #0]
}
 8004004:	bf00      	nop
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40007000 	.word	0x40007000

08004014 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800401a:	2300      	movs	r3, #0
 800401c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800401e:	4b23      	ldr	r3, [pc, #140]	; (80040ac <HAL_PWREx_EnableOverDrive+0x98>)
 8004020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004022:	4a22      	ldr	r2, [pc, #136]	; (80040ac <HAL_PWREx_EnableOverDrive+0x98>)
 8004024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004028:	6413      	str	r3, [r2, #64]	; 0x40
 800402a:	4b20      	ldr	r3, [pc, #128]	; (80040ac <HAL_PWREx_EnableOverDrive+0x98>)
 800402c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004036:	4b1e      	ldr	r3, [pc, #120]	; (80040b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a1d      	ldr	r2, [pc, #116]	; (80040b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800403c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004040:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004042:	f7fc fa87 	bl	8000554 <HAL_GetTick>
 8004046:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004048:	e009      	b.n	800405e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800404a:	f7fc fa83 	bl	8000554 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004058:	d901      	bls.n	800405e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e022      	b.n	80040a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800405e:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800406a:	d1ee      	bne.n	800404a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800406c:	4b10      	ldr	r3, [pc, #64]	; (80040b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a0f      	ldr	r2, [pc, #60]	; (80040b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004072:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004076:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004078:	f7fc fa6c 	bl	8000554 <HAL_GetTick>
 800407c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800407e:	e009      	b.n	8004094 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004080:	f7fc fa68 	bl	8000554 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800408e:	d901      	bls.n	8004094 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e007      	b.n	80040a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004094:	4b06      	ldr	r3, [pc, #24]	; (80040b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80040a0:	d1ee      	bne.n	8004080 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3708      	adds	r7, #8
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	40023800 	.word	0x40023800
 80040b0:	40007000 	.word	0x40007000

080040b4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and creates the associated handle.
  * @param hqspi qspi handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80040c0:	f7fc fa48 	bl	8000554 <HAL_GetTick>
 80040c4:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e073      	b.n	80041b8 <HAL_QSPI_Init+0x104>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_QSPI_Init+0x2c>
 80040dc:	2302      	movs	r3, #2
 80040de:	e06b      	b.n	80041b8 <HAL_QSPI_Init+0x104>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d10b      	bne.n	800410c <HAL_QSPI_Init+0x58>
  { 
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f011 f937 	bl	8015370 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8004102:	f241 3188 	movw	r1, #5000	; 0x1388
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f85e 	bl	80041c8 <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, ((hqspi->Init.FifoThreshold - 1) << 8));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	3b01      	subs	r3, #1
 800411c:	021a      	lsls	r2, r3, #8
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	601a      	str	r2, [r3, #0]

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	2200      	movs	r2, #0
 8004130:	2120      	movs	r1, #32
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f856 	bl	80041e4 <QSPI_WaitFlagStateUntilTimeout>
 8004138:	4603      	mov	r3, r0
 800413a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d135      	bne.n	80041ae <HAL_QSPI_Init+0xfa>
  {
                
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR,(QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), ((hqspi->Init.ClockPrescaler << 24)| hqspi->Init.SampleShifting | hqspi->Init.FlashID| hqspi->Init.DualFlash ));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	4b1d      	ldr	r3, [pc, #116]	; (80041c0 <HAL_QSPI_Init+0x10c>)
 800414a:	4013      	ands	r3, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6852      	ldr	r2, [r2, #4]
 8004150:	0611      	lsls	r1, r2, #24
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	68d2      	ldr	r2, [r2, #12]
 8004156:	4311      	orrs	r1, r2
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	69d2      	ldr	r2, [r2, #28]
 800415c:	4311      	orrs	r1, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6a12      	ldr	r2, [r2, #32]
 8004162:	4311      	orrs	r1, r2
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6812      	ldr	r2, [r2, #0]
 8004168:	430b      	orrs	r3, r1
 800416a:	6013      	str	r3, [r2, #0]
        
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	4b14      	ldr	r3, [pc, #80]	; (80041c4 <HAL_QSPI_Init+0x110>)
 8004174:	4013      	ands	r3, r2
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6912      	ldr	r2, [r2, #16]
 800417a:	0411      	lsls	r1, r2, #16
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6952      	ldr	r2, [r2, #20]
 8004180:	4311      	orrs	r1, r2
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6992      	ldr	r2, [r2, #24]
 8004186:	4311      	orrs	r1, r2
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6812      	ldr	r2, [r2, #0]
 800418c:	430b      	orrs	r3, r1
 800418e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << 16) | hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));
    
    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80041b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	00ffff2f 	.word	0x00ffff2f
 80041c4:	ffe0f8fe 	.word	0xffe0f8fe

080041c8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	683a      	ldr	r2, [r7, #0]
 80041d6:	649a      	str	r2, [r3, #72]	; 0x48
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the time out
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag, 
                                                        FlagStatus State, uint32_t tickstart, uint32_t Timeout)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	4613      	mov	r3, r2
 80041f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80041f4:	e01a      	b.n	800422c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d016      	beq.n	800422c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d007      	beq.n	8004214 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004204:	f7fc f9a6 	bl	8000554 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	429a      	cmp	r2, r3
 8004212:	d20b      	bcs.n	800422c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2204      	movs	r2, #4
 8004218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004220:	f043 0201 	orr.w	r2, r3, #1
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e00e      	b.n	800424a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	4013      	ands	r3, r2
 8004236:	2b00      	cmp	r3, #0
 8004238:	bf14      	ite	ne
 800423a:	2301      	movne	r3, #1
 800423c:	2300      	moveq	r3, #0
 800423e:	b2db      	uxtb	r3, r3
 8004240:	461a      	mov	r2, r3
 8004242:	79fb      	ldrb	r3, [r7, #7]
 8004244:	429a      	cmp	r2, r3
 8004246:	d1d6      	bne.n	80041f6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
	...

08004254 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 800425c:	2300      	movs	r3, #0
 800425e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e25c      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b00      	cmp	r3, #0
 8004274:	f000 8087 	beq.w	8004386 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004278:	4b96      	ldr	r3, [pc, #600]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b04      	cmp	r3, #4
 8004282:	d00c      	beq.n	800429e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004284:	4b93      	ldr	r3, [pc, #588]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 030c 	and.w	r3, r3, #12
 800428c:	2b08      	cmp	r3, #8
 800428e:	d112      	bne.n	80042b6 <HAL_RCC_OscConfig+0x62>
 8004290:	4b90      	ldr	r3, [pc, #576]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004298:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800429c:	d10b      	bne.n	80042b6 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800429e:	4b8d      	ldr	r3, [pc, #564]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d06c      	beq.n	8004384 <HAL_RCC_OscConfig+0x130>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d168      	bne.n	8004384 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e236      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042be:	d106      	bne.n	80042ce <HAL_RCC_OscConfig+0x7a>
 80042c0:	4b84      	ldr	r3, [pc, #528]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a83      	ldr	r2, [pc, #524]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	e02e      	b.n	800432c <HAL_RCC_OscConfig+0xd8>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10c      	bne.n	80042f0 <HAL_RCC_OscConfig+0x9c>
 80042d6:	4b7f      	ldr	r3, [pc, #508]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a7e      	ldr	r2, [pc, #504]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042e0:	6013      	str	r3, [r2, #0]
 80042e2:	4b7c      	ldr	r3, [pc, #496]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a7b      	ldr	r2, [pc, #492]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	e01d      	b.n	800432c <HAL_RCC_OscConfig+0xd8>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042f8:	d10c      	bne.n	8004314 <HAL_RCC_OscConfig+0xc0>
 80042fa:	4b76      	ldr	r3, [pc, #472]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a75      	ldr	r2, [pc, #468]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004304:	6013      	str	r3, [r2, #0]
 8004306:	4b73      	ldr	r3, [pc, #460]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a72      	ldr	r2, [pc, #456]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e00b      	b.n	800432c <HAL_RCC_OscConfig+0xd8>
 8004314:	4b6f      	ldr	r3, [pc, #444]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a6e      	ldr	r2, [pc, #440]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800431a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800431e:	6013      	str	r3, [r2, #0]
 8004320:	4b6c      	ldr	r3, [pc, #432]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a6b      	ldr	r2, [pc, #428]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d013      	beq.n	800435c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004334:	f7fc f90e 	bl	8000554 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800433c:	f7fc f90a 	bl	8000554 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	; 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e1ea      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800434e:	4b61      	ldr	r3, [pc, #388]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0xe8>
 800435a:	e014      	b.n	8004386 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fc f8fa 	bl	8000554 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004364:	f7fc f8f6 	bl	8000554 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b64      	cmp	r3, #100	; 0x64
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e1d6      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004376:	4b57      	ldr	r3, [pc, #348]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1f0      	bne.n	8004364 <HAL_RCC_OscConfig+0x110>
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d069      	beq.n	8004466 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004392:	4b50      	ldr	r3, [pc, #320]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00b      	beq.n	80043b6 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439e:	4b4d      	ldr	r3, [pc, #308]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	f003 030c 	and.w	r3, r3, #12
 80043a6:	2b08      	cmp	r3, #8
 80043a8:	d11c      	bne.n	80043e4 <HAL_RCC_OscConfig+0x190>
 80043aa:	4b4a      	ldr	r3, [pc, #296]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043b6:	4b47      	ldr	r3, [pc, #284]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d005      	beq.n	80043ce <HAL_RCC_OscConfig+0x17a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68db      	ldr	r3, [r3, #12]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e1aa      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ce:	4b41      	ldr	r3, [pc, #260]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	493d      	ldr	r1, [pc, #244]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e2:	e040      	b.n	8004466 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d023      	beq.n	8004434 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043ec:	4b39      	ldr	r3, [pc, #228]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a38      	ldr	r2, [pc, #224]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80043f2:	f043 0301 	orr.w	r3, r3, #1
 80043f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f8:	f7fc f8ac 	bl	8000554 <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004400:	f7fc f8a8 	bl	8000554 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e188      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004412:	4b30      	ldr	r3, [pc, #192]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0f0      	beq.n	8004400 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441e:	4b2d      	ldr	r3, [pc, #180]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	4929      	ldr	r1, [pc, #164]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
 8004432:	e018      	b.n	8004466 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004434:	4b27      	ldr	r3, [pc, #156]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a26      	ldr	r2, [pc, #152]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800443a:	f023 0301 	bic.w	r3, r3, #1
 800443e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004440:	f7fc f888 	bl	8000554 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004448:	f7fc f884 	bl	8000554 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b02      	cmp	r3, #2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e164      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445a:	4b1e      	ldr	r3, [pc, #120]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b00      	cmp	r3, #0
 8004470:	d038      	beq.n	80044e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d019      	beq.n	80044ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800447a:	4b16      	ldr	r3, [pc, #88]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 800447c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800447e:	4a15      	ldr	r2, [pc, #84]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 8004480:	f043 0301 	orr.w	r3, r3, #1
 8004484:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004486:	f7fc f865 	bl	8000554 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800448e:	f7fc f861 	bl	8000554 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e141      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044a0:	4b0c      	ldr	r3, [pc, #48]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80044a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044a4:	f003 0302 	and.w	r3, r3, #2
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCC_OscConfig+0x23a>
 80044ac:	e01a      	b.n	80044e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ae:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80044b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b2:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <HAL_RCC_OscConfig+0x280>)
 80044b4:	f023 0301 	bic.w	r3, r3, #1
 80044b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ba:	f7fc f84b 	bl	8000554 <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c0:	e00a      	b.n	80044d8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044c2:	f7fc f847 	bl	8000554 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d903      	bls.n	80044d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e127      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
 80044d4:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d8:	4b94      	ldr	r3, [pc, #592]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80044da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1ee      	bne.n	80044c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0304 	and.w	r3, r3, #4
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 80a4 	beq.w	800463a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044f2:	4b8e      	ldr	r3, [pc, #568]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10d      	bne.n	800451a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80044fe:	4b8b      	ldr	r3, [pc, #556]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	4a8a      	ldr	r2, [pc, #552]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004508:	6413      	str	r3, [r2, #64]	; 0x40
 800450a:	4b88      	ldr	r3, [pc, #544]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004516:	2301      	movs	r3, #1
 8004518:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800451a:	4b85      	ldr	r3, [pc, #532]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004522:	2b00      	cmp	r3, #0
 8004524:	d118      	bne.n	8004558 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004526:	4b82      	ldr	r3, [pc, #520]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a81      	ldr	r2, [pc, #516]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 800452c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004532:	f7fc f80f 	bl	8000554 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800453a:	f7fc f80b 	bl	8000554 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b64      	cmp	r3, #100	; 0x64
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e0eb      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800454c:	4b78      	ldr	r3, [pc, #480]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d106      	bne.n	800456e <HAL_RCC_OscConfig+0x31a>
 8004560:	4b72      	ldr	r3, [pc, #456]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004564:	4a71      	ldr	r2, [pc, #452]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	6713      	str	r3, [r2, #112]	; 0x70
 800456c:	e02d      	b.n	80045ca <HAL_RCC_OscConfig+0x376>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10c      	bne.n	8004590 <HAL_RCC_OscConfig+0x33c>
 8004576:	4b6d      	ldr	r3, [pc, #436]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457a:	4a6c      	ldr	r2, [pc, #432]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800457c:	f023 0301 	bic.w	r3, r3, #1
 8004580:	6713      	str	r3, [r2, #112]	; 0x70
 8004582:	4b6a      	ldr	r3, [pc, #424]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004586:	4a69      	ldr	r2, [pc, #420]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004588:	f023 0304 	bic.w	r3, r3, #4
 800458c:	6713      	str	r3, [r2, #112]	; 0x70
 800458e:	e01c      	b.n	80045ca <HAL_RCC_OscConfig+0x376>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	2b05      	cmp	r3, #5
 8004596:	d10c      	bne.n	80045b2 <HAL_RCC_OscConfig+0x35e>
 8004598:	4b64      	ldr	r3, [pc, #400]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800459a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459c:	4a63      	ldr	r2, [pc, #396]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800459e:	f043 0304 	orr.w	r3, r3, #4
 80045a2:	6713      	str	r3, [r2, #112]	; 0x70
 80045a4:	4b61      	ldr	r3, [pc, #388]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a8:	4a60      	ldr	r2, [pc, #384]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045aa:	f043 0301 	orr.w	r3, r3, #1
 80045ae:	6713      	str	r3, [r2, #112]	; 0x70
 80045b0:	e00b      	b.n	80045ca <HAL_RCC_OscConfig+0x376>
 80045b2:	4b5e      	ldr	r3, [pc, #376]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b6:	4a5d      	ldr	r2, [pc, #372]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	6713      	str	r3, [r2, #112]	; 0x70
 80045be:	4b5b      	ldr	r3, [pc, #364]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	4a5a      	ldr	r2, [pc, #360]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d015      	beq.n	80045fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d2:	f7fb ffbf 	bl	8000554 <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fb ffbb 	bl	8000554 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e099      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f0:	4b4e      	ldr	r3, [pc, #312]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0ee      	beq.n	80045da <HAL_RCC_OscConfig+0x386>
 80045fc:	e014      	b.n	8004628 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045fe:	f7fb ffa9 	bl	8000554 <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004604:	e00a      	b.n	800461c <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004606:	f7fb ffa5 	bl	8000554 <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	f241 3288 	movw	r2, #5000	; 0x1388
 8004614:	4293      	cmp	r3, r2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e083      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461c:	4b43      	ldr	r3, [pc, #268]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800461e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1ee      	bne.n	8004606 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004628:	7dfb      	ldrb	r3, [r7, #23]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d105      	bne.n	800463a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462e:	4b3f      	ldr	r3, [pc, #252]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	4a3e      	ldr	r2, [pc, #248]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004638:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d06f      	beq.n	8004722 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004642:	4b3a      	ldr	r3, [pc, #232]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b08      	cmp	r3, #8
 800464c:	d067      	beq.n	800471e <HAL_RCC_OscConfig+0x4ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	2b02      	cmp	r3, #2
 8004654:	d149      	bne.n	80046ea <HAL_RCC_OscConfig+0x496>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004656:	4b35      	ldr	r3, [pc, #212]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a34      	ldr	r2, [pc, #208]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800465c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004662:	f7fb ff77 	bl	8000554 <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800466a:	f7fb ff73 	bl	8000554 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e053      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467c:	4b2b      	ldr	r3, [pc, #172]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1f0      	bne.n	800466a <HAL_RCC_OscConfig+0x416>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69da      	ldr	r2, [r3, #28]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004696:	019b      	lsls	r3, r3, #6
 8004698:	431a      	orrs	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469e:	085b      	lsrs	r3, r3, #1
 80046a0:	3b01      	subs	r3, #1
 80046a2:	041b      	lsls	r3, r3, #16
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	061b      	lsls	r3, r3, #24
 80046ac:	4313      	orrs	r3, r2
 80046ae:	4a1f      	ldr	r2, [pc, #124]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80046b4:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046b6:	4b1d      	ldr	r3, [pc, #116]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a1c      	ldr	r2, [pc, #112]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c2:	f7fb ff47 	bl	8000554 <HAL_GetTick>
 80046c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ca:	f7fb ff43 	bl	8000554 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e023      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046dc:	4b13      	ldr	r3, [pc, #76]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0f0      	beq.n	80046ca <HAL_RCC_OscConfig+0x476>
 80046e8:	e01b      	b.n	8004722 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ea:	4b10      	ldr	r3, [pc, #64]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a0f      	ldr	r2, [pc, #60]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f6:	f7fb ff2d 	bl	8000554 <HAL_GetTick>
 80046fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046fc:	e008      	b.n	8004710 <HAL_RCC_OscConfig+0x4bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046fe:	f7fb ff29 	bl	8000554 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	2b02      	cmp	r3, #2
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e009      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004710:	4b06      	ldr	r3, [pc, #24]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1f0      	bne.n	80046fe <HAL_RCC_OscConfig+0x4aa>
 800471c:	e001      	b.n	8004722 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e000      	b.n	8004724 <HAL_RCC_OscConfig+0x4d0>
    }
  }
  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40023800 	.word	0x40023800
 8004730:	40007000 	.word	0x40007000

08004734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800473e:	2300      	movs	r3, #0
 8004740:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e0ce      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800474c:	4b69      	ldr	r3, [pc, #420]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 030f 	and.w	r3, r3, #15
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	429a      	cmp	r2, r3
 8004758:	d910      	bls.n	800477c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475a:	4b66      	ldr	r3, [pc, #408]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f023 020f 	bic.w	r2, r3, #15
 8004762:	4964      	ldr	r1, [pc, #400]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	4313      	orrs	r3, r2
 8004768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800476a:	4b62      	ldr	r3, [pc, #392]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	429a      	cmp	r2, r3
 8004776:	d001      	beq.n	800477c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e0b6      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d020      	beq.n	80047ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0304 	and.w	r3, r3, #4
 8004790:	2b00      	cmp	r3, #0
 8004792:	d005      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004794:	4b58      	ldr	r3, [pc, #352]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	4a57      	ldr	r2, [pc, #348]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 800479a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800479e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0308 	and.w	r3, r3, #8
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d005      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047ac:	4b52      	ldr	r3, [pc, #328]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	4a51      	ldr	r2, [pc, #324]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047b8:	4b4f      	ldr	r3, [pc, #316]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	494c      	ldr	r1, [pc, #304]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d040      	beq.n	8004858 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d107      	bne.n	80047ee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047de:	4b46      	ldr	r3, [pc, #280]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d115      	bne.n	8004816 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e07d      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d107      	bne.n	8004806 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f6:	4b40      	ldr	r3, [pc, #256]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d109      	bne.n	8004816 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e071      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004806:	4b3c      	ldr	r3, [pc, #240]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e069      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004816:	4b38      	ldr	r3, [pc, #224]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f023 0203 	bic.w	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	4935      	ldr	r1, [pc, #212]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	4313      	orrs	r3, r2
 8004826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004828:	f7fb fe94 	bl	8000554 <HAL_GetTick>
 800482c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482e:	e00a      	b.n	8004846 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004830:	f7fb fe90 	bl	8000554 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	f241 3288 	movw	r2, #5000	; 0x1388
 800483e:	4293      	cmp	r3, r2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e051      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004846:	4b2c      	ldr	r3, [pc, #176]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 020c 	and.w	r2, r3, #12
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	429a      	cmp	r2, r3
 8004856:	d1eb      	bne.n	8004830 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004858:	4b26      	ldr	r3, [pc, #152]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 030f 	and.w	r3, r3, #15
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d210      	bcs.n	8004888 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004866:	4b23      	ldr	r3, [pc, #140]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f023 020f 	bic.w	r2, r3, #15
 800486e:	4921      	ldr	r1, [pc, #132]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	4313      	orrs	r3, r2
 8004874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004876:	4b1f      	ldr	r3, [pc, #124]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	429a      	cmp	r2, r3
 8004882:	d001      	beq.n	8004888 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e030      	b.n	80048ea <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0304 	and.w	r3, r3, #4
 8004890:	2b00      	cmp	r3, #0
 8004892:	d008      	beq.n	80048a6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004894:	4b18      	ldr	r3, [pc, #96]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	4915      	ldr	r1, [pc, #84]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d009      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048b2:	4b11      	ldr	r3, [pc, #68]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	490d      	ldr	r1, [pc, #52]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048c6:	f000 f81d 	bl	8004904 <HAL_RCC_GetSysClockFreq>
 80048ca:	4601      	mov	r1, r0
 80048cc:	4b0a      	ldr	r3, [pc, #40]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	4a09      	ldr	r2, [pc, #36]	; (80048fc <HAL_RCC_ClockConfig+0x1c8>)
 80048d8:	5cd3      	ldrb	r3, [r2, r3]
 80048da:	fa21 f303 	lsr.w	r3, r1, r3
 80048de:	4a08      	ldr	r2, [pc, #32]	; (8004900 <HAL_RCC_ClockConfig+0x1cc>)
 80048e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80048e2:	2000      	movs	r0, #0
 80048e4:	f011 fa16 	bl	8015d14 <HAL_InitTick>

  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	40023c00 	.word	0x40023c00
 80048f8:	40023800 	.word	0x40023800
 80048fc:	08016a24 	.word	0x08016a24
 8004900:	2000002c 	.word	0x2000002c

08004904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800490a:	2300      	movs	r3, #0
 800490c:	607b      	str	r3, [r7, #4]
 800490e:	2300      	movs	r3, #0
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	2300      	movs	r3, #0
 8004914:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004916:	2300      	movs	r3, #0
 8004918:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800491a:	4b50      	ldr	r3, [pc, #320]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x158>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	2b04      	cmp	r3, #4
 8004924:	d007      	beq.n	8004936 <HAL_RCC_GetSysClockFreq+0x32>
 8004926:	2b08      	cmp	r3, #8
 8004928:	d008      	beq.n	800493c <HAL_RCC_GetSysClockFreq+0x38>
 800492a:	2b00      	cmp	r3, #0
 800492c:	f040 808d 	bne.w	8004a4a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004930:	4b4b      	ldr	r3, [pc, #300]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004932:	60bb      	str	r3, [r7, #8]
       break;
 8004934:	e08c      	b.n	8004a50 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004936:	4b4b      	ldr	r3, [pc, #300]	; (8004a64 <HAL_RCC_GetSysClockFreq+0x160>)
 8004938:	60bb      	str	r3, [r7, #8]
      break;
 800493a:	e089      	b.n	8004a50 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800493c:	4b47      	ldr	r3, [pc, #284]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x158>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004944:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004946:	4b45      	ldr	r3, [pc, #276]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x158>)
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d023      	beq.n	800499a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004952:	4b42      	ldr	r3, [pc, #264]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x158>)
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	099b      	lsrs	r3, r3, #6
 8004958:	f04f 0400 	mov.w	r4, #0
 800495c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004960:	f04f 0200 	mov.w	r2, #0
 8004964:	ea03 0501 	and.w	r5, r3, r1
 8004968:	ea04 0602 	and.w	r6, r4, r2
 800496c:	4a3d      	ldr	r2, [pc, #244]	; (8004a64 <HAL_RCC_GetSysClockFreq+0x160>)
 800496e:	fb02 f106 	mul.w	r1, r2, r6
 8004972:	2200      	movs	r2, #0
 8004974:	fb02 f205 	mul.w	r2, r2, r5
 8004978:	440a      	add	r2, r1
 800497a:	493a      	ldr	r1, [pc, #232]	; (8004a64 <HAL_RCC_GetSysClockFreq+0x160>)
 800497c:	fba5 0101 	umull	r0, r1, r5, r1
 8004980:	1853      	adds	r3, r2, r1
 8004982:	4619      	mov	r1, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f04f 0400 	mov.w	r4, #0
 800498a:	461a      	mov	r2, r3
 800498c:	4623      	mov	r3, r4
 800498e:	f7fb fc3f 	bl	8000210 <__aeabi_uldivmod>
 8004992:	4603      	mov	r3, r0
 8004994:	460c      	mov	r4, r1
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	e049      	b.n	8004a2e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800499a:	4b30      	ldr	r3, [pc, #192]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x158>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	099b      	lsrs	r3, r3, #6
 80049a0:	f04f 0400 	mov.w	r4, #0
 80049a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	ea03 0501 	and.w	r5, r3, r1
 80049b0:	ea04 0602 	and.w	r6, r4, r2
 80049b4:	4629      	mov	r1, r5
 80049b6:	4632      	mov	r2, r6
 80049b8:	f04f 0300 	mov.w	r3, #0
 80049bc:	f04f 0400 	mov.w	r4, #0
 80049c0:	0154      	lsls	r4, r2, #5
 80049c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80049c6:	014b      	lsls	r3, r1, #5
 80049c8:	4619      	mov	r1, r3
 80049ca:	4622      	mov	r2, r4
 80049cc:	1b49      	subs	r1, r1, r5
 80049ce:	eb62 0206 	sbc.w	r2, r2, r6
 80049d2:	f04f 0300 	mov.w	r3, #0
 80049d6:	f04f 0400 	mov.w	r4, #0
 80049da:	0194      	lsls	r4, r2, #6
 80049dc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80049e0:	018b      	lsls	r3, r1, #6
 80049e2:	1a5b      	subs	r3, r3, r1
 80049e4:	eb64 0402 	sbc.w	r4, r4, r2
 80049e8:	f04f 0100 	mov.w	r1, #0
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	00e2      	lsls	r2, r4, #3
 80049f2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80049f6:	00d9      	lsls	r1, r3, #3
 80049f8:	460b      	mov	r3, r1
 80049fa:	4614      	mov	r4, r2
 80049fc:	195b      	adds	r3, r3, r5
 80049fe:	eb44 0406 	adc.w	r4, r4, r6
 8004a02:	f04f 0100 	mov.w	r1, #0
 8004a06:	f04f 0200 	mov.w	r2, #0
 8004a0a:	02a2      	lsls	r2, r4, #10
 8004a0c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a10:	0299      	lsls	r1, r3, #10
 8004a12:	460b      	mov	r3, r1
 8004a14:	4614      	mov	r4, r2
 8004a16:	4618      	mov	r0, r3
 8004a18:	4621      	mov	r1, r4
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f04f 0400 	mov.w	r4, #0
 8004a20:	461a      	mov	r2, r3
 8004a22:	4623      	mov	r3, r4
 8004a24:	f7fb fbf4 	bl	8000210 <__aeabi_uldivmod>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8004a2e:	4b0b      	ldr	r3, [pc, #44]	; (8004a5c <HAL_RCC_GetSysClockFreq+0x158>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	0c1b      	lsrs	r3, r3, #16
 8004a34:	f003 0303 	and.w	r3, r3, #3
 8004a38:	3301      	adds	r3, #1
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a46:	60bb      	str	r3, [r7, #8]
      break;
 8004a48:	e002      	b.n	8004a50 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a4a:	4b05      	ldr	r3, [pc, #20]	; (8004a60 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004a4c:	60bb      	str	r3, [r7, #8]
      break;
 8004a4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a50:	68bb      	ldr	r3, [r7, #8]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	00f42400 	.word	0x00f42400
 8004a64:	017d7840 	.word	0x017d7840

08004a68 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a6c:	4b03      	ldr	r3, [pc, #12]	; (8004a7c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	2000002c 	.word	0x2000002c

08004a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a84:	f7ff fff0 	bl	8004a68 <HAL_RCC_GetHCLKFreq>
 8004a88:	4601      	mov	r1, r0
 8004a8a:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	0a9b      	lsrs	r3, r3, #10
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	4a03      	ldr	r2, [pc, #12]	; (8004aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a96:	5cd3      	ldrb	r3, [r2, r3]
 8004a98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	08016a34 	.word	0x08016a34

08004aa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004aac:	f7ff ffdc 	bl	8004a68 <HAL_RCC_GetHCLKFreq>
 8004ab0:	4601      	mov	r1, r0
 8004ab2:	4b05      	ldr	r3, [pc, #20]	; (8004ac8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	0b5b      	lsrs	r3, r3, #13
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	4a03      	ldr	r2, [pc, #12]	; (8004acc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004abe:	5cd3      	ldrb	r3, [r2, r3]
 8004ac0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	08016a34 	.word	0x08016a34

08004ad0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	220f      	movs	r2, #15
 8004ade:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004ae0:	4b12      	ldr	r3, [pc, #72]	; (8004b2c <HAL_RCC_GetClockConfig+0x5c>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 0203 	and.w	r2, r3, #3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004aec:	4b0f      	ldr	r3, [pc, #60]	; (8004b2c <HAL_RCC_GetClockConfig+0x5c>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004af8:	4b0c      	ldr	r3, [pc, #48]	; (8004b2c <HAL_RCC_GetClockConfig+0x5c>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004b04:	4b09      	ldr	r3, [pc, #36]	; (8004b2c <HAL_RCC_GetClockConfig+0x5c>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	08db      	lsrs	r3, r3, #3
 8004b0a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b12:	4b07      	ldr	r3, [pc, #28]	; (8004b30 <HAL_RCC_GetClockConfig+0x60>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 020f 	and.w	r2, r3, #15
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	601a      	str	r2, [r3, #0]
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	40023c00 	.word	0x40023c00

08004b34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004b40:	2300      	movs	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004b44:	2300      	movs	r3, #0
 8004b46:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d012      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b5c:	4b69      	ldr	r3, [pc, #420]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	4a68      	ldr	r2, [pc, #416]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b62:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004b66:	6093      	str	r3, [r2, #8]
 8004b68:	4b66      	ldr	r3, [pc, #408]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b6a:	689a      	ldr	r2, [r3, #8]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b70:	4964      	ldr	r1, [pc, #400]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d017      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b8e:	4b5d      	ldr	r3, [pc, #372]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b94:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b9c:	4959      	ldr	r1, [pc, #356]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d017      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004bca:	4b4e      	ldr	r3, [pc, #312]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bd0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd8:	494a      	ldr	r1, [pc, #296]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004be8:	d101      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004bea:	2301      	movs	r3, #1
 8004bec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d101      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004c06:	2301      	movs	r3, #1
 8004c08:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0320 	and.w	r3, r3, #32
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	f000 808b 	beq.w	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c18:	4b3a      	ldr	r3, [pc, #232]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	4a39      	ldr	r2, [pc, #228]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c22:	6413      	str	r3, [r2, #64]	; 0x40
 8004c24:	4b37      	ldr	r3, [pc, #220]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004c30:	4b35      	ldr	r3, [pc, #212]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a34      	ldr	r2, [pc, #208]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c3c:	f7fb fc8a 	bl	8000554 <HAL_GetTick>
 8004c40:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c42:	e008      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c44:	f7fb fc86 	bl	8000554 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b64      	cmp	r3, #100	; 0x64
 8004c50:	d901      	bls.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e355      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004c56:	4b2c      	ldr	r3, [pc, #176]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0f0      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c62:	4b28      	ldr	r3, [pc, #160]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c6a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d035      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d02e      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c80:	4b20      	ldr	r3, [pc, #128]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c88:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c8a:	4b1e      	ldr	r3, [pc, #120]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8e:	4a1d      	ldr	r2, [pc, #116]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c94:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c96:	4b1b      	ldr	r3, [pc, #108]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9a:	4a1a      	ldr	r2, [pc, #104]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ca0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004ca2:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004ca8:	4b16      	ldr	r3, [pc, #88]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d114      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fb fc4e 	bl	8000554 <HAL_GetTick>
 8004cb8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cba:	e00a      	b.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cbc:	f7fb fc4a 	bl	8000554 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e317      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cd2:	4b0c      	ldr	r3, [pc, #48]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d0ee      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ce6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cea:	d111      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004cec:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004cf8:	4b04      	ldr	r3, [pc, #16]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004cfa:	400b      	ands	r3, r1
 8004cfc:	4901      	ldr	r1, [pc, #4]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	608b      	str	r3, [r1, #8]
 8004d02:	e00b      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004d04:	40023800 	.word	0x40023800
 8004d08:	40007000 	.word	0x40007000
 8004d0c:	0ffffcff 	.word	0x0ffffcff
 8004d10:	4bb0      	ldr	r3, [pc, #704]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	4aaf      	ldr	r2, [pc, #700]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d16:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004d1a:	6093      	str	r3, [r2, #8]
 8004d1c:	4bad      	ldr	r3, [pc, #692]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d28:	49aa      	ldr	r1, [pc, #680]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0310 	and.w	r3, r3, #16
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d010      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d3a:	4ba6      	ldr	r3, [pc, #664]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d40:	4aa4      	ldr	r2, [pc, #656]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d46:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004d4a:	4ba2      	ldr	r3, [pc, #648]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d4c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d54:	499f      	ldr	r1, [pc, #636]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00a      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d68:	4b9a      	ldr	r3, [pc, #616]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d6e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d76:	4997      	ldr	r1, [pc, #604]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00a      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d8a:	4b92      	ldr	r3, [pc, #584]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d90:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d98:	498e      	ldr	r1, [pc, #568]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00a      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004dac:	4b89      	ldr	r3, [pc, #548]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dba:	4986      	ldr	r1, [pc, #536]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00a      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004dce:	4b81      	ldr	r3, [pc, #516]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ddc:	497d      	ldr	r1, [pc, #500]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00a      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004df0:	4b78      	ldr	r3, [pc, #480]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df6:	f023 0203 	bic.w	r2, r3, #3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfe:	4975      	ldr	r1, [pc, #468]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e12:	4b70      	ldr	r3, [pc, #448]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e18:	f023 020c 	bic.w	r2, r3, #12
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e20:	496c      	ldr	r1, [pc, #432]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00a      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e34:	4b67      	ldr	r3, [pc, #412]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e42:	4964      	ldr	r1, [pc, #400]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e44:	4313      	orrs	r3, r2
 8004e46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00a      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e56:	4b5f      	ldr	r3, [pc, #380]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e5c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e64:	495b      	ldr	r1, [pc, #364]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e78:	4b56      	ldr	r3, [pc, #344]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e86:	4953      	ldr	r1, [pc, #332]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004e9a:	4b4e      	ldr	r3, [pc, #312]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ea8:	494a      	ldr	r1, [pc, #296]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00a      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004ebc:	4b45      	ldr	r3, [pc, #276]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ec2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eca:	4942      	ldr	r1, [pc, #264]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004ede:	4b3d      	ldr	r3, [pc, #244]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eec:	4939      	ldr	r1, [pc, #228]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00a      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004f00:	4b34      	ldr	r3, [pc, #208]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f06:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f0e:	4931      	ldr	r1, [pc, #196]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d011      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004f22:	4b2c      	ldr	r3, [pc, #176]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f28:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f30:	4928      	ldr	r1, [pc, #160]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f32:	4313      	orrs	r3, r2
 8004f34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f40:	d101      	bne.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004f42:	2301      	movs	r3, #1
 8004f44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0308 	and.w	r3, r3, #8
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004f52:	2301      	movs	r3, #1
 8004f54:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f62:	4b1c      	ldr	r3, [pc, #112]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f68:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f70:	4918      	ldr	r1, [pc, #96]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00b      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f84:	4b13      	ldr	r3, [pc, #76]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f94:	490f      	ldr	r1, [pc, #60]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d005      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004faa:	f040 80d8 	bne.w	800515e <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004fae:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a08      	ldr	r2, [pc, #32]	; (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004fb4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004fb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fba:	f7fb facb 	bl	8000554 <HAL_GetTick>
 8004fbe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fc0:	e00a      	b.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fc2:	f7fb fac7 	bl	8000554 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b64      	cmp	r3, #100	; 0x64
 8004fce:	d903      	bls.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e196      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8004fd4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004fd8:	4b6c      	ldr	r3, [pc, #432]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1ee      	bne.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d021      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d11d      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ff8:	4b64      	ldr	r3, [pc, #400]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8004ffa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ffe:	0c1b      	lsrs	r3, r3, #16
 8005000:	f003 0303 	and.w	r3, r3, #3
 8005004:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005006:	4b61      	ldr	r3, [pc, #388]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005008:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800500c:	0e1b      	lsrs	r3, r3, #24
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	019a      	lsls	r2, r3, #6
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	041b      	lsls	r3, r3, #16
 800501e:	431a      	orrs	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	061b      	lsls	r3, r3, #24
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	071b      	lsls	r3, r3, #28
 800502c:	4957      	ldr	r1, [pc, #348]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800502e:	4313      	orrs	r3, r2
 8005030:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d004      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x516>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005044:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005048:	d00a      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005052:	2b00      	cmp	r3, #0
 8005054:	d02e      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800505e:	d129      	bne.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005060:	4b4a      	ldr	r3, [pc, #296]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005062:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005066:	0c1b      	lsrs	r3, r3, #16
 8005068:	f003 0303 	and.w	r3, r3, #3
 800506c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800506e:	4b47      	ldr	r3, [pc, #284]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005074:	0f1b      	lsrs	r3, r3, #28
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	019a      	lsls	r2, r3, #6
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	041b      	lsls	r3, r3, #16
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	061b      	lsls	r3, r3, #24
 800508e:	431a      	orrs	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	071b      	lsls	r3, r3, #28
 8005094:	493d      	ldr	r1, [pc, #244]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005096:	4313      	orrs	r3, r2
 8005098:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800509c:	4b3b      	ldr	r3, [pc, #236]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800509e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050a2:	f023 021f 	bic.w	r2, r3, #31
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050aa:	3b01      	subs	r3, #1
 80050ac:	4937      	ldr	r1, [pc, #220]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d01d      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80050c0:	4b32      	ldr	r3, [pc, #200]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80050c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050c6:	0e1b      	lsrs	r3, r3, #24
 80050c8:	f003 030f 	and.w	r3, r3, #15
 80050cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80050ce:	4b2f      	ldr	r3, [pc, #188]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80050d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050d4:	0f1b      	lsrs	r3, r3, #28
 80050d6:	f003 0307 	and.w	r3, r3, #7
 80050da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	019a      	lsls	r2, r3, #6
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	041b      	lsls	r3, r3, #16
 80050e8:	431a      	orrs	r2, r3
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	061b      	lsls	r3, r3, #24
 80050ee:	431a      	orrs	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	071b      	lsls	r3, r3, #28
 80050f4:	4925      	ldr	r1, [pc, #148]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d011      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	019a      	lsls	r2, r3, #6
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	041b      	lsls	r3, r3, #16
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	061b      	lsls	r3, r3, #24
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	071b      	lsls	r3, r3, #28
 8005124:	4919      	ldr	r1, [pc, #100]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005126:	4313      	orrs	r3, r2
 8005128:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800512c:	4b17      	ldr	r3, [pc, #92]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a16      	ldr	r2, [pc, #88]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005132:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005136:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005138:	f7fb fa0c 	bl	8000554 <HAL_GetTick>
 800513c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800513e:	e008      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005140:	f7fb fa08 	bl	8000554 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b64      	cmp	r3, #100	; 0x64
 800514c:	d901      	bls.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e0d7      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005152:	4b0e      	ldr	r3, [pc, #56]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0f0      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	2b01      	cmp	r3, #1
 8005162:	f040 80cd 	bne.w	8005300 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005166:	4b09      	ldr	r3, [pc, #36]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a08      	ldr	r2, [pc, #32]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800516c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005172:	f7fb f9ef 	bl	8000554 <HAL_GetTick>
 8005176:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005178:	e00a      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800517a:	f7fb f9eb 	bl	8000554 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b64      	cmp	r3, #100	; 0x64
 8005186:	d903      	bls.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e0ba      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 800518c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005190:	4b5e      	ldr	r3, [pc, #376]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800519c:	d0ed      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d009      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d02e      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d12a      	bne.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80051c6:	4b51      	ldr	r3, [pc, #324]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80051c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051cc:	0c1b      	lsrs	r3, r3, #16
 80051ce:	f003 0303 	and.w	r3, r3, #3
 80051d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80051d4:	4b4d      	ldr	r3, [pc, #308]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80051d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051da:	0f1b      	lsrs	r3, r3, #28
 80051dc:	f003 0307 	and.w	r3, r3, #7
 80051e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	019a      	lsls	r2, r3, #6
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	041b      	lsls	r3, r3, #16
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	061b      	lsls	r3, r3, #24
 80051f4:	431a      	orrs	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	071b      	lsls	r3, r3, #28
 80051fa:	4944      	ldr	r1, [pc, #272]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005202:	4b42      	ldr	r3, [pc, #264]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005204:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005208:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005210:	3b01      	subs	r3, #1
 8005212:	021b      	lsls	r3, r3, #8
 8005214:	493d      	ldr	r1, [pc, #244]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005216:	4313      	orrs	r3, r2
 8005218:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d022      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800522c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005230:	d11d      	bne.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005232:	4b36      	ldr	r3, [pc, #216]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005238:	0e1b      	lsrs	r3, r3, #24
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005240:	4b32      	ldr	r3, [pc, #200]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005246:	0f1b      	lsrs	r3, r3, #28
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	019a      	lsls	r2, r3, #6
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	041b      	lsls	r3, r3, #16
 800525a:	431a      	orrs	r2, r3
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	061b      	lsls	r3, r3, #24
 8005260:	431a      	orrs	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	071b      	lsls	r3, r3, #28
 8005266:	4929      	ldr	r1, [pc, #164]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005268:	4313      	orrs	r3, r2
 800526a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0308 	and.w	r3, r3, #8
 8005276:	2b00      	cmp	r3, #0
 8005278:	d028      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800527a:	4b24      	ldr	r3, [pc, #144]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800527c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005280:	0e1b      	lsrs	r3, r3, #24
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005288:	4b20      	ldr	r3, [pc, #128]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	0c1b      	lsrs	r3, r3, #16
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	019a      	lsls	r2, r3, #6
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	041b      	lsls	r3, r3, #16
 80052a0:	431a      	orrs	r2, r3
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	061b      	lsls	r3, r3, #24
 80052a6:	431a      	orrs	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	69db      	ldr	r3, [r3, #28]
 80052ac:	071b      	lsls	r3, r3, #28
 80052ae:	4917      	ldr	r1, [pc, #92]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80052b0:	4313      	orrs	r3, r2
 80052b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80052b6:	4b15      	ldr	r3, [pc, #84]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80052b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c4:	4911      	ldr	r1, [pc, #68]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80052cc:	4b0f      	ldr	r3, [pc, #60]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a0e      	ldr	r2, [pc, #56]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80052d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052d8:	f7fb f93c 	bl	8000554 <HAL_GetTick>
 80052dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052de:	e008      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052e0:	f7fb f938 	bl	8000554 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b64      	cmp	r3, #100	; 0x64
 80052ec:	d901      	bls.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e007      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80052f2:	4b06      	ldr	r3, [pc, #24]	; (800530c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80052fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052fe:	d1ef      	bne.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3720      	adds	r7, #32
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	40023800 	.word	0x40023800

08005310 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005318:	2300      	movs	r3, #0
 800531a:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800531c:	2300      	movs	r3, #0
 800531e:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 8005320:	2300      	movs	r3, #0
 8005322:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800532e:	f040 8086 	bne.w	800543e <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
  {
    saiclocksource = RCC->DCKCFGR1;
 8005332:	4b8d      	ldr	r3, [pc, #564]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005334:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005338:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005340:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005348:	d03e      	beq.n	80053c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 800534a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800534e:	d073      	beq.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
 8005350:	2b00      	cmp	r3, #0
 8005352:	d000      	beq.n	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8005354:	e074      	b.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8005356:	4b84      	ldr	r3, [pc, #528]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d108      	bne.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005362:	4b81      	ldr	r3, [pc, #516]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800536a:	4a80      	ldr	r2, [pc, #512]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	613b      	str	r3, [r7, #16]
 8005372:	e007      	b.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x74>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8005374:	4b7c      	ldr	r3, [pc, #496]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800537c:	4a7c      	ldr	r2, [pc, #496]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8005384:	4b78      	ldr	r3, [pc, #480]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800538a:	0e1b      	lsrs	r3, r3, #24
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8005392:	4b75      	ldr	r3, [pc, #468]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005398:	099b      	lsrs	r3, r3, #6
 800539a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	fb02 f203 	mul.w	r2, r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053aa:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80053ac:	4b6e      	ldr	r3, [pc, #440]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80053ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053b2:	0a1b      	lsrs	r3, r3, #8
 80053b4:	f003 031f 	and.w	r3, r3, #31
 80053b8:	3301      	adds	r3, #1
 80053ba:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c4:	617b      	str	r3, [r7, #20]
        break;
 80053c6:	e03b      	b.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80053c8:	4b67      	ldr	r3, [pc, #412]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d108      	bne.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053d4:	4b64      	ldr	r3, [pc, #400]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053dc:	4a63      	ldr	r2, [pc, #396]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 80053de:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e007      	b.n	80053f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80053e6:	4b60      	ldr	r3, [pc, #384]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053ee:	4a60      	ldr	r2, [pc, #384]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 80053f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f4:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80053f6:	4b5c      	ldr	r3, [pc, #368]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80053f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053fc:	0e1b      	lsrs	r3, r3, #24
 80053fe:	f003 030f 	and.w	r3, r3, #15
 8005402:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8005404:	4b58      	ldr	r3, [pc, #352]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005406:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800540a:	099b      	lsrs	r3, r3, #6
 800540c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	fb02 f203 	mul.w	r2, r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	fbb2 f3f3 	udiv	r3, r2, r3
 800541c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800541e:	4b52      	ldr	r3, [pc, #328]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005420:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005424:	f003 031f 	and.w	r3, r3, #31
 8005428:	3301      	adds	r3, #1
 800542a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	fbb2 f3f3 	udiv	r3, r2, r3
 8005434:	617b      	str	r3, [r7, #20]
        break;
 8005436:	e003      	b.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        frequency = EXTERNAL_CLOCK_VALUE;
 8005438:	4b4e      	ldr	r3, [pc, #312]	; (8005574 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 800543a:	617b      	str	r3, [r7, #20]
        break;
 800543c:	e000      	b.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
      }
    }
  }
 800543e:	bf00      	nop

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005446:	f040 8086 	bne.w	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
  {
    saiclocksource = RCC->DCKCFGR1;
 800544a:	4b47      	ldr	r3, [pc, #284]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800544c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005450:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005458:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005460:	d03e      	beq.n	80054e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8005462:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005466:	d073      	beq.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8005468:	2b00      	cmp	r3, #0
 800546a:	d000      	beq.n	800546e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800546c:	e074      	b.n	8005558 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800546e:	4b3e      	ldr	r3, [pc, #248]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d108      	bne.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800547a:	4b3b      	ldr	r3, [pc, #236]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005482:	4a3a      	ldr	r2, [pc, #232]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 8005484:	fbb2 f3f3 	udiv	r3, r2, r3
 8005488:	613b      	str	r3, [r7, #16]
 800548a:	e007      	b.n	800549c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800548c:	4b36      	ldr	r3, [pc, #216]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005494:	4a36      	ldr	r2, [pc, #216]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8005496:	fbb2 f3f3 	udiv	r3, r2, r3
 800549a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800549c:	4b32      	ldr	r3, [pc, #200]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800549e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a2:	0e1b      	lsrs	r3, r3, #24
 80054a4:	f003 030f 	and.w	r3, r3, #15
 80054a8:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 80054aa:	4b2f      	ldr	r3, [pc, #188]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80054ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b0:	099b      	lsrs	r3, r3, #6
 80054b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	fb02 f203 	mul.w	r2, r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80054c4:	4b28      	ldr	r3, [pc, #160]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80054c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ca:	0a1b      	lsrs	r3, r3, #8
 80054cc:	f003 031f 	and.w	r3, r3, #31
 80054d0:	3301      	adds	r3, #1
 80054d2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054dc:	617b      	str	r3, [r7, #20]
        break;
 80054de:	e03b      	b.n	8005558 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80054e0:	4b21      	ldr	r3, [pc, #132]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d108      	bne.n	80054fe <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80054ec:	4b1e      	ldr	r3, [pc, #120]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054f4:	4a1d      	ldr	r2, [pc, #116]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>)
 80054f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054fa:	613b      	str	r3, [r7, #16]
 80054fc:	e007      	b.n	800550e <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80054fe:	4b1a      	ldr	r3, [pc, #104]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005506:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x260>)
 8005508:	fbb2 f3f3 	udiv	r3, r2, r3
 800550c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800550e:	4b16      	ldr	r3, [pc, #88]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005514:	0e1b      	lsrs	r3, r3, #24
 8005516:	f003 030f 	and.w	r3, r3, #15
 800551a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800551c:	4b12      	ldr	r3, [pc, #72]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 800551e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005522:	099b      	lsrs	r3, r3, #6
 8005524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	fb02 f203 	mul.w	r2, r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	fbb2 f3f3 	udiv	r3, r2, r3
 8005534:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8005536:	4b0c      	ldr	r3, [pc, #48]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x258>)
 8005538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800553c:	f003 031f 	and.w	r3, r3, #31
 8005540:	3301      	adds	r3, #1
 8005542:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	fbb2 f3f3 	udiv	r3, r2, r3
 800554c:	617b      	str	r3, [r7, #20]
        break;
 800554e:	e003      	b.n	8005558 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
        frequency = EXTERNAL_CLOCK_VALUE;
 8005550:	4b08      	ldr	r3, [pc, #32]	; (8005574 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8005552:	617b      	str	r3, [r7, #20]
        break;
 8005554:	e000      	b.n	8005558 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
      }
    }
  }
 8005556:	bf00      	nop

  return frequency;
 8005558:	697b      	ldr	r3, [r7, #20]
}
 800555a:	4618      	mov	r0, r3
 800555c:	371c      	adds	r7, #28
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	40023800 	.word	0x40023800
 800556c:	00f42400 	.word	0x00f42400
 8005570:	017d7840 	.word	0x017d7840
 8005574:	00bb8000 	.word	0x00bb8000

08005578 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d101      	bne.n	800558a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e06b      	b.n	8005662 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	7f5b      	ldrb	r3, [r3, #29]
 800558e:	b2db      	uxtb	r3, r3
 8005590:	2b00      	cmp	r3, #0
 8005592:	d105      	bne.n	80055a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f00f ff78 	bl	8015490 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	22ca      	movs	r2, #202	; 0xca
 80055ac:	625a      	str	r2, [r3, #36]	; 0x24
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2253      	movs	r2, #83	; 0x53
 80055b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 fb00 	bl	8005bbc <RTC_EnterInitMode>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d008      	beq.n	80055d4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	22ff      	movs	r2, #255	; 0xff
 80055c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2204      	movs	r2, #4
 80055ce:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e046      	b.n	8005662 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6899      	ldr	r1, [r3, #8]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	4b23      	ldr	r3, [pc, #140]	; (800566c <HAL_RTC_Init+0xf4>)
 80055e0:	400b      	ands	r3, r1
 80055e2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6899      	ldr	r1, [r3, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	431a      	orrs	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	695b      	ldr	r3, [r3, #20]
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	68d2      	ldr	r2, [r2, #12]
 800560a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6919      	ldr	r1, [r3, #16]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	041a      	lsls	r2, r3, #16
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800562e:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f022 0208 	bic.w	r2, r2, #8
 800563e:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	699a      	ldr	r2, [r3, #24]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	430a      	orrs	r2, r1
 8005650:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	22ff      	movs	r2, #255	; 0xff
 8005658:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005660:	2300      	movs	r3, #0
  }
}
 8005662:	4618      	mov	r0, r3
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	ff8fffbf 	.word	0xff8fffbf

08005670 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005670:	b590      	push	{r4, r7, lr}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800567c:	2300      	movs	r3, #0
 800567e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	7f1b      	ldrb	r3, [r3, #28]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_RTC_SetTime+0x1c>
 8005688:	2302      	movs	r3, #2
 800568a:	e0a8      	b.n	80057de <HAL_RTC_SetTime+0x16e>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2201      	movs	r2, #1
 8005690:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2202      	movs	r2, #2
 8005696:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d126      	bne.n	80056ec <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d102      	bne.n	80056b2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2200      	movs	r2, #0
 80056b0:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 faac 	bl	8005c14 <RTC_ByteToBcd2>
 80056bc:	4603      	mov	r3, r0
 80056be:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	785b      	ldrb	r3, [r3, #1]
 80056c4:	4618      	mov	r0, r3
 80056c6:	f000 faa5 	bl	8005c14 <RTC_ByteToBcd2>
 80056ca:	4603      	mov	r3, r0
 80056cc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80056ce:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	789b      	ldrb	r3, [r3, #2]
 80056d4:	4618      	mov	r0, r3
 80056d6:	f000 fa9d 	bl	8005c14 <RTC_ByteToBcd2>
 80056da:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80056dc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	7b1b      	ldrb	r3, [r3, #12]
 80056e4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80056e6:	4313      	orrs	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]
 80056ea:	e018      	b.n	800571e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d102      	bne.n	8005700 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	2200      	movs	r2, #0
 80056fe:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	785b      	ldrb	r3, [r3, #1]
 800570a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800570c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8005712:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	7b1b      	ldrb	r3, [r3, #12]
 8005718:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800571a:	4313      	orrs	r3, r2
 800571c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	22ca      	movs	r2, #202	; 0xca
 8005724:	625a      	str	r2, [r3, #36]	; 0x24
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2253      	movs	r2, #83	; 0x53
 800572c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f000 fa44 	bl	8005bbc <RTC_EnterInitMode>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00b      	beq.n	8005752 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	22ff      	movs	r2, #255	; 0xff
 8005740:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2204      	movs	r2, #4
 8005746:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e045      	b.n	80057de <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	6979      	ldr	r1, [r7, #20]
 8005758:	4b23      	ldr	r3, [pc, #140]	; (80057e8 <HAL_RTC_SetTime+0x178>)
 800575a:	400b      	ands	r3, r1
 800575c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800576c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6899      	ldr	r1, [r3, #8]
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	691a      	ldr	r2, [r3, #16]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	431a      	orrs	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	430a      	orrs	r2, r1
 8005784:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68da      	ldr	r2, [r3, #12]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005794:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 0320 	and.w	r3, r3, #32
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d111      	bne.n	80057c8 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 f9e1 	bl	8005b6c <HAL_RTC_WaitForSynchro>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00b      	beq.n	80057c8 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	22ff      	movs	r2, #255	; 0xff
 80057b6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2204      	movs	r2, #4
 80057bc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e00a      	b.n	80057de <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	22ff      	movs	r2, #255	; 0xff
 80057ce:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2201      	movs	r2, #1
 80057d4:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80057dc:	2300      	movs	r3, #0
  }
}
 80057de:	4618      	mov	r0, r3
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd90      	pop	{r4, r7, pc}
 80057e6:	bf00      	nop
 80057e8:	007f7f7f 	.word	0x007f7f7f

080057ec <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80057ec:	b590      	push	{r4, r7, lr}
 80057ee:	b087      	sub	sp, #28
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	60b9      	str	r1, [r7, #8]
 80057f6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80057f8:	2300      	movs	r3, #0
 80057fa:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	7f1b      	ldrb	r3, [r3, #28]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d101      	bne.n	8005808 <HAL_RTC_SetDate+0x1c>
 8005804:	2302      	movs	r3, #2
 8005806:	e092      	b.n	800592e <HAL_RTC_SetDate+0x142>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2201      	movs	r2, #1
 800580c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2202      	movs	r2, #2
 8005812:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10e      	bne.n	8005838 <HAL_RTC_SetDate+0x4c>
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	785b      	ldrb	r3, [r3, #1]
 800581e:	f003 0310 	and.w	r3, r3, #16
 8005822:	2b00      	cmp	r3, #0
 8005824:	d008      	beq.n	8005838 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	785b      	ldrb	r3, [r3, #1]
 800582a:	f023 0310 	bic.w	r3, r3, #16
 800582e:	b2db      	uxtb	r3, r3
 8005830:	330a      	adds	r3, #10
 8005832:	b2da      	uxtb	r2, r3
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d11c      	bne.n	8005878 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	78db      	ldrb	r3, [r3, #3]
 8005842:	4618      	mov	r0, r3
 8005844:	f000 f9e6 	bl	8005c14 <RTC_ByteToBcd2>
 8005848:	4603      	mov	r3, r0
 800584a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	785b      	ldrb	r3, [r3, #1]
 8005850:	4618      	mov	r0, r3
 8005852:	f000 f9df 	bl	8005c14 <RTC_ByteToBcd2>
 8005856:	4603      	mov	r3, r0
 8005858:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800585a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	789b      	ldrb	r3, [r3, #2]
 8005860:	4618      	mov	r0, r3
 8005862:	f000 f9d7 	bl	8005c14 <RTC_ByteToBcd2>
 8005866:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8005868:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8005872:	4313      	orrs	r3, r2
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	e00e      	b.n	8005896 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	78db      	ldrb	r3, [r3, #3]
 800587c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	785b      	ldrb	r3, [r3, #1]
 8005882:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8005884:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800588a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8005892:	4313      	orrs	r3, r2
 8005894:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	22ca      	movs	r2, #202	; 0xca
 800589c:	625a      	str	r2, [r3, #36]	; 0x24
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2253      	movs	r2, #83	; 0x53
 80058a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f000 f988 	bl	8005bbc <RTC_EnterInitMode>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00b      	beq.n	80058ca <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	22ff      	movs	r2, #255	; 0xff
 80058b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2204      	movs	r2, #4
 80058be:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e031      	b.n	800592e <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	6979      	ldr	r1, [r7, #20]
 80058d0:	4b19      	ldr	r3, [pc, #100]	; (8005938 <HAL_RTC_SetDate+0x14c>)
 80058d2:	400b      	ands	r3, r1
 80058d4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058e4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 0320 	and.w	r3, r3, #32
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d111      	bne.n	8005918 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058f4:	68f8      	ldr	r0, [r7, #12]
 80058f6:	f000 f939 	bl	8005b6c <HAL_RTC_WaitForSynchro>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00b      	beq.n	8005918 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	22ff      	movs	r2, #255	; 0xff
 8005906:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2204      	movs	r2, #4
 800590c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e00a      	b.n	800592e <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	22ff      	movs	r2, #255	; 0xff
 800591e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2201      	movs	r2, #1
 8005924:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800592c:	2300      	movs	r3, #0
  }
}
 800592e:	4618      	mov	r0, r3
 8005930:	371c      	adds	r7, #28
 8005932:	46bd      	mov	sp, r7
 8005934:	bd90      	pop	{r4, r7, pc}
 8005936:	bf00      	nop
 8005938:	00ffff3f 	.word	0x00ffff3f

0800593c <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800593c:	b590      	push	{r4, r7, lr}
 800593e:	b089      	sub	sp, #36	; 0x24
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8005948:	2300      	movs	r3, #0
 800594a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 800594c:	2300      	movs	r3, #0
 800594e:	61fb      	str	r3, [r7, #28]
 8005950:	2300      	movs	r3, #0
 8005952:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	7f1b      	ldrb	r3, [r3, #28]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_RTC_SetAlarm+0x24>
 800595c:	2302      	movs	r3, #2
 800595e:	e101      	b.n	8005b64 <HAL_RTC_SetAlarm+0x228>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2201      	movs	r2, #1
 8005964:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2202      	movs	r2, #2
 800596a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d137      	bne.n	80059e2 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800597c:	2b00      	cmp	r3, #0
 800597e:	d102      	bne.n	8005986 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2200      	movs	r2, #0
 8005984:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	4618      	mov	r0, r3
 800598c:	f000 f942 	bl	8005c14 <RTC_ByteToBcd2>
 8005990:	4603      	mov	r3, r0
 8005992:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	785b      	ldrb	r3, [r3, #1]
 8005998:	4618      	mov	r0, r3
 800599a:	f000 f93b 	bl	8005c14 <RTC_ByteToBcd2>
 800599e:	4603      	mov	r3, r0
 80059a0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80059a2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	789b      	ldrb	r3, [r3, #2]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 f933 	bl	8005c14 <RTC_ByteToBcd2>
 80059ae:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 80059b0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	7b1b      	ldrb	r3, [r3, #12]
 80059b8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80059ba:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 f925 	bl	8005c14 <RTC_ByteToBcd2>
 80059ca:	4603      	mov	r3, r0
 80059cc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80059ce:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80059d6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80059dc:	4313      	orrs	r3, r2
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	e023      	b.n	8005a2a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d102      	bne.n	80059f6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	2200      	movs	r2, #0
 80059f4:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	785b      	ldrb	r3, [r3, #1]
 8005a00:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8005a02:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8005a08:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	7b1b      	ldrb	r3, [r3, #12]
 8005a0e:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005a10:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005a18:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8005a1a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8005a20:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8005a26:	4313      	orrs	r3, r2
 8005a28:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	22ca      	movs	r2, #202	; 0xca
 8005a3c:	625a      	str	r2, [r3, #36]	; 0x24
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2253      	movs	r2, #83	; 0x53
 8005a44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a4e:	d13f      	bne.n	8005ad0 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689a      	ldr	r2, [r3, #8]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a5e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a6e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a70:	f7fa fd70 	bl	8000554 <HAL_GetTick>
 8005a74:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8005a76:	e013      	b.n	8005aa0 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005a78:	f7fa fd6c 	bl	8000554 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a86:	d90b      	bls.n	8005aa0 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	22ff      	movs	r2, #255	; 0xff
 8005a8e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2203      	movs	r2, #3
 8005a94:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e061      	b.n	8005b64 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d0e4      	beq.n	8005a78 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689a      	ldr	r2, [r3, #8]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005acc:	609a      	str	r2, [r3, #8]
 8005ace:	e03e      	b.n	8005b4e <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689a      	ldr	r2, [r3, #8]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ade:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aee:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005af0:	f7fa fd30 	bl	8000554 <HAL_GetTick>
 8005af4:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8005af6:	e013      	b.n	8005b20 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005af8:	f7fa fd2c 	bl	8000554 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b06:	d90b      	bls.n	8005b20 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	22ff      	movs	r2, #255	; 0xff
 8005b0e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2203      	movs	r2, #3
 8005b14:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e021      	b.n	8005b64 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0e4      	beq.n	8005af8 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	69fa      	ldr	r2, [r7, #28]
 8005b34:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	22ff      	movs	r2, #255	; 0xff
 8005b54:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3724      	adds	r7, #36	; 0x24
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd90      	pop	{r4, r7, pc}

08005b6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b084      	sub	sp, #16
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005b86:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b88:	f7fa fce4 	bl	8000554 <HAL_GetTick>
 8005b8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005b8e:	e009      	b.n	8005ba4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005b90:	f7fa fce0 	bl	8000554 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b9e:	d901      	bls.n	8005ba4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e007      	b.n	8005bb4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f003 0320 	and.w	r3, r3, #32
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0ee      	beq.n	8005b90 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d119      	bne.n	8005c0a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f04f 32ff 	mov.w	r2, #4294967295
 8005bde:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005be0:	f7fa fcb8 	bl	8000554 <HAL_GetTick>
 8005be4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005be6:	e009      	b.n	8005bfc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005be8:	f7fa fcb4 	bl	8000554 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005bf6:	d901      	bls.n	8005bfc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e007      	b.n	8005c0c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d0ee      	beq.n	8005be8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8005c22:	e005      	b.n	8005c30 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	3301      	adds	r3, #1
 8005c28:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8005c2a:	79fb      	ldrb	r3, [r7, #7]
 8005c2c:	3b0a      	subs	r3, #10
 8005c2e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8005c30:	79fb      	ldrb	r3, [r7, #7]
 8005c32:	2b09      	cmp	r3, #9
 8005c34:	d8f6      	bhi.n	8005c24 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	011b      	lsls	r3, r3, #4
 8005c3c:	b2da      	uxtb	r2, r3
 8005c3e:	79fb      	ldrb	r3, [r7, #7]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	b2db      	uxtb	r3, r3
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3714      	adds	r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	7f1b      	ldrb	r3, [r3, #28]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_RTCEx_SetTimeStamp+0x1c>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e03e      	b.n	8005cea <HAL_RTCEx_SetTimeStamp+0x9a>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2202      	movs	r2, #2
 8005c76:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	689a      	ldr	r2, [r3, #8]
 8005c7e:	4b1e      	ldr	r3, [pc, #120]	; (8005cf8 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	22ca      	movs	r2, #202	; 0xca
 8005c92:	625a      	str	r2, [r3, #36]	; 0x24
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2253      	movs	r2, #83	; 0x53
 8005c9a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0206 	bic.w	r2, r2, #6
 8005caa:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cd2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	22ff      	movs	r2, #255	; 0xff
 8005cda:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	371c      	adds	r7, #28
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	fffff7f7 	.word	0xfffff7f7

08005cfc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b088      	sub	sp, #32
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8005d04:	2300      	movs	r3, #0
 8005d06:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e149      	b.n	8005fae <HAL_SAI_Init+0x2b2>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if(hsai->State == HAL_SAI_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f00f ff86 	bl	8015c40 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f94f 	bl	8005fe0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d007      	beq.n	8005d5a <HAL_SAI_Init+0x5e>
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d302      	bcc.n	8005d54 <HAL_SAI_Init+0x58>
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d006      	beq.n	8005d60 <HAL_SAI_Init+0x64>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
  default:
    break;
 8005d52:	e008      	b.n	8005d66 <HAL_SAI_Init+0x6a>
      tmpregisterGCR = 0;
 8005d54:	2300      	movs	r3, #0
 8005d56:	61fb      	str	r3, [r7, #28]
      break;
 8005d58:	e005      	b.n	8005d66 <HAL_SAI_Init+0x6a>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	61fb      	str	r3, [r7, #28]
      break;
 8005d5e:	e002      	b.n	8005d66 <HAL_SAI_Init+0x6a>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005d60:	2320      	movs	r3, #32
 8005d62:	61fb      	str	r3, [r7, #28]
      break;
 8005d64:	bf00      	nop
  }

  switch(hsai->Init.Synchro)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	2b03      	cmp	r3, #3
 8005d6c:	d81d      	bhi.n	8005daa <HAL_SAI_Init+0xae>
 8005d6e:	a201      	add	r2, pc, #4	; (adr r2, 8005d74 <HAL_SAI_Init+0x78>)
 8005d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d74:	08005d85 	.word	0x08005d85
 8005d78:	08005d8b 	.word	0x08005d8b
 8005d7c:	08005d93 	.word	0x08005d93
 8005d80:	08005d9b 	.word	0x08005d9b
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 8005d84:	2300      	movs	r3, #0
 8005d86:	617b      	str	r3, [r7, #20]
      }
      break;
 8005d88:	e010      	b.n	8005dac <HAL_SAI_Init+0xb0>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 8005d8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d8e:	617b      	str	r3, [r7, #20]
      }
      break;
 8005d90:	e00c      	b.n	8005dac <HAL_SAI_Init+0xb0>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d96:	617b      	str	r3, [r7, #20]
      }
      break;
 8005d98:	e008      	b.n	8005dac <HAL_SAI_Init+0xb0>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8005d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005d9e:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	f043 0301 	orr.w	r3, r3, #1
 8005da6:	61fb      	str	r3, [r7, #28]
      }
      break;
 8005da8:	e000      	b.n	8005dac <HAL_SAI_Init+0xb0>
  default:
    break;
 8005daa:	bf00      	nop
  }

  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a81      	ldr	r2, [pc, #516]	; (8005fb8 <HAL_SAI_Init+0x2bc>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d004      	beq.n	8005dc0 <HAL_SAI_Init+0xc4>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a80      	ldr	r2, [pc, #512]	; (8005fbc <HAL_SAI_Init+0x2c0>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d103      	bne.n	8005dc8 <HAL_SAI_Init+0xcc>
  {
    SAI1->GCR = tmpregisterGCR;
 8005dc0:	4a7f      	ldr	r2, [pc, #508]	; (8005fc0 <HAL_SAI_Init+0x2c4>)
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	e002      	b.n	8005dce <HAL_SAI_Init+0xd2>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005dc8:	4a7e      	ldr	r2, [pc, #504]	; (8005fc4 <HAL_SAI_Init+0x2c8>)
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	6013      	str	r3, [r2, #0]
  }

  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d043      	beq.n	8005e5e <HAL_SAI_Init+0x162>
  {
    uint32_t freq = 0;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a76      	ldr	r2, [pc, #472]	; (8005fb8 <HAL_SAI_Init+0x2bc>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d004      	beq.n	8005dee <HAL_SAI_Init+0xf2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a74      	ldr	r2, [pc, #464]	; (8005fbc <HAL_SAI_Init+0x2c0>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d104      	bne.n	8005df8 <HAL_SAI_Init+0xfc>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005dee:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005df2:	f7ff fa8d 	bl	8005310 <HAL_RCCEx_GetPeriphCLKFreq>
 8005df6:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a72      	ldr	r2, [pc, #456]	; (8005fc8 <HAL_SAI_Init+0x2cc>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d004      	beq.n	8005e0c <HAL_SAI_Init+0x110>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a71      	ldr	r2, [pc, #452]	; (8005fcc <HAL_SAI_Init+0x2d0>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d104      	bne.n	8005e16 <HAL_SAI_Init+0x11a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005e0c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005e10:	f7ff fa7e 	bl	8005310 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e14:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	005b      	lsls	r3, r3, #1
 8005e20:	461a      	mov	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	69db      	ldr	r3, [r3, #28]
 8005e26:	025b      	lsls	r3, r3, #9
 8005e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e2c:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	4a67      	ldr	r2, [pc, #412]	; (8005fd0 <HAL_SAI_Init+0x2d4>)
 8005e32:	fba2 2303 	umull	r2, r3, r2, r3
 8005e36:	08da      	lsrs	r2, r3, #3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 8005e3c:	68f9      	ldr	r1, [r7, #12]
 8005e3e:	4b64      	ldr	r3, [pc, #400]	; (8005fd0 <HAL_SAI_Init+0x2d4>)
 8005e40:	fba3 2301 	umull	r2, r3, r3, r1
 8005e44:	08da      	lsrs	r2, r3, #3
 8005e46:	4613      	mov	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4413      	add	r3, r2
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	1aca      	subs	r2, r1, r3
 8005e50:	2a08      	cmp	r2, #8
 8005e52:	d904      	bls.n	8005e5e <HAL_SAI_Init+0x162>
    {
      hsai->Init.Mckdiv+= 1;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	621a      	str	r2, [r3, #32]
    }
  }

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d003      	beq.n	8005e6e <HAL_SAI_Init+0x172>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d109      	bne.n	8005e82 <HAL_SAI_Init+0x186>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d101      	bne.n	8005e7a <HAL_SAI_Init+0x17e>
 8005e76:	2300      	movs	r3, #0
 8005e78:	e001      	b.n	8005e7e <HAL_SAI_Init+0x182>
 8005e7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e7e:	61bb      	str	r3, [r7, #24]
 8005e80:	e008      	b.n	8005e94 <HAL_SAI_Init+0x198>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d102      	bne.n	8005e90 <HAL_SAI_Init+0x194>
 8005e8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e8e:	e000      	b.n	8005e92 <HAL_SAI_Init+0x196>
 8005e90:	2300      	movs	r3, #0
 8005e92:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6819      	ldr	r1, [r3, #0]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	4b4d      	ldr	r3, [pc, #308]	; (8005fd4 <HAL_SAI_Init+0x2d8>)
 8005ea0:	400b      	ands	r3, r1
 8005ea2:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6819      	ldr	r1, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eb2:	431a      	orrs	r2, r3
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005eb8:	431a      	orrs	r2, r3
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	431a      	orrs	r2, r3
                        ckstr_bits | syncen_bits |                               \
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	431a      	orrs	r2, r3
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ckstr_bits | syncen_bits |                               \
 8005ecc:	431a      	orrs	r2, r3
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	431a      	orrs	r2, r3
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	695b      	ldr	r3, [r3, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ed8:	431a      	orrs	r2, r3
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	051b      	lsls	r3, r3, #20
 8005ee0:	431a      	orrs	r2, r3
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6859      	ldr	r1, [r3, #4]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	4b38      	ldr	r3, [pc, #224]	; (8005fd8 <HAL_SAI_Init+0x2dc>)
 8005ef6:	400b      	ands	r3, r1
 8005ef8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6859      	ldr	r1, [r3, #4]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	699a      	ldr	r2, [r3, #24]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0e:	431a      	orrs	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	430a      	orrs	r2, r1
 8005f16:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6899      	ldr	r1, [r3, #8]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4b2e      	ldr	r3, [pc, #184]	; (8005fdc <HAL_SAI_Init+0x2e0>)
 8005f24:	400b      	ands	r3, r1
 8005f26:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	6899      	ldr	r1, [r3, #8]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f32:	1e5a      	subs	r2, r3, #1
                          hsai->FrameInit.FSOffset |
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8005f38:	431a      	orrs	r2, r3
                          hsai->FrameInit.FSDefinition |
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8005f3e:	431a      	orrs	r2, r3
                          hsai->FrameInit.FSPolarity   |
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8005f44:	431a      	orrs	r2, r3
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	021b      	lsls	r3, r3, #8
                          hsai->FrameInit.FSPolarity   |
 8005f4e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68d9      	ldr	r1, [r3, #12]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	f24f 0320 	movw	r3, #61472	; 0xf020
 8005f66:	400b      	ands	r3, r1
 8005f68:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));

  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68d9      	ldr	r1, [r3, #12]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f78:	431a      	orrs	r2, r3
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f7e:	041b      	lsls	r3, r3, #16
 8005f80:	431a      	orrs	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f86:	3b01      	subs	r3, #1
 8005f88:	021b      	lsls	r3, r3, #8
 8005f8a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	430a      	orrs	r2, r1
 8005f92:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3720      	adds	r7, #32
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	40015804 	.word	0x40015804
 8005fbc:	40015824 	.word	0x40015824
 8005fc0:	40015800 	.word	0x40015800
 8005fc4:	40015c00 	.word	0x40015c00
 8005fc8:	40015c04 	.word	0x40015c04
 8005fcc:	40015c24 	.word	0x40015c24
 8005fd0:	cccccccd 	.word	0xcccccccd
 8005fd4:	ff05c010 	.word	0xff05c010
 8005fd8:	ffff1ff0 	.word	0xffff1ff0
 8005fdc:	fff88000 	.word	0xfff88000

08005fe0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005fe0:	b490      	push	{r4, r7}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock /7/1000);
 8005fe8:	4b16      	ldr	r3, [pc, #88]	; (8006044 <SAI_Disable+0x64>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a16      	ldr	r2, [pc, #88]	; (8006048 <SAI_Disable+0x68>)
 8005fee:	fba2 2303 	umull	r2, r3, r2, r3
 8005ff2:	0b1b      	lsrs	r3, r3, #12
 8005ff4:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006008:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800600a:	4623      	mov	r3, r4
 800600c:	1e5c      	subs	r4, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10a      	bne.n	8006028 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006018:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	73fb      	strb	r3, [r7, #15]
      break;
 8006026:	e006      	b.n	8006036 <SAI_Disable+0x56>
    }
  } while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e9      	bne.n	800600a <SAI_Disable+0x2a>

  return status;
 8006036:	7bfb      	ldrb	r3, [r7, #15]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3710      	adds	r7, #16
 800603c:	46bd      	mov	sp, r7
 800603e:	bc90      	pop	{r4, r7}
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	2000002c 	.word	0x2000002c
 8006048:	95cbec1b 	.word	0x95cbec1b

0800604c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e01d      	b.n	800609a <HAL_SD_Init+0x4e>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d105      	bne.n	8006076 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f00f fa27 	bl	80154c4 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2203      	movs	r2, #3
 800607a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f80f 	bl	80060a2 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80060a2:	b5b0      	push	{r4, r5, r7, lr}
 80060a4:	b08e      	sub	sp, #56	; 0x38
 80060a6:	af04      	add	r7, sp, #16
 80060a8:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80060aa:	2300      	movs	r3, #0
 80060ac:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80060ae:	2300      	movs	r3, #0
 80060b0:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80060b2:	2300      	movs	r3, #0
 80060b4:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80060b6:	2300      	movs	r3, #0
 80060b8:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80060ba:	2300      	movs	r3, #0
 80060bc:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80060be:	2300      	movs	r3, #0
 80060c0:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80060c2:	2376      	movs	r3, #118	; 0x76
 80060c4:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	466c      	mov	r4, sp
 80060cc:	f107 0318 	add.w	r3, r7, #24
 80060d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80060d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80060d8:	f107 030c 	add.w	r3, r7, #12
 80060dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060de:	4628      	mov	r0, r5
 80060e0:	f003 fbe4 	bl	80098ac <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd); 
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060f2:	605a      	str	r2, [r3, #4]
  
  /* Set Power State to ON */
  SDMMC_PowerState_ON(hsd->Instance);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f003 fc21 	bl	8009940 <SDMMC_PowerState_ON>
  
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	685a      	ldr	r2, [r3, #4]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800610c:	605a      	str	r2, [r3, #4]
  
  /* Required power up waiting time before starting the SD initialization sequence */
  HAL_Delay(2);
 800610e:	2002      	movs	r0, #2
 8006110:	f7fa fa2c 	bl	800056c <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fff4 	bl	8007102 <SD_PowerON>
 800611a:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800611c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00b      	beq.n	800613a <HAL_SD_InitCard+0x98>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800612e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006130:	431a      	orrs	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e013      	b.n	8006162 <HAL_SD_InitCard+0xc0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 ff18 	bl	8006f70 <SD_InitCard>
 8006140:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00b      	beq.n	8006160 <HAL_SD_InitCard+0xbe>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	431a      	orrs	r2, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e000      	b.n	8006162 <HAL_SD_InitCard+0xc0>
  }

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3728      	adds	r7, #40	; 0x28
 8006166:	46bd      	mov	sp, r7
 8006168:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800616c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read  
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b08c      	sub	sp, #48	; 0x30
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
 8006178:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800617a:	2300      	movs	r3, #0
 800617c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d107      	bne.n	8006194 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006188:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e0b0      	b.n	80062f6 <HAL_SD_ReadBlocks_DMA+0x18a>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	f040 80a9 	bne.w	80062f4 <HAL_SD_ReadBlocks_DMA+0x188>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	441a      	add	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d907      	bls.n	80061c6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ba:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e097      	b.n	80062f6 <HAL_SD_ReadBlocks_DMA+0x18a>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2203      	movs	r2, #3
 80061ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2200      	movs	r2, #0
 80061d4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80061e4:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ea:	4a45      	ldr	r2, [pc, #276]	; (8006300 <HAL_SD_ReadBlocks_DMA+0x194>)
 80061ec:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f2:	4a44      	ldr	r2, [pc, #272]	; (8006304 <HAL_SD_ReadBlocks_DMA+0x198>)
 80061f4:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061fa:	2200      	movs	r2, #0
 80061fc:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3380      	adds	r3, #128	; 0x80
 8006208:	4619      	mov	r1, r3
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	025b      	lsls	r3, r3, #9
 8006210:	089b      	lsrs	r3, r3, #2
 8006212:	f7fa ff2b 	bl	800106c <HAL_DMA_Start_IT>
    
    /* Enable SD DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f042 0208 	orr.w	r2, r2, #8
 8006224:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800622a:	2b01      	cmp	r3, #1
 800622c:	d002      	beq.n	8006234 <HAL_SD_ReadBlocks_DMA+0xc8>
    {
      BlockAdd *= 512U;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	025b      	lsls	r3, r3, #9
 8006232:	607b      	str	r3, [r7, #4]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006234:	f04f 33ff 	mov.w	r3, #4294967295
 8006238:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	025b      	lsls	r3, r3, #9
 800623e:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006240:	2390      	movs	r3, #144	; 0x90
 8006242:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006244:	2302      	movs	r3, #2
 8006246:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006248:	2300      	movs	r3, #0
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800624c:	2301      	movs	r3, #1
 800624e:	62bb      	str	r3, [r7, #40]	; 0x28
    SDMMC_ConfigData(hsd->Instance, &config);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f107 0214 	add.w	r2, r7, #20
 8006258:	4611      	mov	r1, r2
 800625a:	4618      	mov	r0, r3
 800625c:	f003 fbd8 	bl	8009a10 <SDMMC_ConfigData>

    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006268:	4618      	mov	r0, r3
 800626a:	f003 fbfd 	bl	8009a68 <SDMMC_CmdBlockLength>
 800626e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006272:	2b00      	cmp	r3, #0
 8006274:	d010      	beq.n	8006298 <HAL_SD_ReadBlocks_DMA+0x12c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS); 
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800627e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006286:	431a      	orrs	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e02e      	b.n	80062f6 <HAL_SD_ReadBlocks_DMA+0x18a>
    }
        
    /* Read Blocks in DMA mode */
    if(NumberOfBlocks > 1U)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d90a      	bls.n	80062b4 <HAL_SD_ReadBlocks_DMA+0x148>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2282      	movs	r2, #130	; 0x82
 80062a2:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6879      	ldr	r1, [r7, #4]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f003 fc24 	bl	8009af8 <SDMMC_CmdReadMultiBlock>
 80062b0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80062b2:	e009      	b.n	80062c8 <HAL_SD_ReadBlocks_DMA+0x15c>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2281      	movs	r2, #129	; 0x81
 80062b8:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */ 
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6879      	ldr	r1, [r7, #4]
 80062c0:	4618      	mov	r0, r3
 80062c2:	f003 fbf5 	bl	8009ab0 <SDMMC_CmdReadSingleBlock>
 80062c6:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80062c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d010      	beq.n	80062f0 <HAL_SD_ReadBlocks_DMA+0x184>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS); 
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80062d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062de:	431a      	orrs	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e002      	b.n	80062f6 <HAL_SD_ReadBlocks_DMA+0x18a>
    }

    return HAL_OK;
 80062f0:	2300      	movs	r3, #0
 80062f2:	e000      	b.n	80062f6 <HAL_SD_ReadBlocks_DMA+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80062f4:	2302      	movs	r3, #2
  }
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3730      	adds	r7, #48	; 0x30
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	08006d75 	.word	0x08006d75
 8006304:	08006de3 	.word	0x08006de3

08006308 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written  
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b08c      	sub	sp, #48	; 0x30
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
 8006314:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006316:	2300      	movs	r3, #0
 8006318:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d107      	bne.n	8006330 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006324:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e0b0      	b.n	8006492 <HAL_SD_WriteBlocks_DMA+0x18a>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b01      	cmp	r3, #1
 800633a:	f040 80a9 	bne.w	8006490 <HAL_SD_WriteBlocks_DMA+0x188>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	441a      	add	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800634e:	429a      	cmp	r2, r3
 8006350:	d907      	bls.n	8006362 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006356:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e097      	b.n	8006492 <HAL_SD_WriteBlocks_DMA+0x18a>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2203      	movs	r2, #3
 8006366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2200      	movs	r2, #0
 8006370:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));    
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f042 021a 	orr.w	r2, r2, #26
 8006380:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006386:	4a45      	ldr	r2, [pc, #276]	; (800649c <HAL_SD_WriteBlocks_DMA+0x194>)
 8006388:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638e:	4a44      	ldr	r2, [pc, #272]	; (80064a0 <HAL_SD_WriteBlocks_DMA+0x198>)
 8006390:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006396:	2200      	movs	r2, #0
 8006398:	651a      	str	r2, [r3, #80]	; 0x50
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d002      	beq.n	80063a8 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      BlockAdd *= 512U;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	025b      	lsls	r3, r3, #9
 80063a6:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063b0:	4618      	mov	r0, r3
 80063b2:	f003 fb59 	bl	8009a68 <SDMMC_CmdBlockLength>
 80063b6:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 80063b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d010      	beq.n	80063e0 <HAL_SD_WriteBlocks_DMA+0xd8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS); 
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80063c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ce:	431a      	orrs	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e058      	b.n	8006492 <HAL_SD_WriteBlocks_DMA+0x18a>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d90a      	bls.n	80063fc <HAL_SD_WriteBlocks_DMA+0xf4>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	22a0      	movs	r2, #160	; 0xa0
 80063ea:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6879      	ldr	r1, [r7, #4]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f003 fbc8 	bl	8009b88 <SDMMC_CmdWriteMultiBlock>
 80063f8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80063fa:	e009      	b.n	8006410 <HAL_SD_WriteBlocks_DMA+0x108>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2290      	movs	r2, #144	; 0x90
 8006400:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	6879      	ldr	r1, [r7, #4]
 8006408:	4618      	mov	r0, r3
 800640a:	f003 fb99 	bl	8009b40 <SDMMC_CmdWriteSingleBlock>
 800640e:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006412:	2b00      	cmp	r3, #0
 8006414:	d010      	beq.n	8006438 <HAL_SD_WriteBlocks_DMA+0x130>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS); 
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800641e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006426:	431a      	orrs	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e02c      	b.n	8006492 <HAL_SD_WriteBlocks_DMA+0x18a>
    }
    
    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0208 	orr.w	r2, r2, #8
 8006446:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800644c:	68b9      	ldr	r1, [r7, #8]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	3380      	adds	r3, #128	; 0x80
 8006454:	461a      	mov	r2, r3
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	025b      	lsls	r3, r3, #9
 800645a:	089b      	lsrs	r3, r3, #2
 800645c:	f7fa fe06 	bl	800106c <HAL_DMA_Start_IT>
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006460:	f04f 33ff 	mov.w	r3, #4294967295
 8006464:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	025b      	lsls	r3, r3, #9
 800646a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800646c:	2390      	movs	r3, #144	; 0x90
 800646e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006470:	2300      	movs	r3, #0
 8006472:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006474:	2300      	movs	r3, #0
 8006476:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8006478:	2301      	movs	r3, #1
 800647a:	62bb      	str	r3, [r7, #40]	; 0x28
    SDMMC_ConfigData(hsd->Instance, &config);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f107 0214 	add.w	r2, r7, #20
 8006484:	4611      	mov	r1, r2
 8006486:	4618      	mov	r0, r3
 8006488:	f003 fac2 	bl	8009a10 <SDMMC_ConfigData>
    
    return HAL_OK;
 800648c:	2300      	movs	r3, #0
 800648e:	e000      	b.n	8006492 <HAL_SD_WriteBlocks_DMA+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8006490:	2302      	movs	r3, #2
  }
}
 8006492:	4618      	mov	r0, r3
 8006494:	3730      	adds	r7, #48	; 0x30
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	08006d4b 	.word	0x08006d4b
 80064a0:	08006de3 	.word	0x08006de3

080064a4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80064ac:	2300      	movs	r3, #0
 80064ae:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDMMC interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DATAEND) != RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 808b 	beq.w	80065d6 <HAL_SD_IRQHandler+0x132>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND); 
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80064d8:	63da      	str	r2, [r3, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064de:	f003 0308 	and.w	r3, r3, #8
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d03a      	beq.n	800655c <HAL_SD_IRQHandler+0xb8>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d105      	bne.n	80064fe <HAL_SD_IRQHandler+0x5a>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f6:	f003 0320 	and.w	r3, r3, #32
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d011      	beq.n	8006522 <HAL_SD_IRQHandler+0x7e>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4618      	mov	r0, r3
 8006504:	f003 fb64 	bl	8009bd0 <SDMMC_CmdStopTransfer>
 8006508:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d008      	beq.n	8006522 <HAL_SD_IRQHandler+0x7e>
        {
          hsd->ErrorCode |= errorstate;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	431a      	orrs	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f000 f915 	bl	800674c <HAL_SD_ErrorCallback>
#endif
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800652a:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	2b00      	cmp	r3, #0
 800653e:	d105      	bne.n	800654c <HAL_SD_IRQHandler+0xa8>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006544:	f003 0302 	and.w	r3, r3, #2
 8006548:	2b00      	cmp	r3, #0
 800654a:	d003      	beq.n	8006554 <HAL_SD_IRQHandler+0xb0>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f00c fca5 	bl	8012e9c <HAL_SD_RxCpltCallback>
#else
      HAL_SD_ErrorCallback(hsd);
#endif
    }
  }
}
 8006552:	e0f3      	b.n	800673c <HAL_SD_IRQHandler+0x298>
        HAL_SD_TxCpltCallback(hsd);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f00c fc97 	bl	8012e88 <HAL_SD_TxCpltCallback>
}
 800655a:	e0ef      	b.n	800673c <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 80e9 	beq.w	800673c <HAL_SD_IRQHandler+0x298>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b00      	cmp	r3, #0
 8006574:	d011      	beq.n	800659a <HAL_SD_IRQHandler+0xf6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f003 fb28 	bl	8009bd0 <SDMMC_CmdStopTransfer>
 8006580:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d008      	beq.n	800659a <HAL_SD_IRQHandler+0xf6>
          hsd->ErrorCode |= errorstate;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	431a      	orrs	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 f8d9 	bl	800674c <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659e:	f003 0301 	and.w	r3, r3, #1
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f040 80ca 	bne.w	800673c <HAL_SD_IRQHandler+0x298>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	f040 80c3 	bne.w	800673c <HAL_SD_IRQHandler+0x298>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0208 	bic.w	r2, r2, #8
 80065c4:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f00c fc5a 	bl	8012e88 <HAL_SD_TxCpltCallback>
}
 80065d4:	e0b2      	b.n	800673c <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXFIFOHE) != RESET)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d008      	beq.n	80065f6 <HAL_SD_IRQHandler+0x152>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_TXFIFOHE);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80065ec:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 ffe4 	bl	80075bc <SD_Write_IT>
}
 80065f4:	e0a2      	b.n	800673c <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXFIFOHF) != RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006600:	2b00      	cmp	r3, #0
 8006602:	d008      	beq.n	8006616 <HAL_SD_IRQHandler+0x172>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXFIFOHF);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800660c:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 ffac 	bl	800756c <SD_Read_IT>
}
 8006614:	e092      	b.n	800673c <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_TXUNDERR) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800661c:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 808b 	beq.w	800673c <HAL_SD_IRQHandler+0x298>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b00      	cmp	r3, #0
 8006632:	d005      	beq.n	8006640 <HAL_SD_IRQHandler+0x19c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006638:	f043 0202 	orr.w	r2, r3, #2
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006646:	f003 0308 	and.w	r3, r3, #8
 800664a:	2b00      	cmp	r3, #0
 800664c:	d005      	beq.n	800665a <HAL_SD_IRQHandler+0x1b6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006652:	f043 0208 	orr.w	r2, r3, #8
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006660:	f003 0320 	and.w	r3, r3, #32
 8006664:	2b00      	cmp	r3, #0
 8006666:	d005      	beq.n	8006674 <HAL_SD_IRQHandler+0x1d0>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666c:	f043 0220 	orr.w	r2, r3, #32
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667a:	f003 0310 	and.w	r3, r3, #16
 800667e:	2b00      	cmp	r3, #0
 8006680:	d005      	beq.n	800668e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	f043 0210 	orr.w	r2, r3, #16
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006696:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80066a6:	63da      	str	r2, [r3, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d036      	beq.n	8006722 <HAL_SD_IRQHandler+0x27e>
      if(hsd->hdmatx != NULL)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d011      	beq.n	80066e0 <HAL_SD_IRQHandler+0x23c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c0:	4a20      	ldr	r2, [pc, #128]	; (8006744 <HAL_SD_IRQHandler+0x2a0>)
 80066c2:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7fa fd2f 	bl	800112c <HAL_DMA_Abort_IT>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d033      	beq.n	800673c <HAL_SD_IRQHandler+0x298>
          SD_DMATxAbort(hsd->hdmatx);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d8:	4618      	mov	r0, r3
 80066da:	f000 fbcd 	bl	8006e78 <SD_DMATxAbort>
}
 80066de:	e02d      	b.n	800673c <HAL_SD_IRQHandler+0x298>
      else if(hsd->hdmarx != NULL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d011      	beq.n	800670c <HAL_SD_IRQHandler+0x268>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ec:	4a16      	ldr	r2, [pc, #88]	; (8006748 <HAL_SD_IRQHandler+0x2a4>)
 80066ee:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066f4:	4618      	mov	r0, r3
 80066f6:	f7fa fd19 	bl	800112c <HAL_DMA_Abort_IT>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d01d      	beq.n	800673c <HAL_SD_IRQHandler+0x298>
          SD_DMARxAbort(hsd->hdmarx);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006704:	4618      	mov	r0, r3
 8006706:	f000 fbf5 	bl	8006ef4 <SD_DMARxAbort>
}
 800670a:	e017      	b.n	800673c <HAL_SD_IRQHandler+0x298>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f00c fbaa 	bl	8012e74 <HAL_SD_AbortCallback>
}
 8006720:	e00c      	b.n	800673c <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006726:	f003 0308 	and.w	r3, r3, #8
 800672a:	2b00      	cmp	r3, #0
 800672c:	d006      	beq.n	800673c <HAL_SD_IRQHandler+0x298>
      hsd->State = HAL_SD_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f808 	bl	800674c <HAL_SD_ErrorCallback>
}
 800673c:	bf00      	nop
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	08006e79 	.word	0x08006e79
 8006748:	08006ef5 	.word	0x08006ef5

0800674c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8006754:	bf00      	nop
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006760:	b480      	push	{r7}
 8006762:	b085      	sub	sp, #20
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0] & 0xFF000000U) >> 24;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006772:	0e1b      	lsrs	r3, r3, #24
 8006774:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0) >> 6);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	099b      	lsrs	r3, r3, #6
 800677a:	b2db      	uxtb	r3, r3
 800677c:	f003 0303 	and.w	r3, r3, #3
 8006780:	b2da      	uxtb	r2, r3
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3C) >> 2);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	089b      	lsrs	r3, r3, #2
 800678a:	b2db      	uxtb	r3, r3
 800678c:	f003 030f 	and.w	r3, r3, #15
 8006790:	b2da      	uxtb	r2, r3
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	b2db      	uxtb	r3, r3
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0] & 0x00FF0000) >> 16;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067a8:	0c1b      	lsrs	r3, r3, #16
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	b2da      	uxtb	r2, r3
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0] & 0x0000FF00) >> 8;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067ba:	0a1b      	lsrs	r3, r3, #8
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	b2da      	uxtb	r2, r3
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0] & 0x000000FF;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	b2da      	uxtb	r2, r3
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1] & 0xFF000000U) >> 24;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067dc:	0e1b      	lsrs	r3, r3, #24
 80067de:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	011b      	lsls	r3, r3, #4
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1] & 0x00FF0000U) >> 16;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067f0:	0c1b      	lsrs	r3, r3, #16
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	88db      	ldrh	r3, [r3, #6]
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	091b      	lsrs	r3, r3, #4
 8006800:	b29b      	uxth	r3, r3
 8006802:	f003 030f 	and.w	r3, r3, #15
 8006806:	b29b      	uxth	r3, r3
 8006808:	4313      	orrs	r3, r2
 800680a:	b29a      	uxth	r2, r3
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0F);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	b2db      	uxtb	r3, r3
 8006814:	f003 030f 	and.w	r3, r3, #15
 8006818:	b2da      	uxtb	r2, r3
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1] & 0x0000FF00U) >> 8;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006822:	0a1b      	lsrs	r3, r3, #8
 8006824:	b2db      	uxtb	r3, r3
 8006826:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80) >> 7);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	09db      	lsrs	r3, r3, #7
 800682c:	b2db      	uxtb	r3, r3
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	b2da      	uxtb	r2, r3
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40) >> 6);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	099b      	lsrs	r3, r3, #6
 800683c:	b2db      	uxtb	r3, r3
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	b2da      	uxtb	r2, r3
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20) >> 5);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	b2db      	uxtb	r3, r3
 800684e:	f003 0301 	and.w	r3, r3, #1
 8006852:	b2da      	uxtb	r2, r3
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10) >> 4);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	091b      	lsrs	r3, r3, #4
 800685c:	b2db      	uxtb	r3, r3
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	b2da      	uxtb	r2, r3
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0; /*!< Reserved */
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	2200      	movs	r2, #0
 800686c:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006872:	2b00      	cmp	r3, #0
 8006874:	f040 8086 	bne.w	8006984 <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03) << 10;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	029b      	lsls	r3, r3, #10
 800687c:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1] & 0x000000FFU);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006888:	b2db      	uxtb	r3, r3
 800688a:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	691a      	ldr	r2, [r3, #16]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	431a      	orrs	r2, r3
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800689e:	0e1b      	lsrs	r3, r3, #24
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0) >> 6;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	691a      	ldr	r2, [r3, #16]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	099b      	lsrs	r3, r3, #6
 80068ac:	f003 0303 	and.w	r3, r3, #3
 80068b0:	431a      	orrs	r2, r3
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	08db      	lsrs	r3, r3, #3
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	f003 0307 	and.w	r3, r3, #7
 80068c0:	b2da      	uxtb	r2, r3
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	f003 0307 	and.w	r3, r3, #7
 80068ce:	b2da      	uxtb	r2, r3
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x00FF0000U) >> 16);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068d8:	0c1b      	lsrs	r3, r3, #16
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	095b      	lsrs	r3, r3, #5
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	f003 0307 	and.w	r3, r3, #7
 80068e8:	b2da      	uxtb	r2, r3
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	089b      	lsrs	r3, r3, #2
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	f003 0307 	and.w	r3, r3, #7
 80068f8:	b2da      	uxtb	r2, r3
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03) << 1;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	b2db      	uxtb	r3, r3
 8006902:	005b      	lsls	r3, r3, #1
 8006904:	b2db      	uxtb	r3, r3
 8006906:	f003 0306 	and.w	r3, r3, #6
 800690a:	b2da      	uxtb	r2, r3
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x0000FF00U) >> 8);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006914:	0a1b      	lsrs	r3, r3, #8
 8006916:	b2db      	uxtb	r3, r3
 8006918:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80) >> 7;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	7e1b      	ldrb	r3, [r3, #24]
 800691e:	b2da      	uxtb	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	09db      	lsrs	r3, r3, #7
 8006924:	b2db      	uxtb	r3, r3
 8006926:	f003 0301 	and.w	r3, r3, #1
 800692a:	b2db      	uxtb	r3, r3
 800692c:	4313      	orrs	r3, r2
 800692e:	b2da      	uxtb	r2, r3
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1) ;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1 << (pCSD->DeviceSizeMul + 2));
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	7e1b      	ldrb	r3, [r3, #24]
 8006942:	b2db      	uxtb	r3, r3
 8006944:	3302      	adds	r3, #2
 8006946:	2201      	movs	r2, #1
 8006948:	409a      	lsls	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800694e:	fb02 f203 	mul.w	r2, r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1 << (pCSD->RdBlockLen);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	7a1b      	ldrb	r3, [r3, #8]
 800695a:	b2db      	uxtb	r3, r3
 800695c:	461a      	mov	r2, r3
 800695e:	2301      	movs	r3, #1
 8006960:	4093      	lsls	r3, r2
 8006962:	461a      	mov	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512); 
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006970:	0a52      	lsrs	r2, r2, #9
 8006972:	fb02 f203 	mul.w	r2, r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006980:	661a      	str	r2, [r3, #96]	; 0x60
 8006982:	e04d      	b.n	8006a20 <HAL_SD_GetCardCSD+0x2c0>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006988:	2b01      	cmp	r3, #1
 800698a:	d138      	bne.n	80069fe <HAL_SD_GetCardCSD+0x29e>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1] & 0x000000FFU);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006990:	b2db      	uxtb	r3, r3
 8006992:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3F) << 16;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	041b      	lsls	r3, r3, #16
 8006998:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069a4:	0e1b      	lsrs	r3, r3, #24
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	691a      	ldr	r2, [r3, #16]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	021b      	lsls	r3, r3, #8
 80069b2:	431a      	orrs	r2, r3
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x00FF0000U) >> 16);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069bc:	0c1b      	lsrs	r3, r3, #16
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	691a      	ldr	r2, [r3, #16]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	431a      	orrs	r2, r3
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x0000FF00U) >> 8);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069d2:	0a1b      	lsrs	r3, r3, #8
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1) * 1024);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	691b      	ldr	r3, [r3, #16]
 80069dc:	3301      	adds	r3, #1
 80069de:	029a      	lsls	r2, r3, #10
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	655a      	str	r2, [r3, #84]	; 0x54
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069f2:	659a      	str	r2, [r3, #88]	; 0x58
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	661a      	str	r2, [r3, #96]	; 0x60
 80069fc:	e010      	b.n	8006a20 <HAL_SD_GetCardCSD+0x2c0>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006a06:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e0c1      	b.n	8006ba4 <HAL_SD_GetCardCSD+0x444>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40) >> 6;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	099b      	lsrs	r3, r3, #6
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	b2da      	uxtb	r2, r3
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3F) << 1;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	005b      	lsls	r3, r3, #1
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2] & 0x000000FF);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80) >> 7;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	7e9b      	ldrb	r3, [r3, #26]
 8006a4e:	b2da      	uxtb	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	09db      	lsrs	r3, r3, #7
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	b2db      	uxtb	r3, r3
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7F);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a6c:	b2da      	uxtb	r2, r3
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3] & 0xFF000000U) >> 24);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a76:	0e1b      	lsrs	r3, r3, #24
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80) >> 7;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	09db      	lsrs	r3, r3, #7
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	f003 0301 	and.w	r3, r3, #1
 8006a86:	b2da      	uxtb	r2, r3
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60) >> 5;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	095b      	lsrs	r3, r3, #5
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	f003 0303 	and.w	r3, r3, #3
 8006a96:	b2da      	uxtb	r2, r3
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1C) >> 2;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	089b      	lsrs	r3, r3, #2
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	f003 0307 	and.w	r3, r3, #7
 8006aa6:	b2da      	uxtb	r2, r3
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03) << 2;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	f003 030c 	and.w	r3, r3, #12
 8006ab8:	b2da      	uxtb	r2, r3
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3] & 0x00FF0000) >> 16);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac2:	0c1b      	lsrs	r3, r3, #16
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0) >> 6;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	7fdb      	ldrb	r3, [r3, #31]
 8006acc:	b2da      	uxtb	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	099b      	lsrs	r3, r3, #6
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	f003 0303 	and.w	r3, r3, #3
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	4313      	orrs	r3, r2
 8006adc:	b2da      	uxtb	r2, r3
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	095b      	lsrs	r3, r3, #5
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3] & 0x0000FF00) >> 8);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b10:	0a1b      	lsrs	r3, r3, #8
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80) >> 7;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	09db      	lsrs	r3, r3, #7
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	f003 0301 	and.w	r3, r3, #1
 8006b20:	b2da      	uxtb	r2, r3
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40) >> 6;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	099b      	lsrs	r3, r3, #6
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20) >> 5;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	095b      	lsrs	r3, r3, #5
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	b2da      	uxtb	r2, r3
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10) >> 4;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	091b      	lsrs	r3, r3, #4
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	b2da      	uxtb	r2, r3
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0C) >> 2;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	089b      	lsrs	r3, r3, #2
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	f003 0303 	and.w	r3, r3, #3
 8006b68:	b2da      	uxtb	r2, r3
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	f003 0303 	and.w	r3, r3, #3
 8006b78:	b2da      	uxtb	r2, r3
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3] & 0x000000FF);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFE) >> 1;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	085b      	lsrs	r3, r3, #1
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b92:	b2da      	uxtb	r2, r3
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3714      	adds	r7, #20
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006c08:	b5b0      	push	{r4, r5, r7, lr}
 8006c0a:	b08e      	sub	sp, #56	; 0x38
 8006c0c:	af04      	add	r7, sp, #16
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006c12:	2300      	movs	r3, #0
 8006c14:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2203      	movs	r2, #3
 8006c1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d02e      	beq.n	8006c84 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c2c:	d106      	bne.n	8006c3c <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c32:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	639a      	str	r2, [r3, #56]	; 0x38
 8006c3a:	e029      	b.n	8006c90 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c42:	d10a      	bne.n	8006c5a <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 fb2e 	bl	80072a6 <SD_WideBus_Enable>
 8006c4a:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	639a      	str	r2, [r3, #56]	; 0x38
 8006c58:	e01a      	b.n	8006c90 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10a      	bne.n	8006c76 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fb6d 	bl	8007340 <SD_WideBus_Disable>
 8006c66:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6e:	431a      	orrs	r2, r3
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	639a      	str	r2, [r3, #56]	; 0x38
 8006c74:	e00c      	b.n	8006c90 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	639a      	str	r2, [r3, #56]	; 0x38
 8006c82:	e005      	b.n	8006c90 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006ca0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e024      	b.n	8006cf8 <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	699b      	ldr	r3, [r3, #24]
 8006cce:	623b      	str	r3, [r7, #32]
    SDMMC_Init(hsd->Instance, Init);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681d      	ldr	r5, [r3, #0]
 8006cd4:	466c      	mov	r4, sp
 8006cd6:	f107 0318 	add.w	r3, r7, #24
 8006cda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006cde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006ce2:	f107 030c 	add.w	r3, r7, #12
 8006ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ce8:	4628      	mov	r0, r5
 8006cea:	f002 fddf 	bl	80098ac <SDMMC_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3728      	adds	r7, #40	; 0x28
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bdb0      	pop	{r4, r5, r7, pc}

08006d00 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 8006d08:	2304      	movs	r3, #4
 8006d0a:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 8006d14:	f107 030c 	add.w	r3, r7, #12
 8006d18:	4619      	mov	r1, r3
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 fa99 	bl	8007252 <SD_SendStatus>
 8006d20:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d005      	beq.n	8006d34 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	431a      	orrs	r2, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9) & 0x0F);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	0a5b      	lsrs	r3, r3, #9
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 8006d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
 8006d4a:	b480      	push	{r7}
 8006d4c:	b085      	sub	sp, #20
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d56:	60fb      	str	r3, [r7, #12]
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d66:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006d68:	bf00      	nop
 8006d6a:	3714      	adds	r7, #20
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d80:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60bb      	str	r3, [r7, #8]
  
  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d8a:	2b82      	cmp	r3, #130	; 0x82
 8006d8c:	d111      	bne.n	8006db2 <SD_DMAReceiveCplt+0x3e>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f002 ff1c 	bl	8009bd0 <SDMMC_CmdStopTransfer>
 8006d98:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d008      	beq.n	8006db2 <SD_DMAReceiveCplt+0x3e>
    {
      hsd->ErrorCode |= errorstate;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	431a      	orrs	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f7ff fccd 	bl	800674c <HAL_SD_ErrorCallback>
    }
  }
  
  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0208 	bic.w	r2, r2, #8
 8006dc0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006dca:	639a      	str	r2, [r3, #56]	; 0x38
  
  hsd->State = HAL_SD_STATE_READY;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f00c f861 	bl	8012e9c <HAL_SD_RxCpltCallback>
#endif
}
 8006dda:	bf00      	nop
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <SD_DMAError>:
* @brief  DMA SD communication error callback 
* @param  hdma DMA handle
* @retval None
*/
static void SD_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dee:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f7fa fb47 	bl	8001484 <HAL_DMA_GetError>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	d039      	beq.n	8006e70 <SD_DMAError+0x8e>
  {
    if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d004      	beq.n	8006e10 <SD_DMAError+0x2e>
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d12c      	bne.n	8006e6a <SD_DMAError+0x88>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006e18:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8006e28:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);
      
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	f7ff ff62 	bl	8006d00 <HAL_SD_GetCardState>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	72fb      	strb	r3, [r7, #11]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006e40:	7afb      	ldrb	r3, [r7, #11]
 8006e42:	2b06      	cmp	r3, #6
 8006e44:	d002      	beq.n	8006e4c <SD_DMAError+0x6a>
 8006e46:	7afb      	ldrb	r3, [r7, #11]
 8006e48:	2b05      	cmp	r3, #5
 8006e4a:	d10a      	bne.n	8006e62 <SD_DMAError+0x80>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4618      	mov	r0, r3
 8006e52:	f002 febd 	bl	8009bd0 <SDMMC_CmdStopTransfer>
 8006e56:	4602      	mov	r2, r0
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	639a      	str	r2, [r3, #56]	; 0x38
      }
      
      hsd->State= HAL_SD_STATE_READY;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2201      	movs	r2, #1
 8006e66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f7ff fc6e 	bl	800674c <HAL_SD_ErrorCallback>
#endif
  }
}
 8006e70:	bf00      	nop
 8006e72:	3710      	adds	r7, #16
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e84:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d002      	beq.n	8006e94 <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2200      	movs	r2, #0
 8006e92:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d127      	bne.n	8006eec <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	f7ff ff2f 	bl	8006d00 <HAL_SD_GetCardState>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006eb4:	7afb      	ldrb	r3, [r7, #11]
 8006eb6:	2b06      	cmp	r3, #6
 8006eb8:	d002      	beq.n	8006ec0 <SD_DMATxAbort+0x48>
 8006eba:	7afb      	ldrb	r3, [r7, #11]
 8006ebc:	2b05      	cmp	r3, #5
 8006ebe:	d115      	bne.n	8006eec <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f002 fe83 	bl	8009bd0 <SDMMC_CmdStopTransfer>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d003      	beq.n	8006ee6 <SD_DMATxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f00b ffc8 	bl	8012e74 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8006ee4:	e002      	b.n	8006eec <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f7ff fc30 	bl	800674c <HAL_SD_ErrorCallback>
}
 8006eec:	bf00      	nop
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f00:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d002      	beq.n	8006f10 <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d127      	bne.n	8006f68 <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f7ff fef1 	bl	8006d00 <HAL_SD_GetCardState>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006f30:	7afb      	ldrb	r3, [r7, #11]
 8006f32:	2b06      	cmp	r3, #6
 8006f34:	d002      	beq.n	8006f3c <SD_DMARxAbort+0x48>
 8006f36:	7afb      	ldrb	r3, [r7, #11]
 8006f38:	2b05      	cmp	r3, #5
 8006f3a:	d115      	bne.n	8006f68 <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f002 fe45 	bl	8009bd0 <SDMMC_CmdStopTransfer>
 8006f46:	4602      	mov	r2, r0
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f4c:	431a      	orrs	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d003      	beq.n	8006f62 <SD_DMARxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8006f5a:	68f8      	ldr	r0, [r7, #12]
 8006f5c:	f00b ff8a 	bl	8012e74 <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8006f60:	e002      	b.n	8006f68 <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f7ff fbf2 	bl	800674c <HAL_SD_ErrorCallback>
}
 8006f68:	bf00      	nop
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006f70:	b5b0      	push	{r4, r5, r7, lr}
 8006f72:	b094      	sub	sp, #80	; 0x50
 8006f74:	af04      	add	r7, sp, #16
 8006f76:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0) 
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4618      	mov	r0, r3
 8006f86:	f002 fce9 	bl	800995c <SDMMC_GetPowerState>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d102      	bne.n	8006f96 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006f90:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006f94:	e0b1      	b.n	80070fa <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f9a:	2b03      	cmp	r3, #3
 8006f9c:	d02f      	beq.n	8006ffe <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f002 ff2f 	bl	8009e06 <SDMMC_CmdSendCID>
 8006fa8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <SD_InitCard+0x44>
    {
      return errorstate;
 8006fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fb2:	e0a2      	b.n	80070fa <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2100      	movs	r1, #0
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f002 fd13 	bl	80099e6 <SDMMC_GetResponse>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2104      	movs	r1, #4
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f002 fd0a 	bl	80099e6 <SDMMC_GetResponse>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2108      	movs	r1, #8
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f002 fd01 	bl	80099e6 <SDMMC_GetResponse>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	210c      	movs	r1, #12
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f002 fcf8 	bl	80099e6 <SDMMC_GetResponse>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007002:	2b03      	cmp	r3, #3
 8007004:	d00d      	beq.n	8007022 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f107 020e 	add.w	r2, r7, #14
 800700e:	4611      	mov	r1, r2
 8007010:	4618      	mov	r0, r3
 8007012:	f002 ff39 	bl	8009e88 <SDMMC_CmdSetRelAdd>
 8007016:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <SD_InitCard+0xb2>
    {
      return errorstate;
 800701e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007020:	e06b      	b.n	80070fa <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007026:	2b03      	cmp	r3, #3
 8007028:	d036      	beq.n	8007098 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800702a:	89fb      	ldrh	r3, [r7, #14]
 800702c:	461a      	mov	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800703a:	041b      	lsls	r3, r3, #16
 800703c:	4619      	mov	r1, r3
 800703e:	4610      	mov	r0, r2
 8007040:	f002 ff01 	bl	8009e46 <SDMMC_CmdSendCSD>
 8007044:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <SD_InitCard+0xe0>
    {
      return errorstate;
 800704c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800704e:	e054      	b.n	80070fa <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2100      	movs	r1, #0
 8007056:	4618      	mov	r0, r3
 8007058:	f002 fcc5 	bl	80099e6 <SDMMC_GetResponse>
 800705c:	4602      	mov	r2, r0
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2104      	movs	r1, #4
 8007068:	4618      	mov	r0, r3
 800706a:	f002 fcbc 	bl	80099e6 <SDMMC_GetResponse>
 800706e:	4602      	mov	r2, r0
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2108      	movs	r1, #8
 800707a:	4618      	mov	r0, r3
 800707c:	f002 fcb3 	bl	80099e6 <SDMMC_GetResponse>
 8007080:	4602      	mov	r2, r0
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	210c      	movs	r1, #12
 800708c:	4618      	mov	r0, r3
 800708e:	f002 fcaa 	bl	80099e6 <SDMMC_GetResponse>
 8007092:	4602      	mov	r2, r0
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2104      	movs	r1, #4
 800709e:	4618      	mov	r0, r3
 80070a0:	f002 fca1 	bl	80099e6 <SDMMC_GetResponse>
 80070a4:	4603      	mov	r3, r0
 80070a6:	0d1a      	lsrs	r2, r3, #20
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 80070ac:	f107 0310 	add.w	r3, r7, #16
 80070b0:	4619      	mov	r1, r3
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7ff fb54 	bl	8006760 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6819      	ldr	r1, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070c0:	041b      	lsls	r3, r3, #16
 80070c2:	f04f 0400 	mov.w	r4, #0
 80070c6:	461a      	mov	r2, r3
 80070c8:	4623      	mov	r3, r4
 80070ca:	4608      	mov	r0, r1
 80070cc:	f002 fda4 	bl	8009c18 <SDMMC_CmdSelDesel>
 80070d0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80070d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d001      	beq.n	80070dc <SD_InitCard+0x16c>
  {
    return errorstate;
 80070d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070da:	e00e      	b.n	80070fa <SD_InitCard+0x18a>
  }

  /* Configure SDMMC peripheral interface */     
  SDMMC_Init(hsd->Instance, hsd->Init);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681d      	ldr	r5, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	466c      	mov	r4, sp
 80070e4:	f103 0210 	add.w	r2, r3, #16
 80070e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80070ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80070ee:	3304      	adds	r3, #4
 80070f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80070f2:	4628      	mov	r0, r5
 80070f4:	f002 fbda 	bl	80098ac <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3740      	adds	r7, #64	; 0x40
 80070fe:	46bd      	mov	sp, r7
 8007100:	bdb0      	pop	{r4, r5, r7, pc}

08007102 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b086      	sub	sp, #24
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 800710a:	2300      	movs	r3, #0
 800710c:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0, validvoltage = 0;
 800710e:	2300      	movs	r3, #0
 8007110:	617b      	str	r3, [r7, #20]
 8007112:	2300      	movs	r3, #0
 8007114:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007116:	2300      	movs	r3, #0
 8007118:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4618      	mov	r0, r3
 8007120:	f002 fd9f 	bl	8009c62 <SDMMC_CmdGoIdleState>
 8007124:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d001      	beq.n	8007130 <SD_PowerON+0x2e>
  {
    return errorstate;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	e08c      	b.n	800724a <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4618      	mov	r0, r3
 8007136:	f002 fdb4 	bl	8009ca2 <SDMMC_CmdOperCond>
 800713a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d03d      	beq.n	80071be <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0)
 8007148:	e032      	b.n	80071b0 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	1c5a      	adds	r2, r3, #1
 800714e:	60ba      	str	r2, [r7, #8]
 8007150:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007154:	4293      	cmp	r3, r2
 8007156:	d102      	bne.n	800715e <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007158:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800715c:	e075      	b.n	800724a <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2100      	movs	r1, #0
 8007164:	4618      	mov	r0, r3
 8007166:	f002 fdbd 	bl	8009ce4 <SDMMC_CmdAppCommand>
 800716a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d002      	beq.n	8007178 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007172:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007176:	e068      	b.n	800724a <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2100      	movs	r1, #0
 800717e:	4618      	mov	r0, r3
 8007180:	f002 fdd4 	bl	8009d2c <SDMMC_CmdAppOperCommand>
 8007184:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d002      	beq.n	8007192 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800718c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007190:	e05b      	b.n	800724a <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2100      	movs	r1, #0
 8007198:	4618      	mov	r0, r3
 800719a:	f002 fc24 	bl	80099e6 <SDMMC_GetResponse>
 800719e:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	0fdb      	lsrs	r3, r3, #31
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	bf0c      	ite	eq
 80071a8:	2301      	moveq	r3, #1
 80071aa:	2300      	movne	r3, #0
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0)
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d0c9      	beq.n	800714a <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	645a      	str	r2, [r3, #68]	; 0x44
 80071bc:	e044      	b.n	8007248 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0)
 80071c4:	e031      	b.n	800722a <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	60ba      	str	r2, [r7, #8]
 80071cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d102      	bne.n	80071da <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80071d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80071d8:	e037      	b.n	800724a <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	2100      	movs	r1, #0
 80071e0:	4618      	mov	r0, r3
 80071e2:	f002 fd7f 	bl	8009ce4 <SDMMC_CmdAppCommand>
 80071e6:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d001      	beq.n	80071f2 <SD_PowerON+0xf0>
      {
        return errorstate;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	e02b      	b.n	800724a <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80071fa:	4618      	mov	r0, r3
 80071fc:	f002 fd96 	bl	8009d2c <SDMMC_CmdAppOperCommand>
 8007200:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d001      	beq.n	800720c <SD_PowerON+0x10a>
      {
        return errorstate;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	e01e      	b.n	800724a <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2100      	movs	r1, #0
 8007212:	4618      	mov	r0, r3
 8007214:	f002 fbe7 	bl	80099e6 <SDMMC_GetResponse>
 8007218:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	0fdb      	lsrs	r3, r3, #31
 800721e:	2b01      	cmp	r3, #1
 8007220:	bf0c      	ite	eq
 8007222:	2301      	moveq	r3, #1
 8007224:	2300      	movne	r3, #0
 8007226:	b2db      	uxtb	r3, r3
 8007228:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0)
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d0ca      	beq.n	80071c6 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2201      	movs	r2, #1
 800723e:	645a      	str	r2, [r3, #68]	; 0x44
 8007240:	e002      	b.n	8007248 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b084      	sub	sp, #16
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
 800725a:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800725c:	2300      	movs	r3, #0
 800725e:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d102      	bne.n	800726c <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 8007266:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800726a:	e018      	b.n	800729e <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007274:	041b      	lsls	r3, r3, #16
 8007276:	4619      	mov	r1, r3
 8007278:	4610      	mov	r0, r2
 800727a:	f002 fe28 	bl	8009ece <SDMMC_CmdSendStatus>
 800727e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <SD_SendStatus+0x38>
  {
    return errorstate;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	e009      	b.n	800729e <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2100      	movs	r1, #0
 8007290:	4618      	mov	r0, r3
 8007292:	f002 fba8 	bl	80099e6 <SDMMC_GetResponse>
 8007296:	4602      	mov	r2, r0
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80072a6:	b580      	push	{r7, lr}
 80072a8:	b086      	sub	sp, #24
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
  uint32_t scr[2] = {0, 0};
 80072ae:	2300      	movs	r3, #0
 80072b0:	60fb      	str	r3, [r7, #12]
 80072b2:	2300      	movs	r3, #0
 80072b4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80072b6:	2300      	movs	r3, #0
 80072b8:	617b      	str	r3, [r7, #20]
  
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f002 fb90 	bl	80099e6 <SDMMC_GetResponse>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80072d0:	d102      	bne.n	80072d8 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80072d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80072d6:	e02f      	b.n	8007338 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80072d8:	f107 030c 	add.w	r3, r7, #12
 80072dc:	4619      	mov	r1, r3
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f87b 	bl	80073da <SD_FindSCR>
 80072e4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d001      	beq.n	80072f0 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	e023      	b.n	8007338 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d01c      	beq.n	8007334 <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007302:	041b      	lsls	r3, r3, #16
 8007304:	4619      	mov	r1, r3
 8007306:	4610      	mov	r0, r2
 8007308:	f002 fcec 	bl	8009ce4 <SDMMC_CmdAppCommand>
 800730c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	e00f      	b.n	8007338 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2102      	movs	r1, #2
 800731e:	4618      	mov	r0, r3
 8007320:	f002 fd2a 	bl	8009d78 <SDMMC_CmdBusWidth>
 8007324:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d001      	beq.n	8007330 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	e003      	b.n	8007338 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8007330:	2300      	movs	r3, #0
 8007332:	e001      	b.n	8007338 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007334:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007338:	4618      	mov	r0, r3
 800733a:	3718      	adds	r7, #24
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b086      	sub	sp, #24
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  uint32_t scr[2] = {0, 0};
 8007348:	2300      	movs	r3, #0
 800734a:	60fb      	str	r3, [r7, #12]
 800734c:	2300      	movs	r3, #0
 800734e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007350:	2300      	movs	r3, #0
 8007352:	617b      	str	r3, [r7, #20]
  
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2100      	movs	r1, #0
 800735a:	4618      	mov	r0, r3
 800735c:	f002 fb43 	bl	80099e6 <SDMMC_GetResponse>
 8007360:	4603      	mov	r3, r0
 8007362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007366:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800736a:	d102      	bne.n	8007372 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800736c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007370:	e02f      	b.n	80073d2 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007372:	f107 030c 	add.w	r3, r7, #12
 8007376:	4619      	mov	r1, r3
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 f82e 	bl	80073da <SD_FindSCR>
 800737e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d001      	beq.n	800738a <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	e023      	b.n	80073d2 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d01c      	beq.n	80073ce <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800739c:	041b      	lsls	r3, r3, #16
 800739e:	4619      	mov	r1, r3
 80073a0:	4610      	mov	r0, r2
 80073a2:	f002 fc9f 	bl	8009ce4 <SDMMC_CmdAppCommand>
 80073a6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d001      	beq.n	80073b2 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	e00f      	b.n	80073d2 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2100      	movs	r1, #0
 80073b8:	4618      	mov	r0, r3
 80073ba:	f002 fcdd 	bl	8009d78 <SDMMC_CmdBusWidth>
 80073be:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d001      	beq.n	80073ca <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	e003      	b.n	80073d2 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 80073ca:	2300      	movs	r3, #0
 80073cc:	e001      	b.n	80073d2 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80073ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80073da:	b590      	push	{r4, r7, lr}
 80073dc:	b08f      	sub	sp, #60	; 0x3c
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80073e4:	2300      	movs	r3, #0
 80073e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 80073e8:	f7f9 f8b4 	bl	8000554 <HAL_GetTick>
 80073ec:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0;
 80073ee:	2300      	movs	r3, #0
 80073f0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2] = {0, 0};
 80073f2:	2300      	movs	r3, #0
 80073f4:	60fb      	str	r3, [r7, #12]
 80073f6:	2300      	movs	r3, #0
 80073f8:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2108      	movs	r1, #8
 8007400:	4618      	mov	r0, r3
 8007402:	f002 fb31 	bl	8009a68 <SDMMC_CmdBlockLength>
 8007406:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8007408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740a:	2b00      	cmp	r3, #0
 800740c:	d001      	beq.n	8007412 <SD_FindSCR+0x38>
  {
    return errorstate;
 800740e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007410:	e0a8      	b.n	8007564 <SD_FindSCR+0x18a>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16));
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800741a:	041b      	lsls	r3, r3, #16
 800741c:	4619      	mov	r1, r3
 800741e:	4610      	mov	r0, r2
 8007420:	f002 fc60 	bl	8009ce4 <SDMMC_CmdAppCommand>
 8007424:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8007426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007428:	2b00      	cmp	r3, #0
 800742a:	d001      	beq.n	8007430 <SD_FindSCR+0x56>
  {
    return errorstate;
 800742c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742e:	e099      	b.n	8007564 <SD_FindSCR+0x18a>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007430:	f04f 33ff 	mov.w	r3, #4294967295
 8007434:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8;
 8007436:	2308      	movs	r3, #8
 8007438:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800743a:	2330      	movs	r3, #48	; 0x30
 800743c:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800743e:	2302      	movs	r3, #2
 8007440:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007442:	2300      	movs	r3, #0
 8007444:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007446:	2301      	movs	r3, #1
 8007448:	62bb      	str	r3, [r7, #40]	; 0x28
  SDMMC_ConfigData(hsd->Instance, &config);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f107 0214 	add.w	r2, r7, #20
 8007452:	4611      	mov	r1, r2
 8007454:	4618      	mov	r0, r3
 8007456:	f002 fadb 	bl	8009a10 <SDMMC_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4618      	mov	r0, r3
 8007460:	f002 fcae 	bl	8009dc0 <SDMMC_CmdSendSCR>
 8007464:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8007466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007468:	2b00      	cmp	r3, #0
 800746a:	d022      	beq.n	80074b2 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800746c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800746e:	e079      	b.n	8007564 <SD_FindSCR+0x18a>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007476:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d00e      	beq.n	800749c <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6819      	ldr	r1, [r3, #0]
 8007482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007484:	009b      	lsls	r3, r3, #2
 8007486:	f107 020c 	add.w	r2, r7, #12
 800748a:	18d4      	adds	r4, r2, r3
 800748c:	4608      	mov	r0, r1
 800748e:	f002 fa39 	bl	8009904 <SDMMC_ReadFIFO>
 8007492:	4603      	mov	r3, r0
 8007494:	6023      	str	r3, [r4, #0]
      index++;
 8007496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007498:	3301      	adds	r3, #1
 800749a:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800749c:	f7f9 f85a 	bl	8000554 <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a4:	1ad3      	subs	r3, r2, r3
 80074a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074aa:	d102      	bne.n	80074b2 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80074ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80074b0:	e058      	b.n	8007564 <SD_FindSCR+0x18a>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074b8:	f240 432a 	movw	r3, #1066	; 0x42a
 80074bc:	4013      	ands	r3, r2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0d6      	beq.n	8007470 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074c8:	f003 0308 	and.w	r3, r3, #8
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d005      	beq.n	80074dc <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2208      	movs	r2, #8
 80074d6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80074d8:	2308      	movs	r3, #8
 80074da:	e043      	b.n	8007564 <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d005      	beq.n	80074f6 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2202      	movs	r2, #2
 80074f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80074f2:	2302      	movs	r3, #2
 80074f4:	e036      	b.n	8007564 <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074fc:	f003 0320 	and.w	r3, r3, #32
 8007500:	2b00      	cmp	r3, #0
 8007502:	d005      	beq.n	8007510 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2220      	movs	r2, #32
 800750a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 800750c:	2320      	movs	r3, #32
 800750e:	e029      	b.n	8007564 <SD_FindSCR+0x18a>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007518:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	061a      	lsls	r2, r3, #24
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	021b      	lsls	r3, r3, #8
 8007522:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007526:	431a      	orrs	r2, r3
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	0a1b      	lsrs	r3, r3, #8
 800752c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007530:	ea42 0103 	orr.w	r1, r2, r3
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	0e1a      	lsrs	r2, r3, #24
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	3304      	adds	r3, #4
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 800753c:	430a      	orrs	r2, r1
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800753e:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	061a      	lsls	r2, r3, #24
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	021b      	lsls	r3, r3, #8
 8007548:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800754c:	431a      	orrs	r2, r3
      ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24);
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	0a1b      	lsrs	r3, r3, #8
 8007552:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007556:	431a      	orrs	r2, r3
      ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24);
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	0e1b      	lsrs	r3, r3, #24
 800755c:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 8007562:	2300      	movs	r3, #0
}
 8007564:	4618      	mov	r0, r3
 8007566:	373c      	adds	r7, #60	; 0x3c
 8007568:	46bd      	mov	sp, r7
 800756a:	bd90      	pop	{r4, r7, pc}

0800756c <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800756c:	b590      	push	{r4, r7, lr}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007574:	2300      	movs	r3, #0
 8007576:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800757c:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDMMC Rx FIFO */
  for(count = 0; count < 8; count++)
 800757e:	2300      	movs	r3, #0
 8007580:	60fb      	str	r3, [r7, #12]
 8007582:	e00d      	b.n	80075a0 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDMMC_ReadFIFO(hsd->Instance);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6819      	ldr	r1, [r3, #0]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	68ba      	ldr	r2, [r7, #8]
 800758e:	18d4      	adds	r4, r2, r3
 8007590:	4608      	mov	r0, r1
 8007592:	f002 f9b7 	bl	8009904 <SDMMC_ReadFIFO>
 8007596:	4603      	mov	r3, r0
 8007598:	6023      	str	r3, [r4, #0]
  for(count = 0; count < 8; count++)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	3301      	adds	r3, #1
 800759e:	60fb      	str	r3, [r7, #12]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2b07      	cmp	r3, #7
 80075a4:	d9ee      	bls.n	8007584 <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075aa:	f103 0220 	add.w	r2, r3, #32
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3714      	adds	r7, #20
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd90      	pop	{r4, r7, pc}

080075bc <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80075c4:	2300      	movs	r3, #0
 80075c6:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDMMC Tx FIFO */
  for(count = 0; count < 8; count++)
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
 80075d2:	e00b      	b.n	80075ec <SD_Write_IT+0x30>
  {
    SDMMC_WriteFIFO(hsd->Instance, (tmp + count));
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6818      	ldr	r0, [r3, #0]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	4413      	add	r3, r2
 80075e0:	4619      	mov	r1, r3
 80075e2:	f002 f99c 	bl	800991e <SDMMC_WriteFIFO>
  for(count = 0; count < 8; count++)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	3301      	adds	r3, #1
 80075ea:	60fb      	str	r3, [r7, #12]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2b07      	cmp	r3, #7
 80075f0:	d9f0      	bls.n	80075d4 <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	f103 0220 	add.w	r2, r3, #32
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e025      	b.n	8007668 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d106      	bne.n	8007636 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f00e fafb 	bl	8015c2c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2202      	movs	r2, #2
 800763a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	3304      	adds	r3, #4
 8007646:	4619      	mov	r1, r3
 8007648:	4610      	mov	r0, r2
 800764a:	f002 f83d 	bl	80096c8 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6818      	ldr	r0, [r3, #0]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	461a      	mov	r2, r3
 8007658:	6839      	ldr	r1, [r7, #0]
 800765a:	f002 f8a7 	bl	80097ac <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3708      	adds	r7, #8
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if(hspdif == NULL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e04c      	b.n	800771c <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if(hspdif->State == HAL_SPDIFRX_STATE_RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007688:	b2db      	uxtb	r3, r3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f00d fffe 	bl	8015698 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2202      	movs	r2, #2
 80076a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f022 0203 	bic.w	r2, r2, #3
 80076b2:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	4b19      	ldr	r3, [pc, #100]	; (8007724 <HAL_SPDIFRX_Init+0xb4>)
 80076c0:	4013      	ands	r3, r2
 80076c2:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 80076cc:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 80076d2:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 80076d8:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 80076de:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 80076e4:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 80076ea:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 80076f0:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
             hspdif->Init.ChannelStatusMask |
 80076f6:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
             hspdif->Init.ValidityBitMask |
 80076fc:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	4313      	orrs	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]
             );


  hspdif->Instance->CR = tmpreg;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	649a      	str	r2, [r3, #72]	; 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  return HAL_OK;
 800771a:	2300      	movs	r3, #0
}
 800771c:	4618      	mov	r0, r3
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	fff88407 	.word	0xfff88407

08007728 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b082      	sub	sp, #8
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e01d      	b.n	8007776 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007740:	b2db      	uxtb	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d106      	bne.n	8007754 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f00d ffe4 	bl	801571c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2202      	movs	r2, #2
 8007758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	3304      	adds	r3, #4
 8007764:	4619      	mov	r1, r3
 8007766:	4610      	mov	r0, r2
 8007768:	f000 fb78 	bl	8007e5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	68da      	ldr	r2, [r3, #12]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f042 0201 	orr.w	r2, r2, #1
 8007796:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689a      	ldr	r2, [r3, #8]
 800779e:	4b0c      	ldr	r3, [pc, #48]	; (80077d0 <HAL_TIM_Base_Start_IT+0x50>)
 80077a0:	4013      	ands	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2b06      	cmp	r3, #6
 80077a8:	d00b      	beq.n	80077c2 <HAL_TIM_Base_Start_IT+0x42>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077b0:	d007      	beq.n	80077c2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f042 0201 	orr.w	r2, r2, #1
 80077c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3714      	adds	r7, #20
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr
 80077d0:	00010007 	.word	0x00010007

080077d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d101      	bne.n	80077e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e01d      	b.n	8007822 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d106      	bne.n	8007800 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f00d fffc 	bl	80157f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3304      	adds	r3, #4
 8007810:	4619      	mov	r1, r3
 8007812:	4610      	mov	r0, r2
 8007814:	f000 fb22 	bl	8007e5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b082      	sub	sp, #8
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	f003 0302 	and.w	r3, r3, #2
 800783c:	2b02      	cmp	r3, #2
 800783e:	d122      	bne.n	8007886 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b02      	cmp	r3, #2
 800784c:	d11b      	bne.n	8007886 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f06f 0202 	mvn.w	r2, #2
 8007856:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	f003 0303 	and.w	r3, r3, #3
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 fad7 	bl	8007e20 <HAL_TIM_IC_CaptureCallback>
 8007872:	e005      	b.n	8007880 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f000 fac9 	bl	8007e0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fada 	bl	8007e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b04      	cmp	r3, #4
 8007892:	d122      	bne.n	80078da <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	f003 0304 	and.w	r3, r3, #4
 800789e:	2b04      	cmp	r3, #4
 80078a0:	d11b      	bne.n	80078da <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f06f 0204 	mvn.w	r2, #4
 80078aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2202      	movs	r2, #2
 80078b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d003      	beq.n	80078c8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 faad 	bl	8007e20 <HAL_TIM_IC_CaptureCallback>
 80078c6:	e005      	b.n	80078d4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 fa9f 	bl	8007e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fab0 	bl	8007e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	691b      	ldr	r3, [r3, #16]
 80078e0:	f003 0308 	and.w	r3, r3, #8
 80078e4:	2b08      	cmp	r3, #8
 80078e6:	d122      	bne.n	800792e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f003 0308 	and.w	r3, r3, #8
 80078f2:	2b08      	cmp	r3, #8
 80078f4:	d11b      	bne.n	800792e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f06f 0208 	mvn.w	r2, #8
 80078fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2204      	movs	r2, #4
 8007904:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	69db      	ldr	r3, [r3, #28]
 800790c:	f003 0303 	and.w	r3, r3, #3
 8007910:	2b00      	cmp	r3, #0
 8007912:	d003      	beq.n	800791c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f000 fa83 	bl	8007e20 <HAL_TIM_IC_CaptureCallback>
 800791a:	e005      	b.n	8007928 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fa75 	bl	8007e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 fa86 	bl	8007e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2b10      	cmp	r3, #16
 800793a:	d122      	bne.n	8007982 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	f003 0310 	and.w	r3, r3, #16
 8007946:	2b10      	cmp	r3, #16
 8007948:	d11b      	bne.n	8007982 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f06f 0210 	mvn.w	r2, #16
 8007952:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2208      	movs	r2, #8
 8007958:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	69db      	ldr	r3, [r3, #28]
 8007960:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fa59 	bl	8007e20 <HAL_TIM_IC_CaptureCallback>
 800796e:	e005      	b.n	800797c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 fa4b 	bl	8007e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 fa5c 	bl	8007e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	2b01      	cmp	r3, #1
 800798e:	d10e      	bne.n	80079ae <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	f003 0301 	and.w	r3, r3, #1
 800799a:	2b01      	cmp	r3, #1
 800799c:	d107      	bne.n	80079ae <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f06f 0201 	mvn.w	r2, #1
 80079a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f00c ffe1 	bl	8014970 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b8:	2b80      	cmp	r3, #128	; 0x80
 80079ba:	d10e      	bne.n	80079da <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079c6:	2b80      	cmp	r3, #128	; 0x80
 80079c8:	d107      	bne.n	80079da <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 febd 	bl	8008754 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079e8:	d10e      	bne.n	8007a08 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f4:	2b80      	cmp	r3, #128	; 0x80
 80079f6:	d107      	bne.n	8007a08 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 feb0 	bl	8008768 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	691b      	ldr	r3, [r3, #16]
 8007a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a12:	2b40      	cmp	r3, #64	; 0x40
 8007a14:	d10e      	bne.n	8007a34 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a20:	2b40      	cmp	r3, #64	; 0x40
 8007a22:	d107      	bne.n	8007a34 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f000 fa0a 	bl	8007e48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	691b      	ldr	r3, [r3, #16]
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b20      	cmp	r3, #32
 8007a40:	d10e      	bne.n	8007a60 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	f003 0320 	and.w	r3, r3, #32
 8007a4c:	2b20      	cmp	r3, #32
 8007a4e:	d107      	bne.n	8007a60 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f06f 0220 	mvn.w	r2, #32
 8007a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 fe70 	bl	8008740 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a60:	bf00      	nop
 8007a62:	3708      	adds	r7, #8
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}

08007a68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b084      	sub	sp, #16
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d101      	bne.n	8007a82 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007a7e:	2302      	movs	r3, #2
 8007a80:	e105      	b.n	8007c8e <HAL_TIM_PWM_ConfigChannel+0x226>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2202      	movs	r2, #2
 8007a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2b14      	cmp	r3, #20
 8007a96:	f200 80f0 	bhi.w	8007c7a <HAL_TIM_PWM_ConfigChannel+0x212>
 8007a9a:	a201      	add	r2, pc, #4	; (adr r2, 8007aa0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa0:	08007af5 	.word	0x08007af5
 8007aa4:	08007c7b 	.word	0x08007c7b
 8007aa8:	08007c7b 	.word	0x08007c7b
 8007aac:	08007c7b 	.word	0x08007c7b
 8007ab0:	08007b35 	.word	0x08007b35
 8007ab4:	08007c7b 	.word	0x08007c7b
 8007ab8:	08007c7b 	.word	0x08007c7b
 8007abc:	08007c7b 	.word	0x08007c7b
 8007ac0:	08007b77 	.word	0x08007b77
 8007ac4:	08007c7b 	.word	0x08007c7b
 8007ac8:	08007c7b 	.word	0x08007c7b
 8007acc:	08007c7b 	.word	0x08007c7b
 8007ad0:	08007bb7 	.word	0x08007bb7
 8007ad4:	08007c7b 	.word	0x08007c7b
 8007ad8:	08007c7b 	.word	0x08007c7b
 8007adc:	08007c7b 	.word	0x08007c7b
 8007ae0:	08007bf9 	.word	0x08007bf9
 8007ae4:	08007c7b 	.word	0x08007c7b
 8007ae8:	08007c7b 	.word	0x08007c7b
 8007aec:	08007c7b 	.word	0x08007c7b
 8007af0:	08007c39 	.word	0x08007c39
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68b9      	ldr	r1, [r7, #8]
 8007afa:	4618      	mov	r0, r3
 8007afc:	f000 fa4e 	bl	8007f9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	699a      	ldr	r2, [r3, #24]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f042 0208 	orr.w	r2, r2, #8
 8007b0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	699a      	ldr	r2, [r3, #24]
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f022 0204 	bic.w	r2, r2, #4
 8007b1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	6999      	ldr	r1, [r3, #24]
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	691a      	ldr	r2, [r3, #16]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	619a      	str	r2, [r3, #24]
      break;
 8007b32:	e0a3      	b.n	8007c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68b9      	ldr	r1, [r7, #8]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 faa0 	bl	8008080 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	699a      	ldr	r2, [r3, #24]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	699a      	ldr	r2, [r3, #24]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	6999      	ldr	r1, [r3, #24]
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	021a      	lsls	r2, r3, #8
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	430a      	orrs	r2, r1
 8007b72:	619a      	str	r2, [r3, #24]
      break;
 8007b74:	e082      	b.n	8007c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68b9      	ldr	r1, [r7, #8]
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f000 faf7 	bl	8008170 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	69da      	ldr	r2, [r3, #28]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f042 0208 	orr.w	r2, r2, #8
 8007b90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	69da      	ldr	r2, [r3, #28]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f022 0204 	bic.w	r2, r2, #4
 8007ba0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69d9      	ldr	r1, [r3, #28]
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	691a      	ldr	r2, [r3, #16]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	61da      	str	r2, [r3, #28]
      break;
 8007bb4:	e062      	b.n	8007c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	68b9      	ldr	r1, [r7, #8]
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f000 fb4d 	bl	800825c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	69da      	ldr	r2, [r3, #28]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69da      	ldr	r2, [r3, #28]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69d9      	ldr	r1, [r3, #28]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	021a      	lsls	r2, r3, #8
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	61da      	str	r2, [r3, #28]
      break;
 8007bf6:	e041      	b.n	8007c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	68b9      	ldr	r1, [r7, #8]
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f000 fb84 	bl	800830c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f042 0208 	orr.w	r2, r2, #8
 8007c12:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f022 0204 	bic.w	r2, r2, #4
 8007c22:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	691a      	ldr	r2, [r3, #16]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007c36:	e021      	b.n	8007c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68b9      	ldr	r1, [r7, #8]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f000 fbb6 	bl	80083b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c52:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c62:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	021a      	lsls	r2, r3, #8
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	430a      	orrs	r2, r1
 8007c76:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007c78:	e000      	b.n	8007c7c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8007c7a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop

08007c98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d101      	bne.n	8007cb0 <HAL_TIM_ConfigClockSource+0x18>
 8007cac:	2302      	movs	r3, #2
 8007cae:	e0a6      	b.n	8007dfe <HAL_TIM_ConfigClockSource+0x166>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2202      	movs	r2, #2
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	4b4f      	ldr	r3, [pc, #316]	; (8007e08 <HAL_TIM_ConfigClockSource+0x170>)
 8007ccc:	4013      	ands	r3, r2
 8007cce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cd6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b40      	cmp	r3, #64	; 0x40
 8007ce6:	d067      	beq.n	8007db8 <HAL_TIM_ConfigClockSource+0x120>
 8007ce8:	2b40      	cmp	r3, #64	; 0x40
 8007cea:	d80b      	bhi.n	8007d04 <HAL_TIM_ConfigClockSource+0x6c>
 8007cec:	2b10      	cmp	r3, #16
 8007cee:	d073      	beq.n	8007dd8 <HAL_TIM_ConfigClockSource+0x140>
 8007cf0:	2b10      	cmp	r3, #16
 8007cf2:	d802      	bhi.n	8007cfa <HAL_TIM_ConfigClockSource+0x62>
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d06f      	beq.n	8007dd8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007cf8:	e078      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007cfa:	2b20      	cmp	r3, #32
 8007cfc:	d06c      	beq.n	8007dd8 <HAL_TIM_ConfigClockSource+0x140>
 8007cfe:	2b30      	cmp	r3, #48	; 0x30
 8007d00:	d06a      	beq.n	8007dd8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007d02:	e073      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d04:	2b70      	cmp	r3, #112	; 0x70
 8007d06:	d00d      	beq.n	8007d24 <HAL_TIM_ConfigClockSource+0x8c>
 8007d08:	2b70      	cmp	r3, #112	; 0x70
 8007d0a:	d804      	bhi.n	8007d16 <HAL_TIM_ConfigClockSource+0x7e>
 8007d0c:	2b50      	cmp	r3, #80	; 0x50
 8007d0e:	d033      	beq.n	8007d78 <HAL_TIM_ConfigClockSource+0xe0>
 8007d10:	2b60      	cmp	r3, #96	; 0x60
 8007d12:	d041      	beq.n	8007d98 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007d14:	e06a      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d1a:	d066      	beq.n	8007dea <HAL_TIM_ConfigClockSource+0x152>
 8007d1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d20:	d017      	beq.n	8007d52 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007d22:	e063      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	6899      	ldr	r1, [r3, #8]
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	f000 fc0a 	bl	800854c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007d46:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	609a      	str	r2, [r3, #8]
      break;
 8007d50:	e04c      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6818      	ldr	r0, [r3, #0]
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	6899      	ldr	r1, [r3, #8]
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685a      	ldr	r2, [r3, #4]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	68db      	ldr	r3, [r3, #12]
 8007d62:	f000 fbf3 	bl	800854c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	689a      	ldr	r2, [r3, #8]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d74:	609a      	str	r2, [r3, #8]
      break;
 8007d76:	e039      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6818      	ldr	r0, [r3, #0]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	6859      	ldr	r1, [r3, #4]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	461a      	mov	r2, r3
 8007d86:	f000 fb67 	bl	8008458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2150      	movs	r1, #80	; 0x50
 8007d90:	4618      	mov	r0, r3
 8007d92:	f000 fbc0 	bl	8008516 <TIM_ITRx_SetConfig>
      break;
 8007d96:	e029      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6818      	ldr	r0, [r3, #0]
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	6859      	ldr	r1, [r3, #4]
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	461a      	mov	r2, r3
 8007da6:	f000 fb86 	bl	80084b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2160      	movs	r1, #96	; 0x60
 8007db0:	4618      	mov	r0, r3
 8007db2:	f000 fbb0 	bl	8008516 <TIM_ITRx_SetConfig>
      break;
 8007db6:	e019      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6818      	ldr	r0, [r3, #0]
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	6859      	ldr	r1, [r3, #4]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	f000 fb47 	bl	8008458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2140      	movs	r1, #64	; 0x40
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f000 fba0 	bl	8008516 <TIM_ITRx_SetConfig>
      break;
 8007dd6:	e009      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4619      	mov	r1, r3
 8007de2:	4610      	mov	r0, r2
 8007de4:	f000 fb97 	bl	8008516 <TIM_ITRx_SetConfig>
      break;
 8007de8:	e000      	b.n	8007dec <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	fffeff88 	.word	0xfffeff88

08007e0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e3c:	bf00      	nop
 8007e3e:	370c      	adds	r7, #12
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e50:	bf00      	nop
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b085      	sub	sp, #20
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a40      	ldr	r2, [pc, #256]	; (8007f70 <TIM_Base_SetConfig+0x114>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d013      	beq.n	8007e9c <TIM_Base_SetConfig+0x40>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e7a:	d00f      	beq.n	8007e9c <TIM_Base_SetConfig+0x40>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a3d      	ldr	r2, [pc, #244]	; (8007f74 <TIM_Base_SetConfig+0x118>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d00b      	beq.n	8007e9c <TIM_Base_SetConfig+0x40>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a3c      	ldr	r2, [pc, #240]	; (8007f78 <TIM_Base_SetConfig+0x11c>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d007      	beq.n	8007e9c <TIM_Base_SetConfig+0x40>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a3b      	ldr	r2, [pc, #236]	; (8007f7c <TIM_Base_SetConfig+0x120>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d003      	beq.n	8007e9c <TIM_Base_SetConfig+0x40>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a3a      	ldr	r2, [pc, #232]	; (8007f80 <TIM_Base_SetConfig+0x124>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d108      	bne.n	8007eae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a2f      	ldr	r2, [pc, #188]	; (8007f70 <TIM_Base_SetConfig+0x114>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d02b      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ebc:	d027      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a2c      	ldr	r2, [pc, #176]	; (8007f74 <TIM_Base_SetConfig+0x118>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d023      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a2b      	ldr	r2, [pc, #172]	; (8007f78 <TIM_Base_SetConfig+0x11c>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d01f      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a2a      	ldr	r2, [pc, #168]	; (8007f7c <TIM_Base_SetConfig+0x120>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d01b      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a29      	ldr	r2, [pc, #164]	; (8007f80 <TIM_Base_SetConfig+0x124>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d017      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4a28      	ldr	r2, [pc, #160]	; (8007f84 <TIM_Base_SetConfig+0x128>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d013      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a27      	ldr	r2, [pc, #156]	; (8007f88 <TIM_Base_SetConfig+0x12c>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d00f      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	4a26      	ldr	r2, [pc, #152]	; (8007f8c <TIM_Base_SetConfig+0x130>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d00b      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	4a25      	ldr	r2, [pc, #148]	; (8007f90 <TIM_Base_SetConfig+0x134>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d007      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	4a24      	ldr	r2, [pc, #144]	; (8007f94 <TIM_Base_SetConfig+0x138>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d003      	beq.n	8007f0e <TIM_Base_SetConfig+0xb2>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	4a23      	ldr	r2, [pc, #140]	; (8007f98 <TIM_Base_SetConfig+0x13c>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d108      	bne.n	8007f20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	4313      	orrs	r3, r2
 8007f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	689a      	ldr	r2, [r3, #8]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4a0a      	ldr	r2, [pc, #40]	; (8007f70 <TIM_Base_SetConfig+0x114>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d003      	beq.n	8007f54 <TIM_Base_SetConfig+0xf8>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	4a0c      	ldr	r2, [pc, #48]	; (8007f80 <TIM_Base_SetConfig+0x124>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d103      	bne.n	8007f5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	691a      	ldr	r2, [r3, #16]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	615a      	str	r2, [r3, #20]
}
 8007f62:	bf00      	nop
 8007f64:	3714      	adds	r7, #20
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop
 8007f70:	40010000 	.word	0x40010000
 8007f74:	40000400 	.word	0x40000400
 8007f78:	40000800 	.word	0x40000800
 8007f7c:	40000c00 	.word	0x40000c00
 8007f80:	40010400 	.word	0x40010400
 8007f84:	40014000 	.word	0x40014000
 8007f88:	40014400 	.word	0x40014400
 8007f8c:	40014800 	.word	0x40014800
 8007f90:	40001800 	.word	0x40001800
 8007f94:	40001c00 	.word	0x40001c00
 8007f98:	40002000 	.word	0x40002000

08007f9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b087      	sub	sp, #28
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
 8007fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a1b      	ldr	r3, [r3, #32]
 8007faa:	f023 0201 	bic.w	r2, r3, #1
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	4b2b      	ldr	r3, [pc, #172]	; (8008074 <TIM_OC1_SetConfig+0xd8>)
 8007fc8:	4013      	ands	r3, r2
 8007fca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f023 0303 	bic.w	r3, r3, #3
 8007fd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68fa      	ldr	r2, [r7, #12]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	f023 0302 	bic.w	r3, r3, #2
 8007fe4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	697a      	ldr	r2, [r7, #20]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	4a21      	ldr	r2, [pc, #132]	; (8008078 <TIM_OC1_SetConfig+0xdc>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d003      	beq.n	8008000 <TIM_OC1_SetConfig+0x64>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a20      	ldr	r2, [pc, #128]	; (800807c <TIM_OC1_SetConfig+0xe0>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d10c      	bne.n	800801a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	f023 0308 	bic.w	r3, r3, #8
 8008006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	697a      	ldr	r2, [r7, #20]
 800800e:	4313      	orrs	r3, r2
 8008010:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	f023 0304 	bic.w	r3, r3, #4
 8008018:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a16      	ldr	r2, [pc, #88]	; (8008078 <TIM_OC1_SetConfig+0xdc>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d003      	beq.n	800802a <TIM_OC1_SetConfig+0x8e>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	4a15      	ldr	r2, [pc, #84]	; (800807c <TIM_OC1_SetConfig+0xe0>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d111      	bne.n	800804e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008030:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008038:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	695b      	ldr	r3, [r3, #20]
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	4313      	orrs	r3, r2
 8008042:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	699b      	ldr	r3, [r3, #24]
 8008048:	693a      	ldr	r2, [r7, #16]
 800804a:	4313      	orrs	r3, r2
 800804c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	68fa      	ldr	r2, [r7, #12]
 8008058:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	685a      	ldr	r2, [r3, #4]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	621a      	str	r2, [r3, #32]
}
 8008068:	bf00      	nop
 800806a:	371c      	adds	r7, #28
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr
 8008074:	fffeff8f 	.word	0xfffeff8f
 8008078:	40010000 	.word	0x40010000
 800807c:	40010400 	.word	0x40010400

08008080 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008080:	b480      	push	{r7}
 8008082:	b087      	sub	sp, #28
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6a1b      	ldr	r3, [r3, #32]
 800808e:	f023 0210 	bic.w	r2, r3, #16
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	4b2e      	ldr	r3, [pc, #184]	; (8008164 <TIM_OC2_SetConfig+0xe4>)
 80080ac:	4013      	ands	r3, r2
 80080ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	021b      	lsls	r3, r3, #8
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f023 0320 	bic.w	r3, r3, #32
 80080ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	011b      	lsls	r3, r3, #4
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	4313      	orrs	r3, r2
 80080d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a23      	ldr	r2, [pc, #140]	; (8008168 <TIM_OC2_SetConfig+0xe8>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d003      	beq.n	80080e8 <TIM_OC2_SetConfig+0x68>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4a22      	ldr	r2, [pc, #136]	; (800816c <TIM_OC2_SetConfig+0xec>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d10d      	bne.n	8008104 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	011b      	lsls	r3, r3, #4
 80080f6:	697a      	ldr	r2, [r7, #20]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008102:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a18      	ldr	r2, [pc, #96]	; (8008168 <TIM_OC2_SetConfig+0xe8>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d003      	beq.n	8008114 <TIM_OC2_SetConfig+0x94>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a17      	ldr	r2, [pc, #92]	; (800816c <TIM_OC2_SetConfig+0xec>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d113      	bne.n	800813c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800811a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008122:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	695b      	ldr	r3, [r3, #20]
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	693a      	ldr	r2, [r7, #16]
 800812c:	4313      	orrs	r3, r2
 800812e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	699b      	ldr	r3, [r3, #24]
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	4313      	orrs	r3, r2
 800813a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	68fa      	ldr	r2, [r7, #12]
 8008146:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	685a      	ldr	r2, [r3, #4]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	697a      	ldr	r2, [r7, #20]
 8008154:	621a      	str	r2, [r3, #32]
}
 8008156:	bf00      	nop
 8008158:	371c      	adds	r7, #28
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	feff8fff 	.word	0xfeff8fff
 8008168:	40010000 	.word	0x40010000
 800816c:	40010400 	.word	0x40010400

08008170 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008170:	b480      	push	{r7}
 8008172:	b087      	sub	sp, #28
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6a1b      	ldr	r3, [r3, #32]
 800817e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	69db      	ldr	r3, [r3, #28]
 8008196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	4b2d      	ldr	r3, [pc, #180]	; (8008250 <TIM_OC3_SetConfig+0xe0>)
 800819c:	4013      	ands	r3, r2
 800819e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f023 0303 	bic.w	r3, r3, #3
 80081a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80081b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	021b      	lsls	r3, r3, #8
 80081c0:	697a      	ldr	r2, [r7, #20]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	4a22      	ldr	r2, [pc, #136]	; (8008254 <TIM_OC3_SetConfig+0xe4>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d003      	beq.n	80081d6 <TIM_OC3_SetConfig+0x66>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a21      	ldr	r2, [pc, #132]	; (8008258 <TIM_OC3_SetConfig+0xe8>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d10d      	bne.n	80081f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80081dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	021b      	lsls	r3, r3, #8
 80081e4:	697a      	ldr	r2, [r7, #20]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80081f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	4a17      	ldr	r2, [pc, #92]	; (8008254 <TIM_OC3_SetConfig+0xe4>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d003      	beq.n	8008202 <TIM_OC3_SetConfig+0x92>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a16      	ldr	r2, [pc, #88]	; (8008258 <TIM_OC3_SetConfig+0xe8>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d113      	bne.n	800822a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008208:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008210:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	011b      	lsls	r3, r3, #4
 8008218:	693a      	ldr	r2, [r7, #16]
 800821a:	4313      	orrs	r3, r2
 800821c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	011b      	lsls	r3, r3, #4
 8008224:	693a      	ldr	r2, [r7, #16]
 8008226:	4313      	orrs	r3, r2
 8008228:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	693a      	ldr	r2, [r7, #16]
 800822e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	621a      	str	r2, [r3, #32]
}
 8008244:	bf00      	nop
 8008246:	371c      	adds	r7, #28
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr
 8008250:	fffeff8f 	.word	0xfffeff8f
 8008254:	40010000 	.word	0x40010000
 8008258:	40010400 	.word	0x40010400

0800825c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a1b      	ldr	r3, [r3, #32]
 800826a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	69db      	ldr	r3, [r3, #28]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	4b1e      	ldr	r3, [pc, #120]	; (8008300 <TIM_OC4_SetConfig+0xa4>)
 8008288:	4013      	ands	r3, r2
 800828a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008292:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	021b      	lsls	r3, r3, #8
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4313      	orrs	r3, r2
 800829e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80082a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	031b      	lsls	r3, r3, #12
 80082ae:	693a      	ldr	r2, [r7, #16]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a13      	ldr	r2, [pc, #76]	; (8008304 <TIM_OC4_SetConfig+0xa8>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d003      	beq.n	80082c4 <TIM_OC4_SetConfig+0x68>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a12      	ldr	r2, [pc, #72]	; (8008308 <TIM_OC4_SetConfig+0xac>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d109      	bne.n	80082d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	695b      	ldr	r3, [r3, #20]
 80082d0:	019b      	lsls	r3, r3, #6
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	697a      	ldr	r2, [r7, #20]
 80082dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	693a      	ldr	r2, [r7, #16]
 80082f0:	621a      	str	r2, [r3, #32]
}
 80082f2:	bf00      	nop
 80082f4:	371c      	adds	r7, #28
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	feff8fff 	.word	0xfeff8fff
 8008304:	40010000 	.word	0x40010000
 8008308:	40010400 	.word	0x40010400

0800830c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800830c:	b480      	push	{r7}
 800830e:	b087      	sub	sp, #28
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	4b1b      	ldr	r3, [pc, #108]	; (80083a4 <TIM_OC5_SetConfig+0x98>)
 8008338:	4013      	ands	r3, r2
 800833a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	4313      	orrs	r3, r2
 8008344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800834c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	041b      	lsls	r3, r3, #16
 8008354:	693a      	ldr	r2, [r7, #16]
 8008356:	4313      	orrs	r3, r2
 8008358:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a12      	ldr	r2, [pc, #72]	; (80083a8 <TIM_OC5_SetConfig+0x9c>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d003      	beq.n	800836a <TIM_OC5_SetConfig+0x5e>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a11      	ldr	r2, [pc, #68]	; (80083ac <TIM_OC5_SetConfig+0xa0>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d109      	bne.n	800837e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008370:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	695b      	ldr	r3, [r3, #20]
 8008376:	021b      	lsls	r3, r3, #8
 8008378:	697a      	ldr	r2, [r7, #20]
 800837a:	4313      	orrs	r3, r2
 800837c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	685a      	ldr	r2, [r3, #4]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	621a      	str	r2, [r3, #32]
}
 8008398:	bf00      	nop
 800839a:	371c      	adds	r7, #28
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr
 80083a4:	fffeff8f 	.word	0xfffeff8f
 80083a8:	40010000 	.word	0x40010000
 80083ac:	40010400 	.word	0x40010400

080083b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6a1b      	ldr	r3, [r3, #32]
 80083ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	4b1c      	ldr	r3, [pc, #112]	; (800844c <TIM_OC6_SetConfig+0x9c>)
 80083dc:	4013      	ands	r3, r2
 80083de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	021b      	lsls	r3, r3, #8
 80083e6:	68fa      	ldr	r2, [r7, #12]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80083f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	051b      	lsls	r3, r3, #20
 80083fa:	693a      	ldr	r2, [r7, #16]
 80083fc:	4313      	orrs	r3, r2
 80083fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a13      	ldr	r2, [pc, #76]	; (8008450 <TIM_OC6_SetConfig+0xa0>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d003      	beq.n	8008410 <TIM_OC6_SetConfig+0x60>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a12      	ldr	r2, [pc, #72]	; (8008454 <TIM_OC6_SetConfig+0xa4>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d109      	bne.n	8008424 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008416:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	695b      	ldr	r3, [r3, #20]
 800841c:	029b      	lsls	r3, r3, #10
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	4313      	orrs	r3, r2
 8008422:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	697a      	ldr	r2, [r7, #20]
 8008428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	685a      	ldr	r2, [r3, #4]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	feff8fff 	.word	0xfeff8fff
 8008450:	40010000 	.word	0x40010000
 8008454:	40010400 	.word	0x40010400

08008458 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6a1b      	ldr	r3, [r3, #32]
 8008468:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6a1b      	ldr	r3, [r3, #32]
 800846e:	f023 0201 	bic.w	r2, r3, #1
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	699b      	ldr	r3, [r3, #24]
 800847a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4313      	orrs	r3, r2
 800848c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	f023 030a 	bic.w	r3, r3, #10
 8008494:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	4313      	orrs	r3, r2
 800849c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	693a      	ldr	r2, [r7, #16]
 80084a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	697a      	ldr	r2, [r7, #20]
 80084a8:	621a      	str	r2, [r3, #32]
}
 80084aa:	bf00      	nop
 80084ac:	371c      	adds	r7, #28
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b087      	sub	sp, #28
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	60f8      	str	r0, [r7, #12]
 80084be:	60b9      	str	r1, [r7, #8]
 80084c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	f023 0210 	bic.w	r2, r3, #16
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	699b      	ldr	r3, [r3, #24]
 80084d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80084e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	031b      	lsls	r3, r3, #12
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80084f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	011b      	lsls	r3, r3, #4
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	693a      	ldr	r2, [r7, #16]
 8008508:	621a      	str	r2, [r3, #32]
}
 800850a:	bf00      	nop
 800850c:	371c      	adds	r7, #28
 800850e:	46bd      	mov	sp, r7
 8008510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008514:	4770      	bx	lr

08008516 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008516:	b480      	push	{r7}
 8008518:	b085      	sub	sp, #20
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800852c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800852e:	683a      	ldr	r2, [r7, #0]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4313      	orrs	r3, r2
 8008534:	f043 0307 	orr.w	r3, r3, #7
 8008538:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	68fa      	ldr	r2, [r7, #12]
 800853e:	609a      	str	r2, [r3, #8]
}
 8008540:	bf00      	nop
 8008542:	3714      	adds	r7, #20
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800854c:	b480      	push	{r7}
 800854e:	b087      	sub	sp, #28
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]
 8008558:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008566:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	021a      	lsls	r2, r3, #8
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	431a      	orrs	r2, r3
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	4313      	orrs	r3, r2
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	4313      	orrs	r3, r2
 8008578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	697a      	ldr	r2, [r7, #20]
 800857e:	609a      	str	r2, [r3, #8]
}
 8008580:	bf00      	nop
 8008582:	371c      	adds	r7, #28
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800858c:	b480      	push	{r7}
 800858e:	b085      	sub	sp, #20
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800859c:	2b01      	cmp	r3, #1
 800859e:	d101      	bne.n	80085a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085a0:	2302      	movs	r3, #2
 80085a2:	e045      	b.n	8008630 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2202      	movs	r2, #2
 80085b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a1c      	ldr	r2, [pc, #112]	; (800863c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d004      	beq.n	80085d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a1b      	ldr	r2, [pc, #108]	; (8008640 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d108      	bne.n	80085ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80085de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	4313      	orrs	r3, r2
 80085fa:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008602:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	4313      	orrs	r3, r2
 800860c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2201      	movs	r2, #1
 8008622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3714      	adds	r7, #20
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	40010000 	.word	0x40010000
 8008640:	40010400 	.word	0x40010400

08008644 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008644:	b480      	push	{r7}
 8008646:	b085      	sub	sp, #20
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800864e:	2300      	movs	r3, #0
 8008650:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008658:	2b01      	cmp	r3, #1
 800865a:	d101      	bne.n	8008660 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800865c:	2302      	movs	r3, #2
 800865e:	e065      	b.n	800872c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	4313      	orrs	r3, r2
 8008674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	4313      	orrs	r3, r2
 8008682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	4313      	orrs	r3, r2
 8008690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4313      	orrs	r3, r2
 800869e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	695b      	ldr	r3, [r3, #20]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	699b      	ldr	r3, [r3, #24]
 80086d4:	041b      	lsls	r3, r3, #16
 80086d6:	4313      	orrs	r3, r2
 80086d8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a16      	ldr	r2, [pc, #88]	; (8008738 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d004      	beq.n	80086ee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a14      	ldr	r2, [pc, #80]	; (800873c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d115      	bne.n	800871a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f8:	051b      	lsls	r3, r3, #20
 80086fa:	4313      	orrs	r3, r2
 80086fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	69db      	ldr	r3, [r3, #28]
 8008708:	4313      	orrs	r3, r2
 800870a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	6a1b      	ldr	r3, [r3, #32]
 8008716:	4313      	orrs	r3, r2
 8008718:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2200      	movs	r2, #0
 8008726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3714      	adds	r7, #20
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr
 8008738:	40010000 	.word	0x40010000
 800873c:	40010400 	.word	0x40010400

08008740 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008740:	b480      	push	{r7}
 8008742:	b083      	sub	sp, #12
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008748:	bf00      	nop
 800874a:	370c      	adds	r7, #12
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800875c:	bf00      	nop
 800875e:	370c      	adds	r7, #12
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr

08008768 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008770:	bf00      	nop
 8008772:	370c      	adds	r7, #12
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b082      	sub	sp, #8
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d101      	bne.n	800878e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	e040      	b.n	8008810 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008792:	2b00      	cmp	r3, #0
 8008794:	d106      	bne.n	80087a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f00d f918 	bl	80159d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2224      	movs	r2, #36	; 0x24
 80087a8:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f022 0201 	bic.w	r2, r2, #1
 80087b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 fa5a 	bl	8008c74 <UART_SetConfig>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d101      	bne.n	80087ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e022      	b.n	8008810 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d002      	beq.n	80087d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 fcf2 	bl	80091bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685a      	ldr	r2, [r3, #4]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80087e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	689a      	ldr	r2, [r3, #8]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80087f6:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f042 0201 	orr.w	r2, r2, #1
 8008806:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f000 fd79 	bl	8009300 <UART_CheckIdleState>
 800880e:	4603      	mov	r3, r0
}
 8008810:	4618      	mov	r0, r3
 8008812:	3708      	adds	r7, #8
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	4613      	mov	r3, r2
 8008824:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800882a:	2b20      	cmp	r3, #32
 800882c:	d144      	bne.n	80088b8 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <HAL_UART_Transmit_IT+0x22>
 8008834:	88fb      	ldrh	r3, [r7, #6]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	e03d      	b.n	80088ba <HAL_UART_Transmit_IT+0xa2>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008844:	2b01      	cmp	r3, #1
 8008846:	d101      	bne.n	800884c <HAL_UART_Transmit_IT+0x34>
 8008848:	2302      	movs	r3, #2
 800884a:	e036      	b.n	80088ba <HAL_UART_Transmit_IT+0xa2>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	68ba      	ldr	r2, [r7, #8]
 8008858:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	88fa      	ldrh	r2, [r7, #6]
 800885e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	88fa      	ldrh	r2, [r7, #6]
 8008866:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2221      	movs	r2, #33	; 0x21
 800887a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008884:	d107      	bne.n	8008896 <HAL_UART_Transmit_IT+0x7e>
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	691b      	ldr	r3, [r3, #16]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d103      	bne.n	8008896 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	4a0d      	ldr	r2, [pc, #52]	; (80088c8 <HAL_UART_Transmit_IT+0xb0>)
 8008892:	665a      	str	r2, [r3, #100]	; 0x64
 8008894:	e002      	b.n	800889c <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	4a0c      	ldr	r2, [pc, #48]	; (80088cc <HAL_UART_Transmit_IT+0xb4>)
 800889a:	665a      	str	r2, [r3, #100]	; 0x64
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2200      	movs	r2, #0
 80088a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681a      	ldr	r2, [r3, #0]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80088b2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80088b4:	2300      	movs	r3, #0
 80088b6:	e000      	b.n	80088ba <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 80088b8:	2302      	movs	r3, #2
  }
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	080094cd 	.word	0x080094cd
 80088cc:	0800945b 	.word	0x0800945b

080088d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	60f8      	str	r0, [r7, #12]
 80088d8:	60b9      	str	r1, [r7, #8]
 80088da:	4613      	mov	r3, r2
 80088dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088e2:	2b20      	cmp	r3, #32
 80088e4:	f040 808a 	bne.w	80089fc <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d002      	beq.n	80088f4 <HAL_UART_Receive_IT+0x24>
 80088ee:	88fb      	ldrh	r3, [r7, #6]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d101      	bne.n	80088f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	e082      	b.n	80089fe <HAL_UART_Receive_IT+0x12e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d101      	bne.n	8008906 <HAL_UART_Receive_IT+0x36>
 8008902:	2302      	movs	r3, #2
 8008904:	e07b      	b.n	80089fe <HAL_UART_Receive_IT+0x12e>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2201      	movs	r2, #1
 800890a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	68ba      	ldr	r2, [r7, #8]
 8008912:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	88fa      	ldrh	r2, [r7, #6]
 8008918:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	88fa      	ldrh	r2, [r7, #6]
 8008920:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008932:	d10e      	bne.n	8008952 <HAL_UART_Receive_IT+0x82>
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d105      	bne.n	8008948 <HAL_UART_Receive_IT+0x78>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008942:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008946:	e02d      	b.n	80089a4 <HAL_UART_Receive_IT+0xd4>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	22ff      	movs	r2, #255	; 0xff
 800894c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008950:	e028      	b.n	80089a4 <HAL_UART_Receive_IT+0xd4>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d10d      	bne.n	8008976 <HAL_UART_Receive_IT+0xa6>
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d104      	bne.n	800896c <HAL_UART_Receive_IT+0x9c>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	22ff      	movs	r2, #255	; 0xff
 8008966:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800896a:	e01b      	b.n	80089a4 <HAL_UART_Receive_IT+0xd4>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	227f      	movs	r2, #127	; 0x7f
 8008970:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008974:	e016      	b.n	80089a4 <HAL_UART_Receive_IT+0xd4>
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800897e:	d10d      	bne.n	800899c <HAL_UART_Receive_IT+0xcc>
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d104      	bne.n	8008992 <HAL_UART_Receive_IT+0xc2>
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	227f      	movs	r2, #127	; 0x7f
 800898c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008990:	e008      	b.n	80089a4 <HAL_UART_Receive_IT+0xd4>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	223f      	movs	r2, #63	; 0x3f
 8008996:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800899a:	e003      	b.n	80089a4 <HAL_UART_Receive_IT+0xd4>
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2222      	movs	r2, #34	; 0x22
 80089ae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	689a      	ldr	r2, [r3, #8]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f042 0201 	orr.w	r2, r2, #1
 80089be:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089c8:	d107      	bne.n	80089da <HAL_UART_Receive_IT+0x10a>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	691b      	ldr	r3, [r3, #16]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d103      	bne.n	80089da <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	4a0d      	ldr	r2, [pc, #52]	; (8008a0c <HAL_UART_Receive_IT+0x13c>)
 80089d6:	661a      	str	r2, [r3, #96]	; 0x60
 80089d8:	e002      	b.n	80089e0 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	4a0c      	ldr	r2, [pc, #48]	; (8008a10 <HAL_UART_Receive_IT+0x140>)
 80089de:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80089f6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80089f8:	2300      	movs	r3, #0
 80089fa:	e000      	b.n	80089fe <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80089fc:	2302      	movs	r3, #2
  }
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3714      	adds	r7, #20
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop
 8008a0c:	08009621 	.word	0x08009621
 8008a10:	0800957b 	.word	0x0800957b

08008a14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b088      	sub	sp, #32
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	69db      	ldr	r3, [r3, #28]
 8008a22:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8008a34:	69fb      	ldr	r3, [r7, #28]
 8008a36:	f003 030f 	and.w	r3, r3, #15
 8008a3a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008a3c:	693b      	ldr	r3, [r7, #16]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d113      	bne.n	8008a6a <HAL_UART_IRQHandler+0x56>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00e      	beq.n	8008a6a <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	f003 0320 	and.w	r3, r3, #32
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d009      	beq.n	8008a6a <HAL_UART_IRQHandler+0x56>
    {
      if (huart->RxISR != NULL)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f000 80eb 	beq.w	8008c36 <HAL_UART_IRQHandler+0x222>
      {
        huart->RxISR(huart);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4798      	blx	r3
      }
      return;
 8008a68:	e0e5      	b.n	8008c36 <HAL_UART_IRQHandler+0x222>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	f000 80c0 	beq.w	8008bf2 <HAL_UART_IRQHandler+0x1de>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d105      	bne.n	8008a88 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f000 80b5 	beq.w	8008bf2 <HAL_UART_IRQHandler+0x1de>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a88:	69fb      	ldr	r3, [r7, #28]
 8008a8a:	f003 0301 	and.w	r3, r3, #1
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d00e      	beq.n	8008ab0 <HAL_UART_IRQHandler+0x9c>
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d009      	beq.n	8008ab0 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008aa8:	f043 0201 	orr.w	r2, r3, #1
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ab0:	69fb      	ldr	r3, [r7, #28]
 8008ab2:	f003 0302 	and.w	r3, r3, #2
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d00e      	beq.n	8008ad8 <HAL_UART_IRQHandler+0xc4>
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	f003 0301 	and.w	r3, r3, #1
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d009      	beq.n	8008ad8 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2202      	movs	r2, #2
 8008aca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ad0:	f043 0204 	orr.w	r2, r3, #4
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ad8:	69fb      	ldr	r3, [r7, #28]
 8008ada:	f003 0304 	and.w	r3, r3, #4
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d00e      	beq.n	8008b00 <HAL_UART_IRQHandler+0xec>
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d009      	beq.n	8008b00 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2204      	movs	r2, #4
 8008af2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008af8:	f043 0202 	orr.w	r2, r3, #2
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	f003 0308 	and.w	r3, r3, #8
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d013      	beq.n	8008b32 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	f003 0320 	and.w	r3, r3, #32
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d104      	bne.n	8008b1e <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d009      	beq.n	8008b32 <HAL_UART_IRQHandler+0x11e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2208      	movs	r2, #8
 8008b24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008b2a:	f043 0208 	orr.w	r2, r3, #8
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d07f      	beq.n	8008c3a <HAL_UART_IRQHandler+0x226>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	f003 0320 	and.w	r3, r3, #32
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00c      	beq.n	8008b5e <HAL_UART_IRQHandler+0x14a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008b44:	69bb      	ldr	r3, [r7, #24]
 8008b46:	f003 0320 	and.w	r3, r3, #32
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d007      	beq.n	8008b5e <HAL_UART_IRQHandler+0x14a>
      {
        if (huart->RxISR != NULL)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d003      	beq.n	8008b5e <HAL_UART_IRQHandler+0x14a>
        {
          huart->RxISR(huart);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008b62:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b6e:	2b40      	cmp	r3, #64	; 0x40
 8008b70:	d004      	beq.n	8008b7c <HAL_UART_IRQHandler+0x168>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d031      	beq.n	8008be0 <HAL_UART_IRQHandler+0x1cc>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fc36 	bl	80093ee <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b8c:	2b40      	cmp	r3, #64	; 0x40
 8008b8e:	d123      	bne.n	8008bd8 <HAL_UART_IRQHandler+0x1c4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	689a      	ldr	r2, [r3, #8]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b9e:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d013      	beq.n	8008bd0 <HAL_UART_IRQHandler+0x1bc>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bac:	4a26      	ldr	r2, [pc, #152]	; (8008c48 <HAL_UART_IRQHandler+0x234>)
 8008bae:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f7f8 fab9 	bl	800112c <HAL_DMA_Abort_IT>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d016      	beq.n	8008bee <HAL_UART_IRQHandler+0x1da>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008bca:	4610      	mov	r0, r2
 8008bcc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bce:	e00e      	b.n	8008bee <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f845 	bl	8008c60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bd6:	e00a      	b.n	8008bee <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 f841 	bl	8008c60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bde:	e006      	b.n	8008bee <HAL_UART_IRQHandler+0x1da>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 f83d 	bl	8008c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008bec:	e025      	b.n	8008c3a <HAL_UART_IRQHandler+0x226>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bee:	bf00      	nop
    return;
 8008bf0:	e023      	b.n	8008c3a <HAL_UART_IRQHandler+0x226>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00d      	beq.n	8008c18 <HAL_UART_IRQHandler+0x204>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d008      	beq.n	8008c18 <HAL_UART_IRQHandler+0x204>
  {
    if (huart->TxISR != NULL)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d017      	beq.n	8008c3e <HAL_UART_IRQHandler+0x22a>
    {
      huart->TxISR(huart);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	4798      	blx	r3
    }
    return;
 8008c16:	e012      	b.n	8008c3e <HAL_UART_IRQHandler+0x22a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d00e      	beq.n	8008c40 <HAL_UART_IRQHandler+0x22c>
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d009      	beq.n	8008c40 <HAL_UART_IRQHandler+0x22c>
  {
    UART_EndTransmit_IT(huart);
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 fc8b 	bl	8009548 <UART_EndTransmit_IT>
    return;
 8008c32:	bf00      	nop
 8008c34:	e004      	b.n	8008c40 <HAL_UART_IRQHandler+0x22c>
      return;
 8008c36:	bf00      	nop
 8008c38:	e002      	b.n	8008c40 <HAL_UART_IRQHandler+0x22c>
    return;
 8008c3a:	bf00      	nop
 8008c3c:	e000      	b.n	8008c40 <HAL_UART_IRQHandler+0x22c>
    return;
 8008c3e:	bf00      	nop
  }

}
 8008c40:	3720      	adds	r7, #32
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}
 8008c46:	bf00      	nop
 8008c48:	0800942f 	.word	0x0800942f

08008c4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c54:	bf00      	nop
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c68:	bf00      	nop
 8008c6a:	370c      	adds	r7, #12
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b088      	sub	sp, #32
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c80:	2300      	movs	r3, #0
 8008c82:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	689a      	ldr	r2, [r3, #8]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	431a      	orrs	r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	695b      	ldr	r3, [r3, #20]
 8008c92:	431a      	orrs	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	69db      	ldr	r3, [r3, #28]
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	4bb1      	ldr	r3, [pc, #708]	; (8008f68 <UART_SetConfig+0x2f4>)
 8008ca4:	4013      	ands	r3, r2
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	6812      	ldr	r2, [r2, #0]
 8008caa:	6939      	ldr	r1, [r7, #16]
 8008cac:	430b      	orrs	r3, r1
 8008cae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	68da      	ldr	r2, [r3, #12]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	699b      	ldr	r3, [r3, #24]
 8008cca:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	693a      	ldr	r2, [r7, #16]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	693a      	ldr	r2, [r7, #16]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a9f      	ldr	r2, [pc, #636]	; (8008f6c <UART_SetConfig+0x2f8>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d121      	bne.n	8008d38 <UART_SetConfig+0xc4>
 8008cf4:	4b9e      	ldr	r3, [pc, #632]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cfa:	f003 0303 	and.w	r3, r3, #3
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d816      	bhi.n	8008d30 <UART_SetConfig+0xbc>
 8008d02:	a201      	add	r2, pc, #4	; (adr r2, 8008d08 <UART_SetConfig+0x94>)
 8008d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d08:	08008d19 	.word	0x08008d19
 8008d0c:	08008d25 	.word	0x08008d25
 8008d10:	08008d1f 	.word	0x08008d1f
 8008d14:	08008d2b 	.word	0x08008d2b
 8008d18:	2301      	movs	r3, #1
 8008d1a:	77fb      	strb	r3, [r7, #31]
 8008d1c:	e151      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d1e:	2302      	movs	r3, #2
 8008d20:	77fb      	strb	r3, [r7, #31]
 8008d22:	e14e      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d24:	2304      	movs	r3, #4
 8008d26:	77fb      	strb	r3, [r7, #31]
 8008d28:	e14b      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d2a:	2308      	movs	r3, #8
 8008d2c:	77fb      	strb	r3, [r7, #31]
 8008d2e:	e148      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d30:	2310      	movs	r3, #16
 8008d32:	77fb      	strb	r3, [r7, #31]
 8008d34:	bf00      	nop
 8008d36:	e144      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a8d      	ldr	r2, [pc, #564]	; (8008f74 <UART_SetConfig+0x300>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d134      	bne.n	8008dac <UART_SetConfig+0x138>
 8008d42:	4b8b      	ldr	r3, [pc, #556]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d48:	f003 030c 	and.w	r3, r3, #12
 8008d4c:	2b0c      	cmp	r3, #12
 8008d4e:	d829      	bhi.n	8008da4 <UART_SetConfig+0x130>
 8008d50:	a201      	add	r2, pc, #4	; (adr r2, 8008d58 <UART_SetConfig+0xe4>)
 8008d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d56:	bf00      	nop
 8008d58:	08008d8d 	.word	0x08008d8d
 8008d5c:	08008da5 	.word	0x08008da5
 8008d60:	08008da5 	.word	0x08008da5
 8008d64:	08008da5 	.word	0x08008da5
 8008d68:	08008d99 	.word	0x08008d99
 8008d6c:	08008da5 	.word	0x08008da5
 8008d70:	08008da5 	.word	0x08008da5
 8008d74:	08008da5 	.word	0x08008da5
 8008d78:	08008d93 	.word	0x08008d93
 8008d7c:	08008da5 	.word	0x08008da5
 8008d80:	08008da5 	.word	0x08008da5
 8008d84:	08008da5 	.word	0x08008da5
 8008d88:	08008d9f 	.word	0x08008d9f
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	77fb      	strb	r3, [r7, #31]
 8008d90:	e117      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d92:	2302      	movs	r3, #2
 8008d94:	77fb      	strb	r3, [r7, #31]
 8008d96:	e114      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d98:	2304      	movs	r3, #4
 8008d9a:	77fb      	strb	r3, [r7, #31]
 8008d9c:	e111      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008d9e:	2308      	movs	r3, #8
 8008da0:	77fb      	strb	r3, [r7, #31]
 8008da2:	e10e      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008da4:	2310      	movs	r3, #16
 8008da6:	77fb      	strb	r3, [r7, #31]
 8008da8:	bf00      	nop
 8008daa:	e10a      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a71      	ldr	r2, [pc, #452]	; (8008f78 <UART_SetConfig+0x304>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d120      	bne.n	8008df8 <UART_SetConfig+0x184>
 8008db6:	4b6e      	ldr	r3, [pc, #440]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dbc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008dc0:	2b10      	cmp	r3, #16
 8008dc2:	d00f      	beq.n	8008de4 <UART_SetConfig+0x170>
 8008dc4:	2b10      	cmp	r3, #16
 8008dc6:	d802      	bhi.n	8008dce <UART_SetConfig+0x15a>
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d005      	beq.n	8008dd8 <UART_SetConfig+0x164>
 8008dcc:	e010      	b.n	8008df0 <UART_SetConfig+0x17c>
 8008dce:	2b20      	cmp	r3, #32
 8008dd0:	d005      	beq.n	8008dde <UART_SetConfig+0x16a>
 8008dd2:	2b30      	cmp	r3, #48	; 0x30
 8008dd4:	d009      	beq.n	8008dea <UART_SetConfig+0x176>
 8008dd6:	e00b      	b.n	8008df0 <UART_SetConfig+0x17c>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	77fb      	strb	r3, [r7, #31]
 8008ddc:	e0f1      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008dde:	2302      	movs	r3, #2
 8008de0:	77fb      	strb	r3, [r7, #31]
 8008de2:	e0ee      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008de4:	2304      	movs	r3, #4
 8008de6:	77fb      	strb	r3, [r7, #31]
 8008de8:	e0eb      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008dea:	2308      	movs	r3, #8
 8008dec:	77fb      	strb	r3, [r7, #31]
 8008dee:	e0e8      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008df0:	2310      	movs	r3, #16
 8008df2:	77fb      	strb	r3, [r7, #31]
 8008df4:	bf00      	nop
 8008df6:	e0e4      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a5f      	ldr	r2, [pc, #380]	; (8008f7c <UART_SetConfig+0x308>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d120      	bne.n	8008e44 <UART_SetConfig+0x1d0>
 8008e02:	4b5b      	ldr	r3, [pc, #364]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e08:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008e0c:	2b40      	cmp	r3, #64	; 0x40
 8008e0e:	d00f      	beq.n	8008e30 <UART_SetConfig+0x1bc>
 8008e10:	2b40      	cmp	r3, #64	; 0x40
 8008e12:	d802      	bhi.n	8008e1a <UART_SetConfig+0x1a6>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <UART_SetConfig+0x1b0>
 8008e18:	e010      	b.n	8008e3c <UART_SetConfig+0x1c8>
 8008e1a:	2b80      	cmp	r3, #128	; 0x80
 8008e1c:	d005      	beq.n	8008e2a <UART_SetConfig+0x1b6>
 8008e1e:	2bc0      	cmp	r3, #192	; 0xc0
 8008e20:	d009      	beq.n	8008e36 <UART_SetConfig+0x1c2>
 8008e22:	e00b      	b.n	8008e3c <UART_SetConfig+0x1c8>
 8008e24:	2300      	movs	r3, #0
 8008e26:	77fb      	strb	r3, [r7, #31]
 8008e28:	e0cb      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e2a:	2302      	movs	r3, #2
 8008e2c:	77fb      	strb	r3, [r7, #31]
 8008e2e:	e0c8      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e30:	2304      	movs	r3, #4
 8008e32:	77fb      	strb	r3, [r7, #31]
 8008e34:	e0c5      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e36:	2308      	movs	r3, #8
 8008e38:	77fb      	strb	r3, [r7, #31]
 8008e3a:	e0c2      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e3c:	2310      	movs	r3, #16
 8008e3e:	77fb      	strb	r3, [r7, #31]
 8008e40:	bf00      	nop
 8008e42:	e0be      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a4d      	ldr	r2, [pc, #308]	; (8008f80 <UART_SetConfig+0x30c>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d124      	bne.n	8008e98 <UART_SetConfig+0x224>
 8008e4e:	4b48      	ldr	r3, [pc, #288]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e5c:	d012      	beq.n	8008e84 <UART_SetConfig+0x210>
 8008e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e62:	d802      	bhi.n	8008e6a <UART_SetConfig+0x1f6>
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d007      	beq.n	8008e78 <UART_SetConfig+0x204>
 8008e68:	e012      	b.n	8008e90 <UART_SetConfig+0x21c>
 8008e6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e6e:	d006      	beq.n	8008e7e <UART_SetConfig+0x20a>
 8008e70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e74:	d009      	beq.n	8008e8a <UART_SetConfig+0x216>
 8008e76:	e00b      	b.n	8008e90 <UART_SetConfig+0x21c>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	77fb      	strb	r3, [r7, #31]
 8008e7c:	e0a1      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e7e:	2302      	movs	r3, #2
 8008e80:	77fb      	strb	r3, [r7, #31]
 8008e82:	e09e      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e84:	2304      	movs	r3, #4
 8008e86:	77fb      	strb	r3, [r7, #31]
 8008e88:	e09b      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e8a:	2308      	movs	r3, #8
 8008e8c:	77fb      	strb	r3, [r7, #31]
 8008e8e:	e098      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e90:	2310      	movs	r3, #16
 8008e92:	77fb      	strb	r3, [r7, #31]
 8008e94:	bf00      	nop
 8008e96:	e094      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a39      	ldr	r2, [pc, #228]	; (8008f84 <UART_SetConfig+0x310>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d124      	bne.n	8008eec <UART_SetConfig+0x278>
 8008ea2:	4b33      	ldr	r3, [pc, #204]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ea8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008eac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008eb0:	d012      	beq.n	8008ed8 <UART_SetConfig+0x264>
 8008eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008eb6:	d802      	bhi.n	8008ebe <UART_SetConfig+0x24a>
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d007      	beq.n	8008ecc <UART_SetConfig+0x258>
 8008ebc:	e012      	b.n	8008ee4 <UART_SetConfig+0x270>
 8008ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ec2:	d006      	beq.n	8008ed2 <UART_SetConfig+0x25e>
 8008ec4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008ec8:	d009      	beq.n	8008ede <UART_SetConfig+0x26a>
 8008eca:	e00b      	b.n	8008ee4 <UART_SetConfig+0x270>
 8008ecc:	2301      	movs	r3, #1
 8008ece:	77fb      	strb	r3, [r7, #31]
 8008ed0:	e077      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008ed2:	2302      	movs	r3, #2
 8008ed4:	77fb      	strb	r3, [r7, #31]
 8008ed6:	e074      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008ed8:	2304      	movs	r3, #4
 8008eda:	77fb      	strb	r3, [r7, #31]
 8008edc:	e071      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008ede:	2308      	movs	r3, #8
 8008ee0:	77fb      	strb	r3, [r7, #31]
 8008ee2:	e06e      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008ee4:	2310      	movs	r3, #16
 8008ee6:	77fb      	strb	r3, [r7, #31]
 8008ee8:	bf00      	nop
 8008eea:	e06a      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a25      	ldr	r2, [pc, #148]	; (8008f88 <UART_SetConfig+0x314>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d124      	bne.n	8008f40 <UART_SetConfig+0x2cc>
 8008ef6:	4b1e      	ldr	r3, [pc, #120]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008efc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f04:	d012      	beq.n	8008f2c <UART_SetConfig+0x2b8>
 8008f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f0a:	d802      	bhi.n	8008f12 <UART_SetConfig+0x29e>
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d007      	beq.n	8008f20 <UART_SetConfig+0x2ac>
 8008f10:	e012      	b.n	8008f38 <UART_SetConfig+0x2c4>
 8008f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f16:	d006      	beq.n	8008f26 <UART_SetConfig+0x2b2>
 8008f18:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008f1c:	d009      	beq.n	8008f32 <UART_SetConfig+0x2be>
 8008f1e:	e00b      	b.n	8008f38 <UART_SetConfig+0x2c4>
 8008f20:	2300      	movs	r3, #0
 8008f22:	77fb      	strb	r3, [r7, #31]
 8008f24:	e04d      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008f26:	2302      	movs	r3, #2
 8008f28:	77fb      	strb	r3, [r7, #31]
 8008f2a:	e04a      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008f2c:	2304      	movs	r3, #4
 8008f2e:	77fb      	strb	r3, [r7, #31]
 8008f30:	e047      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008f32:	2308      	movs	r3, #8
 8008f34:	77fb      	strb	r3, [r7, #31]
 8008f36:	e044      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008f38:	2310      	movs	r3, #16
 8008f3a:	77fb      	strb	r3, [r7, #31]
 8008f3c:	bf00      	nop
 8008f3e:	e040      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a11      	ldr	r2, [pc, #68]	; (8008f8c <UART_SetConfig+0x318>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d139      	bne.n	8008fbe <UART_SetConfig+0x34a>
 8008f4a:	4b09      	ldr	r3, [pc, #36]	; (8008f70 <UART_SetConfig+0x2fc>)
 8008f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008f54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f58:	d027      	beq.n	8008faa <UART_SetConfig+0x336>
 8008f5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008f5e:	d817      	bhi.n	8008f90 <UART_SetConfig+0x31c>
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d01c      	beq.n	8008f9e <UART_SetConfig+0x32a>
 8008f64:	e027      	b.n	8008fb6 <UART_SetConfig+0x342>
 8008f66:	bf00      	nop
 8008f68:	efff69f3 	.word	0xefff69f3
 8008f6c:	40011000 	.word	0x40011000
 8008f70:	40023800 	.word	0x40023800
 8008f74:	40004400 	.word	0x40004400
 8008f78:	40004800 	.word	0x40004800
 8008f7c:	40004c00 	.word	0x40004c00
 8008f80:	40005000 	.word	0x40005000
 8008f84:	40011400 	.word	0x40011400
 8008f88:	40007800 	.word	0x40007800
 8008f8c:	40007c00 	.word	0x40007c00
 8008f90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f94:	d006      	beq.n	8008fa4 <UART_SetConfig+0x330>
 8008f96:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008f9a:	d009      	beq.n	8008fb0 <UART_SetConfig+0x33c>
 8008f9c:	e00b      	b.n	8008fb6 <UART_SetConfig+0x342>
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	77fb      	strb	r3, [r7, #31]
 8008fa2:	e00e      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	77fb      	strb	r3, [r7, #31]
 8008fa8:	e00b      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008faa:	2304      	movs	r3, #4
 8008fac:	77fb      	strb	r3, [r7, #31]
 8008fae:	e008      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008fb0:	2308      	movs	r3, #8
 8008fb2:	77fb      	strb	r3, [r7, #31]
 8008fb4:	e005      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008fb6:	2310      	movs	r3, #16
 8008fb8:	77fb      	strb	r3, [r7, #31]
 8008fba:	bf00      	nop
 8008fbc:	e001      	b.n	8008fc2 <UART_SetConfig+0x34e>
 8008fbe:	2310      	movs	r3, #16
 8008fc0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	69db      	ldr	r3, [r3, #28]
 8008fc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fca:	d17c      	bne.n	80090c6 <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8008fcc:	7ffb      	ldrb	r3, [r7, #31]
 8008fce:	2b08      	cmp	r3, #8
 8008fd0:	d859      	bhi.n	8009086 <UART_SetConfig+0x412>
 8008fd2:	a201      	add	r2, pc, #4	; (adr r2, 8008fd8 <UART_SetConfig+0x364>)
 8008fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd8:	08008ffd 	.word	0x08008ffd
 8008fdc:	0800901b 	.word	0x0800901b
 8008fe0:	08009039 	.word	0x08009039
 8008fe4:	08009087 	.word	0x08009087
 8008fe8:	08009051 	.word	0x08009051
 8008fec:	08009087 	.word	0x08009087
 8008ff0:	08009087 	.word	0x08009087
 8008ff4:	08009087 	.word	0x08009087
 8008ff8:	0800906f 	.word	0x0800906f
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008ffc:	f7fb fd40 	bl	8004a80 <HAL_RCC_GetPCLK1Freq>
 8009000:	4603      	mov	r3, r0
 8009002:	005a      	lsls	r2, r3, #1
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	085b      	lsrs	r3, r3, #1
 800900a:	441a      	add	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	fbb2 f3f3 	udiv	r3, r2, r3
 8009014:	b29b      	uxth	r3, r3
 8009016:	61bb      	str	r3, [r7, #24]
        break;
 8009018:	e038      	b.n	800908c <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800901a:	f7fb fd45 	bl	8004aa8 <HAL_RCC_GetPCLK2Freq>
 800901e:	4603      	mov	r3, r0
 8009020:	005a      	lsls	r2, r3, #1
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	085b      	lsrs	r3, r3, #1
 8009028:	441a      	add	r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009032:	b29b      	uxth	r3, r3
 8009034:	61bb      	str	r3, [r7, #24]
        break;
 8009036:	e029      	b.n	800908c <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	085a      	lsrs	r2, r3, #1
 800903e:	4b5d      	ldr	r3, [pc, #372]	; (80091b4 <UART_SetConfig+0x540>)
 8009040:	4413      	add	r3, r2
 8009042:	687a      	ldr	r2, [r7, #4]
 8009044:	6852      	ldr	r2, [r2, #4]
 8009046:	fbb3 f3f2 	udiv	r3, r3, r2
 800904a:	b29b      	uxth	r3, r3
 800904c:	61bb      	str	r3, [r7, #24]
        break;
 800904e:	e01d      	b.n	800908c <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009050:	f7fb fc58 	bl	8004904 <HAL_RCC_GetSysClockFreq>
 8009054:	4603      	mov	r3, r0
 8009056:	005a      	lsls	r2, r3, #1
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	085b      	lsrs	r3, r3, #1
 800905e:	441a      	add	r2, r3
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	fbb2 f3f3 	udiv	r3, r2, r3
 8009068:	b29b      	uxth	r3, r3
 800906a:	61bb      	str	r3, [r7, #24]
        break;
 800906c:	e00e      	b.n	800908c <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	085b      	lsrs	r3, r3, #1
 8009074:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009080:	b29b      	uxth	r3, r3
 8009082:	61bb      	str	r3, [r7, #24]
        break;
 8009084:	e002      	b.n	800908c <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	75fb      	strb	r3, [r7, #23]
        break;
 800908a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	2b0f      	cmp	r3, #15
 8009090:	d916      	bls.n	80090c0 <UART_SetConfig+0x44c>
 8009092:	69bb      	ldr	r3, [r7, #24]
 8009094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009098:	d212      	bcs.n	80090c0 <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	b29b      	uxth	r3, r3
 800909e:	f023 030f 	bic.w	r3, r3, #15
 80090a2:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	085b      	lsrs	r3, r3, #1
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	f003 0307 	and.w	r3, r3, #7
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	89fb      	ldrh	r3, [r7, #14]
 80090b2:	4313      	orrs	r3, r2
 80090b4:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	89fa      	ldrh	r2, [r7, #14]
 80090bc:	60da      	str	r2, [r3, #12]
 80090be:	e06e      	b.n	800919e <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	75fb      	strb	r3, [r7, #23]
 80090c4:	e06b      	b.n	800919e <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 80090c6:	7ffb      	ldrb	r3, [r7, #31]
 80090c8:	2b08      	cmp	r3, #8
 80090ca:	d857      	bhi.n	800917c <UART_SetConfig+0x508>
 80090cc:	a201      	add	r2, pc, #4	; (adr r2, 80090d4 <UART_SetConfig+0x460>)
 80090ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090d2:	bf00      	nop
 80090d4:	080090f9 	.word	0x080090f9
 80090d8:	08009115 	.word	0x08009115
 80090dc:	08009131 	.word	0x08009131
 80090e0:	0800917d 	.word	0x0800917d
 80090e4:	08009149 	.word	0x08009149
 80090e8:	0800917d 	.word	0x0800917d
 80090ec:	0800917d 	.word	0x0800917d
 80090f0:	0800917d 	.word	0x0800917d
 80090f4:	08009165 	.word	0x08009165
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80090f8:	f7fb fcc2 	bl	8004a80 <HAL_RCC_GetPCLK1Freq>
 80090fc:	4602      	mov	r2, r0
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	085b      	lsrs	r3, r3, #1
 8009104:	441a      	add	r2, r3
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	fbb2 f3f3 	udiv	r3, r2, r3
 800910e:	b29b      	uxth	r3, r3
 8009110:	61bb      	str	r3, [r7, #24]
        break;
 8009112:	e036      	b.n	8009182 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009114:	f7fb fcc8 	bl	8004aa8 <HAL_RCC_GetPCLK2Freq>
 8009118:	4602      	mov	r2, r0
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	085b      	lsrs	r3, r3, #1
 8009120:	441a      	add	r2, r3
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	fbb2 f3f3 	udiv	r3, r2, r3
 800912a:	b29b      	uxth	r3, r3
 800912c:	61bb      	str	r3, [r7, #24]
        break;
 800912e:	e028      	b.n	8009182 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	085a      	lsrs	r2, r3, #1
 8009136:	4b20      	ldr	r3, [pc, #128]	; (80091b8 <UART_SetConfig+0x544>)
 8009138:	4413      	add	r3, r2
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	6852      	ldr	r2, [r2, #4]
 800913e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009142:	b29b      	uxth	r3, r3
 8009144:	61bb      	str	r3, [r7, #24]
        break;
 8009146:	e01c      	b.n	8009182 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009148:	f7fb fbdc 	bl	8004904 <HAL_RCC_GetSysClockFreq>
 800914c:	4602      	mov	r2, r0
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	085b      	lsrs	r3, r3, #1
 8009154:	441a      	add	r2, r3
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	fbb2 f3f3 	udiv	r3, r2, r3
 800915e:	b29b      	uxth	r3, r3
 8009160:	61bb      	str	r3, [r7, #24]
        break;
 8009162:	e00e      	b.n	8009182 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	085b      	lsrs	r3, r3, #1
 800916a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	fbb2 f3f3 	udiv	r3, r2, r3
 8009176:	b29b      	uxth	r3, r3
 8009178:	61bb      	str	r3, [r7, #24]
        break;
 800917a:	e002      	b.n	8009182 <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	75fb      	strb	r3, [r7, #23]
        break;
 8009180:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	2b0f      	cmp	r3, #15
 8009186:	d908      	bls.n	800919a <UART_SetConfig+0x526>
 8009188:	69bb      	ldr	r3, [r7, #24]
 800918a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800918e:	d204      	bcs.n	800919a <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	69ba      	ldr	r2, [r7, #24]
 8009196:	60da      	str	r2, [r3, #12]
 8009198:	e001      	b.n	800919e <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80091aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3720      	adds	r7, #32
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	01e84800 	.word	0x01e84800
 80091b8:	00f42400 	.word	0x00f42400

080091bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c8:	f003 0301 	and.w	r3, r3, #1
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d00a      	beq.n	80091e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	430a      	orrs	r2, r1
 80091e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ea:	f003 0302 	and.w	r3, r3, #2
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00a      	beq.n	8009208 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	430a      	orrs	r2, r1
 8009206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800920c:	f003 0304 	and.w	r3, r3, #4
 8009210:	2b00      	cmp	r3, #0
 8009212:	d00a      	beq.n	800922a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	430a      	orrs	r2, r1
 8009228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922e:	f003 0308 	and.w	r3, r3, #8
 8009232:	2b00      	cmp	r3, #0
 8009234:	d00a      	beq.n	800924c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	430a      	orrs	r2, r1
 800924a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009250:	f003 0310 	and.w	r3, r3, #16
 8009254:	2b00      	cmp	r3, #0
 8009256:	d00a      	beq.n	800926e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	430a      	orrs	r2, r1
 800926c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009272:	f003 0320 	and.w	r3, r3, #32
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00a      	beq.n	8009290 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	430a      	orrs	r2, r1
 800928e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009298:	2b00      	cmp	r3, #0
 800929a:	d01a      	beq.n	80092d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	430a      	orrs	r2, r1
 80092b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80092ba:	d10a      	bne.n	80092d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	430a      	orrs	r2, r1
 80092d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00a      	beq.n	80092f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	430a      	orrs	r2, r1
 80092f2:	605a      	str	r2, [r3, #4]
  }
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b086      	sub	sp, #24
 8009304:	af02      	add	r7, sp, #8
 8009306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800930e:	f7f7 f921 	bl	8000554 <HAL_GetTick>
 8009312:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f003 0308 	and.w	r3, r3, #8
 800931e:	2b08      	cmp	r3, #8
 8009320:	d10e      	bne.n	8009340 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009322:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009326:	9300      	str	r3, [sp, #0]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2200      	movs	r2, #0
 800932c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 f814 	bl	800935e <UART_WaitOnFlagUntilTimeout>
 8009336:	4603      	mov	r3, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	d001      	beq.n	8009340 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800933c:	2303      	movs	r3, #3
 800933e:	e00a      	b.n	8009356 <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2220      	movs	r2, #32
 8009344:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2220      	movs	r2, #32
 800934a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8009354:	2300      	movs	r3, #0
}
 8009356:	4618      	mov	r0, r3
 8009358:	3710      	adds	r7, #16
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}

0800935e <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800935e:	b580      	push	{r7, lr}
 8009360:	b084      	sub	sp, #16
 8009362:	af00      	add	r7, sp, #0
 8009364:	60f8      	str	r0, [r7, #12]
 8009366:	60b9      	str	r1, [r7, #8]
 8009368:	603b      	str	r3, [r7, #0]
 800936a:	4613      	mov	r3, r2
 800936c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800936e:	e02a      	b.n	80093c6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009376:	d026      	beq.n	80093c6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009378:	f7f7 f8ec 	bl	8000554 <HAL_GetTick>
 800937c:	4602      	mov	r2, r0
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	1ad3      	subs	r3, r2, r3
 8009382:	69ba      	ldr	r2, [r7, #24]
 8009384:	429a      	cmp	r2, r3
 8009386:	d302      	bcc.n	800938e <UART_WaitOnFlagUntilTimeout+0x30>
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d11b      	bne.n	80093c6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	681a      	ldr	r2, [r3, #0]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800939c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	689a      	ldr	r2, [r3, #8]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f022 0201 	bic.w	r2, r2, #1
 80093ac:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2220      	movs	r2, #32
 80093b2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2220      	movs	r2, #32
 80093b8:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80093c2:	2303      	movs	r3, #3
 80093c4:	e00f      	b.n	80093e6 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	69da      	ldr	r2, [r3, #28]
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	4013      	ands	r3, r2
 80093d0:	68ba      	ldr	r2, [r7, #8]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	bf0c      	ite	eq
 80093d6:	2301      	moveq	r3, #1
 80093d8:	2300      	movne	r3, #0
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	461a      	mov	r2, r3
 80093de:	79fb      	ldrb	r3, [r7, #7]
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d0c5      	beq.n	8009370 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093e4:	2300      	movs	r3, #0
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3710      	adds	r7, #16
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093ee:	b480      	push	{r7}
 80093f0:	b083      	sub	sp, #12
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009404:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689a      	ldr	r2, [r3, #8]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f022 0201 	bic.w	r2, r2, #1
 8009414:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2220      	movs	r2, #32
 800941a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2200      	movs	r2, #0
 8009420:	661a      	str	r2, [r3, #96]	; 0x60
}
 8009422:	bf00      	nop
 8009424:	370c      	adds	r7, #12
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800942e:	b580      	push	{r7, lr}
 8009430:	b084      	sub	sp, #16
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800944c:	68f8      	ldr	r0, [r7, #12]
 800944e:	f7ff fc07 	bl	8008c60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009452:	bf00      	nop
 8009454:	3710      	adds	r7, #16
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800945a:	b480      	push	{r7}
 800945c:	b083      	sub	sp, #12
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009466:	2b21      	cmp	r3, #33	; 0x21
 8009468:	d12a      	bne.n	80094c0 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009470:	b29b      	uxth	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d110      	bne.n	8009498 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009484:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	681a      	ldr	r2, [r3, #0]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009494:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009496:	e013      	b.n	80094c0 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800949c:	781a      	ldrb	r2, [r3, #0]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094a8:	1c5a      	adds	r2, r3, #1
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	3b01      	subs	r3, #1
 80094b8:	b29a      	uxth	r2, r3
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80094c0:	bf00      	nop
 80094c2:	370c      	adds	r7, #12
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr

080094cc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b085      	sub	sp, #20
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80094d8:	2b21      	cmp	r3, #33	; 0x21
 80094da:	d12f      	bne.n	800953c <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d110      	bne.n	800950a <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094f6:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009506:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009508:	e018      	b.n	800953c <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800950e:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	881b      	ldrh	r3, [r3, #0]
 8009514:	461a      	mov	r2, r3
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800951e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009524:	1c9a      	adds	r2, r3, #2
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009530:	b29b      	uxth	r3, r3
 8009532:	3b01      	subs	r3, #1
 8009534:	b29a      	uxth	r2, r3
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800953c:	bf00      	nop
 800953e:	3714      	adds	r7, #20
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr

08009548 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800955e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2220      	movs	r2, #32
 8009564:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f7ff fb6d 	bl	8008c4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009572:	bf00      	nop
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b084      	sub	sp, #16
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009588:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800958e:	2b22      	cmp	r3, #34	; 0x22
 8009590:	d13a      	bne.n	8009608 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009598:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800959a:	89bb      	ldrh	r3, [r7, #12]
 800959c:	b2d9      	uxtb	r1, r3
 800959e:	89fb      	ldrh	r3, [r7, #14]
 80095a0:	b2da      	uxtb	r2, r3
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095a6:	400a      	ands	r2, r1
 80095a8:	b2d2      	uxtb	r2, r2
 80095aa:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095b0:	1c5a      	adds	r2, r3, #1
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80095bc:	b29b      	uxth	r3, r3
 80095be:	3b01      	subs	r3, #1
 80095c0:	b29a      	uxth	r2, r3
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d121      	bne.n	8009618 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80095e2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	689a      	ldr	r2, [r3, #8]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 0201 	bic.w	r2, r2, #1
 80095f2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2220      	movs	r2, #32
 80095f8:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f00a ff8f 	bl	8014524 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009606:	e007      	b.n	8009618 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	699a      	ldr	r2, [r3, #24]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f042 0208 	orr.w	r2, r2, #8
 8009616:	619a      	str	r2, [r3, #24]
}
 8009618:	bf00      	nop
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800962e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009634:	2b22      	cmp	r3, #34	; 0x22
 8009636:	d13a      	bne.n	80096ae <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800963e:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009644:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8009646:	89ba      	ldrh	r2, [r7, #12]
 8009648:	89fb      	ldrh	r3, [r7, #14]
 800964a:	4013      	ands	r3, r2
 800964c:	b29a      	uxth	r2, r3
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009656:	1c9a      	adds	r2, r3, #2
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009662:	b29b      	uxth	r3, r3
 8009664:	3b01      	subs	r3, #1
 8009666:	b29a      	uxth	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009674:	b29b      	uxth	r3, r3
 8009676:	2b00      	cmp	r3, #0
 8009678:	d121      	bne.n	80096be <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009688:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	689a      	ldr	r2, [r3, #8]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f022 0201 	bic.w	r2, r2, #1
 8009698:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2220      	movs	r2, #32
 800969e:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f00a ff3c 	bl	8014524 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096ac:	e007      	b.n	80096be <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	699a      	ldr	r2, [r3, #24]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f042 0208 	orr.w	r2, r2, #8
 80096bc:	619a      	str	r2, [r3, #24]
}
 80096be:	bf00      	nop
 80096c0:	3710      	adds	r7, #16
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}
	...

080096c8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 80096d2:	2300      	movs	r3, #0
 80096d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 80096d6:	2300      	movs	r3, #0
 80096d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d027      	beq.n	8009732 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4b2f      	ldr	r3, [pc, #188]	; (80097a8 <FMC_SDRAM_Init+0xe0>)
 80096ec:	4013      	ands	r3, r2
 80096ee:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80096f8:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 80096fe:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8009704:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800970a:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8009710:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8009716:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800971c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8009722:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009724:	68fa      	ldr	r2, [r7, #12]
 8009726:	4313      	orrs	r3, r2
 8009728:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	601a      	str	r2, [r3, #0]
 8009730:	e032      	b.n	8009798 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800973e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009748:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800974e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009750:	68fa      	ldr	r2, [r7, #12]
 8009752:	4313      	orrs	r3, r2
 8009754:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800975c:	68ba      	ldr	r2, [r7, #8]
 800975e:	4b12      	ldr	r3, [pc, #72]	; (80097a8 <FMC_SDRAM_Init+0xe0>)
 8009760:	4013      	ands	r3, r2
 8009762:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800976c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8009772:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8009778:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800977e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8009784:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009786:	68ba      	ldr	r2, [r7, #8]
 8009788:	4313      	orrs	r3, r2
 800978a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	68fa      	ldr	r2, [r7, #12]
 8009790:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3714      	adds	r7, #20
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
 80097a6:	bf00      	nop
 80097a8:	ffff8000 	.word	0xffff8000

080097ac <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b087      	sub	sp, #28
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 80097b8:	2300      	movs	r3, #0
 80097ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 80097bc:	2300      	movs	r3, #0
 80097be:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	d02e      	beq.n	8009824 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80097d2:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	3b01      	subs	r3, #1
 80097e0:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80097e2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	3b01      	subs	r3, #1
 80097ea:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80097ec:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	68db      	ldr	r3, [r3, #12]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80097f6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	691b      	ldr	r3, [r3, #16]
 80097fc:	3b01      	subs	r3, #1
 80097fe:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8009800:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	695b      	ldr	r3, [r3, #20]
 8009806:	3b01      	subs	r3, #1
 8009808:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800980a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	3b01      	subs	r3, #1
 8009812:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009814:	4313      	orrs	r3, r2
 8009816:	697a      	ldr	r2, [r7, #20]
 8009818:	4313      	orrs	r3, r2
 800981a:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	697a      	ldr	r2, [r7, #20]
 8009820:	609a      	str	r2, [r3, #8]
 8009822:	e039      	b.n	8009898 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	4b1e      	ldr	r3, [pc, #120]	; (80098a8 <FMC_SDRAM_Timing_Init+0xfc>)
 800982e:	4013      	ands	r3, r2
 8009830:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	68db      	ldr	r3, [r3, #12]
 8009836:	3b01      	subs	r3, #1
 8009838:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	695b      	ldr	r3, [r3, #20]
 800983e:	3b01      	subs	r3, #1
 8009840:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009842:	4313      	orrs	r3, r2
 8009844:	697a      	ldr	r2, [r7, #20]
 8009846:	4313      	orrs	r3, r2
 8009848:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009856:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	685b      	ldr	r3, [r3, #4]
 8009862:	3b01      	subs	r3, #1
 8009864:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009866:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	689b      	ldr	r3, [r3, #8]
 800986c:	3b01      	subs	r3, #1
 800986e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8009870:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	691b      	ldr	r3, [r3, #16]
 8009876:	3b01      	subs	r3, #1
 8009878:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800987a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	699b      	ldr	r3, [r3, #24]
 8009880:	3b01      	subs	r3, #1
 8009882:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009884:	4313      	orrs	r3, r2
 8009886:	693a      	ldr	r2, [r7, #16]
 8009888:	4313      	orrs	r3, r2
 800988a:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	697a      	ldr	r2, [r7, #20]
 8009890:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	693a      	ldr	r2, [r7, #16]
 8009896:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	371c      	adds	r7, #28
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	ff0f0fff 	.word	0xff0f0fff

080098ac <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80098ac:	b084      	sub	sp, #16
 80098ae:	b480      	push	{r7}
 80098b0:	b085      	sub	sp, #20
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]
 80098b6:	f107 001c 	add.w	r0, r7, #28
 80098ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80098be:	2300      	movs	r3, #0
 80098c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80098c2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80098c4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80098c6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80098c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80098ca:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80098cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80098ce:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80098d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80098d2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80098d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80098d6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	4313      	orrs	r3, r2
 80098dc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	685a      	ldr	r2, [r3, #4]
 80098e2:	4b07      	ldr	r3, [pc, #28]	; (8009900 <SDMMC_Init+0x54>)
 80098e4:	4013      	ands	r3, r2
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	431a      	orrs	r2, r3
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80098ee:	2300      	movs	r3, #0
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3714      	adds	r7, #20
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	b004      	add	sp, #16
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	ffff8100 	.word	0xffff8100

08009904 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8009904:	b480      	push	{r7}
 8009906:	b083      	sub	sp, #12
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009912:	4618      	mov	r0, r3
 8009914:	370c      	adds	r7, #12
 8009916:	46bd      	mov	sp, r7
 8009918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991c:	4770      	bx	lr

0800991e <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800991e:	b480      	push	{r7}
 8009920:	b083      	sub	sp, #12
 8009922:	af00      	add	r7, sp, #0
 8009924:	6078      	str	r0, [r7, #4]
 8009926:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	370c      	adds	r7, #12
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2203      	movs	r2, #3
 800994c:	601a      	str	r2, [r3, #0]
  
  return HAL_OK; 
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	370c      	adds	r7, #12
 8009954:	46bd      	mov	sp, r7
 8009956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995a:	4770      	bx	lr

0800995c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800995c:	b480      	push	{r7}
 800995e:	b083      	sub	sp, #12
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f003 0303 	and.w	r3, r3, #3
}
 800996c:	4618      	mov	r0, r3
 800996e:	370c      	adds	r7, #12
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8009978:	b480      	push	{r7}
 800997a:	b085      	sub	sp, #20
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009982:	2300      	movs	r3, #0
 8009984:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009996:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800999c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80099a2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80099a4:	68fa      	ldr	r2, [r7, #12]
 80099a6:	4313      	orrs	r3, r2
 80099a8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	68da      	ldr	r2, [r3, #12]
 80099ae:	4b06      	ldr	r3, [pc, #24]	; (80099c8 <SDMMC_SendCommand+0x50>)
 80099b0:	4013      	ands	r3, r2
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	431a      	orrs	r2, r3
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80099ba:	2300      	movs	r3, #0
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3714      	adds	r7, #20
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr
 80099c8:	fffff000 	.word	0xfffff000

080099cc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b083      	sub	sp, #12
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	691b      	ldr	r3, [r3, #16]
 80099d8:	b2db      	uxtb	r3, r3
}
 80099da:	4618      	mov	r0, r3
 80099dc:	370c      	adds	r7, #12
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr

080099e6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80099e6:	b480      	push	{r7}
 80099e8:	b085      	sub	sp, #20
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
 80099ee:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 80099f0:	2300      	movs	r3, #0
 80099f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	3314      	adds	r3, #20
 80099f8:	461a      	mov	r2, r3
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	4413      	add	r3, r2
 80099fe:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
}  
 8009a04:	4618      	mov	r0, r3
 8009a06:	3714      	adds	r7, #20
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <SDMMC_ConfigData>:
  * @param  Data  pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b085      	sub	sp, #20
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	685a      	ldr	r2, [r3, #4]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009a36:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009a3c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009a42:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a4e:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	431a      	orrs	r2, r3
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009a5a:	2300      	movs	r3, #0

}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3714      	adds	r7, #20
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b088      	sub	sp, #32
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009a72:	2300      	movs	r3, #0
 8009a74:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009a7a:	2310      	movs	r3, #16
 8009a7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a7e:	2340      	movs	r3, #64	; 0x40
 8009a80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a82:	2300      	movs	r3, #0
 8009a84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a8a:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a8c:	f107 0308 	add.w	r3, r7, #8
 8009a90:	4619      	mov	r1, r3
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f7ff ff70 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a9c:	2110      	movs	r1, #16
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fa64 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009aa4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aa6:	69fb      	ldr	r3, [r7, #28]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3720      	adds	r7, #32
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b088      	sub	sp, #32
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009aba:	2300      	movs	r3, #0
 8009abc:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009ac2:	2311      	movs	r3, #17
 8009ac4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ac6:	2340      	movs	r3, #64	; 0x40
 8009ac8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009aca:	2300      	movs	r3, #0
 8009acc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ace:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ad2:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ad4:	f107 0308 	add.w	r3, r7, #8
 8009ad8:	4619      	mov	r1, r3
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f7ff ff4c 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ae4:	2111      	movs	r1, #17
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 fa40 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009aec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aee:	69fb      	ldr	r3, [r7, #28]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3720      	adds	r7, #32
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}

08009af8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b088      	sub	sp, #32
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009b02:	2300      	movs	r3, #0
 8009b04:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009b0a:	2312      	movs	r3, #18
 8009b0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b0e:	2340      	movs	r3, #64	; 0x40
 8009b10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b12:	2300      	movs	r3, #0
 8009b14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b1a:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b1c:	f107 0308 	add.w	r3, r7, #8
 8009b20:	4619      	mov	r1, r3
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f7ff ff28 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009b28:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b2c:	2112      	movs	r1, #18
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 fa1c 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009b34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b36:	69fb      	ldr	r3, [r7, #28]
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3720      	adds	r7, #32
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b088      	sub	sp, #32
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009b52:	2318      	movs	r3, #24
 8009b54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b56:	2340      	movs	r3, #64	; 0x40
 8009b58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b62:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b64:	f107 0308 	add.w	r3, r7, #8
 8009b68:	4619      	mov	r1, r3
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7ff ff04 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b74:	2118      	movs	r1, #24
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 f9f8 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009b7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b7e:	69fb      	ldr	r3, [r7, #28]
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3720      	adds	r7, #32
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b088      	sub	sp, #32
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009b92:	2300      	movs	r3, #0
 8009b94:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009b9a:	2319      	movs	r3, #25
 8009b9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b9e:	2340      	movs	r3, #64	; 0x40
 8009ba0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009baa:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009bac:	f107 0308 	add.w	r3, r7, #8
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f7ff fee0 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bbc:	2119      	movs	r1, #25
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f000 f9d4 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009bc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bc6:	69fb      	ldr	r3, [r7, #28]
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3720      	adds	r7, #32
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b088      	sub	sp, #32
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009be0:	230c      	movs	r3, #12
 8009be2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009be4:	2340      	movs	r3, #64	; 0x40
 8009be6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009be8:	2300      	movs	r3, #0
 8009bea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009bec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bf0:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009bf2:	f107 0308 	add.w	r3, r7, #8
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f7ff febd 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, 100000000/*SDMMC_CMDTIMEOUT*/);
 8009bfe:	4a05      	ldr	r2, [pc, #20]	; (8009c14 <SDMMC_CmdStopTransfer+0x44>)
 8009c00:	210c      	movs	r1, #12
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f9b2 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009c08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c0a:	69fb      	ldr	r3, [r7, #28]
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3720      	adds	r7, #32
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}
 8009c14:	05f5e100 	.word	0x05f5e100

08009c18 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b08a      	sub	sp, #40	; 0x28
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009c24:	2300      	movs	r3, #0
 8009c26:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009c2c:	2307      	movs	r3, #7
 8009c2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009c30:	2340      	movs	r3, #64	; 0x40
 8009c32:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009c34:	2300      	movs	r3, #0
 8009c36:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c3c:	623b      	str	r3, [r7, #32]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c3e:	f107 0310 	add.w	r3, r7, #16
 8009c42:	4619      	mov	r1, r3
 8009c44:	68f8      	ldr	r0, [r7, #12]
 8009c46:	f7ff fe97 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c4e:	2107      	movs	r1, #7
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f000 f98b 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009c56:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3728      	adds	r7, #40	; 0x28
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b088      	sub	sp, #32
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009c72:	2300      	movs	r3, #0
 8009c74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009c76:	2300      	movs	r3, #0
 8009c78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009c7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c82:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009c84:	f107 0308 	add.w	r3, r7, #8
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7ff fe74 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f941 	bl	8009f18 <SDMMC_GetCmdError>
 8009c96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c98:	69fb      	ldr	r3, [r7, #28]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3720      	adds	r7, #32
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}

08009ca2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009ca2:	b580      	push	{r7, lr}
 8009ca4:	b088      	sub	sp, #32
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009caa:	2300      	movs	r3, #0
 8009cac:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009cae:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009cb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009cb4:	2308      	movs	r3, #8
 8009cb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009cb8:	2340      	movs	r3, #64	; 0x40
 8009cba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009cc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cc4:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009cc6:	f107 0308 	add.w	r3, r7, #8
 8009cca:	4619      	mov	r1, r3
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7ff fe53 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fb12 	bl	800a2fc <SDMMC_GetCmdResp7>
 8009cd8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009cda:	69fb      	ldr	r3, [r7, #28]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3720      	adds	r7, #32
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b088      	sub	sp, #32
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009cf6:	2337      	movs	r3, #55	; 0x37
 8009cf8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009cfa:	2340      	movs	r3, #64	; 0x40
 8009cfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d06:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d08:	f107 0308 	add.w	r3, r7, #8
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f7ff fe32 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d18:	2137      	movs	r1, #55	; 0x37
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f000 f926 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009d20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d22:	69fb      	ldr	r3, [r7, #28]
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	3720      	adds	r7, #32
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t SdType)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b088      	sub	sp, #32
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009d36:	2300      	movs	r3, #0
 8009d38:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8009d3a:	683a      	ldr	r2, [r7, #0]
 8009d3c:	4b0d      	ldr	r3, [pc, #52]	; (8009d74 <SDMMC_CmdAppOperCommand+0x48>)
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009d42:	2329      	movs	r3, #41	; 0x29
 8009d44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d46:	2340      	movs	r3, #64	; 0x40
 8009d48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d52:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d54:	f107 0308 	add.w	r3, r7, #8
 8009d58:	4619      	mov	r1, r3
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f7ff fe0c 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 fa29 	bl	800a1b8 <SDMMC_GetCmdResp3>
 8009d66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009d68:	69fb      	ldr	r3, [r7, #28]
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3720      	adds	r7, #32
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	80100000 	.word	0x80100000

08009d78 <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b088      	sub	sp, #32
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009d82:	2300      	movs	r3, #0
 8009d84:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009d8a:	2306      	movs	r3, #6
 8009d8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009d8e:	2340      	movs	r3, #64	; 0x40
 8009d90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009d92:	2300      	movs	r3, #0
 8009d94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009d96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d9a:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009d9c:	f107 0308 	add.w	r3, r7, #8
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7ff fde8 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dac:	2106      	movs	r1, #6
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 f8dc 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009db4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009db6:	69fb      	ldr	r3, [r7, #28]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3720      	adds	r7, #32
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b088      	sub	sp, #32
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009dd0:	2333      	movs	r3, #51	; 0x33
 8009dd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009dd4:	2340      	movs	r3, #64	; 0x40
 8009dd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ddc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009de0:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009de2:	f107 0308 	add.w	r3, r7, #8
 8009de6:	4619      	mov	r1, r3
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f7ff fdc5 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8009df2:	2133      	movs	r1, #51	; 0x33
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f8b9 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009dfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009dfc:	69fb      	ldr	r3, [r7, #28]
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3720      	adds	r7, #32
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}

08009e06 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009e06:	b580      	push	{r7, lr}
 8009e08:	b088      	sub	sp, #32
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0;
 8009e12:	2300      	movs	r3, #0
 8009e14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009e16:	2302      	movs	r3, #2
 8009e18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009e1a:	23c0      	movs	r3, #192	; 0xc0
 8009e1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e26:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e28:	f107 0308 	add.w	r3, r7, #8
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f7ff fda2 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 f97f 	bl	800a138 <SDMMC_GetCmdResp2>
 8009e3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e3c:	69fb      	ldr	r3, [r7, #28]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3720      	adds	r7, #32
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b088      	sub	sp, #32
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
 8009e4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009e50:	2300      	movs	r3, #0
 8009e52:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009e58:	2309      	movs	r3, #9
 8009e5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009e5c:	23c0      	movs	r3, #192	; 0xc0
 8009e5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e60:	2300      	movs	r3, #0
 8009e62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e68:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e6a:	f107 0308 	add.w	r3, r7, #8
 8009e6e:	4619      	mov	r1, r3
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f7ff fd81 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f000 f95e 	bl	800a138 <SDMMC_GetCmdResp2>
 8009e7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e7e:	69fb      	ldr	r3, [r7, #28]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3720      	adds	r7, #32
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b088      	sub	sp, #32
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009e92:	2300      	movs	r3, #0
 8009e94:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0;
 8009e96:	2300      	movs	r3, #0
 8009e98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e9e:	2340      	movs	r3, #64	; 0x40
 8009ea0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009eaa:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009eac:	f107 0308 	add.w	r3, r7, #8
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f7ff fd60 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009eb8:	683a      	ldr	r2, [r7, #0]
 8009eba:	2103      	movs	r1, #3
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f000 f9af 	bl	800a220 <SDMMC_GetCmdResp6>
 8009ec2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ec4:	69fb      	ldr	r3, [r7, #28]
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3720      	adds	r7, #32
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}

08009ece <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b088      	sub	sp, #32
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
 8009ed6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009ee0:	230d      	movs	r3, #13
 8009ee2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009ee4:	2340      	movs	r3, #64	; 0x40
 8009ee6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ef0:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ef2:	f107 0308 	add.w	r3, r7, #8
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f7ff fd3d 	bl	8009978 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8009efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f02:	210d      	movs	r1, #13
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 f831 	bl	8009f6c <SDMMC_GetCmdResp1>
 8009f0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f0c:	69fb      	ldr	r3, [r7, #28]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3720      	adds	r7, #32
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}
	...

08009f18 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8009f18:	b490      	push	{r4, r7}
 8009f1a:	b082      	sub	sp, #8
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 8009f20:	4b10      	ldr	r3, [pc, #64]	; (8009f64 <SDMMC_GetCmdError+0x4c>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a10      	ldr	r2, [pc, #64]	; (8009f68 <SDMMC_GetCmdError+0x50>)
 8009f26:	fba2 2303 	umull	r2, r3, r2, r3
 8009f2a:	0a5b      	lsrs	r3, r3, #9
 8009f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f30:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009f34:	4623      	mov	r3, r4
 8009f36:	1e5c      	subs	r4, r3, #1
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d102      	bne.n	8009f42 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f3c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f40:	e00a      	b.n	8009f58 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d0f2      	beq.n	8009f34 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009f54:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	3708      	adds	r7, #8
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bc90      	pop	{r4, r7}
 8009f60:	4770      	bx	lr
 8009f62:	bf00      	nop
 8009f64:	2000002c 	.word	0x2000002c
 8009f68:	10624dd3 	.word	0x10624dd3

08009f6c <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009f6c:	b590      	push	{r4, r7, lr}
 8009f6e:	b087      	sub	sp, #28
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	460b      	mov	r3, r1
 8009f76:	607a      	str	r2, [r7, #4]
 8009f78:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8 /1000);
 8009f7a:	4b6c      	ldr	r3, [pc, #432]	; (800a12c <SDMMC_GetCmdResp1+0x1c0>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a6c      	ldr	r2, [pc, #432]	; (800a130 <SDMMC_GetCmdResp1+0x1c4>)
 8009f80:	fba2 2303 	umull	r2, r3, r2, r3
 8009f84:	0a5b      	lsrs	r3, r3, #9
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009f8c:	4623      	mov	r3, r4
 8009f8e:	1e5c      	subs	r4, r3, #1
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d102      	bne.n	8009f9a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f94:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f98:	e0c3      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f9e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d0f2      	beq.n	8009f8c <SDMMC_GetCmdResp1+0x20>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009faa:	f003 0304 	and.w	r3, r3, #4
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d004      	beq.n	8009fbc <SDMMC_GetCmdResp1+0x50>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2204      	movs	r2, #4
 8009fb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009fb8:	2304      	movs	r3, #4
 8009fba:	e0b2      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fc0:	f003 0301 	and.w	r3, r3, #1
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d004      	beq.n	8009fd2 <SDMMC_GetCmdResp1+0x66>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e0a7      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f7ff fcfa 	bl	80099cc <SDMMC_GetCommandResponse>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	461a      	mov	r2, r3
 8009fdc:	7afb      	ldrb	r3, [r7, #11]
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d001      	beq.n	8009fe6 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e09d      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009fec:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009fee:	2100      	movs	r1, #0
 8009ff0:	68f8      	ldr	r0, [r7, #12]
 8009ff2:	f7ff fcf8 	bl	80099e6 <SDMMC_GetResponse>
 8009ff6:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009ff8:	697a      	ldr	r2, [r7, #20]
 8009ffa:	4b4e      	ldr	r3, [pc, #312]	; (800a134 <SDMMC_GetCmdResp1+0x1c8>)
 8009ffc:	4013      	ands	r3, r2
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d101      	bne.n	800a006 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 800a002:	2300      	movs	r3, #0
 800a004:	e08d      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	da02      	bge.n	800a012 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a00c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a010:	e087      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d001      	beq.n	800a020 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a01c:	2340      	movs	r3, #64	; 0x40
 800a01e:	e080      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a026:	2b00      	cmp	r3, #0
 800a028:	d001      	beq.n	800a02e <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a02a:	2380      	movs	r3, #128	; 0x80
 800a02c:	e079      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a034:	2b00      	cmp	r3, #0
 800a036:	d002      	beq.n	800a03e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a038:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a03c:	e071      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a044:	2b00      	cmp	r3, #0
 800a046:	d002      	beq.n	800a04e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a048:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a04c:	e069      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d002      	beq.n	800a05e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a058:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a05c:	e061      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a064:	2b00      	cmp	r3, #0
 800a066:	d002      	beq.n	800a06e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a068:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a06c:	e059      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a074:	2b00      	cmp	r3, #0
 800a076:	d002      	beq.n	800a07e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a07c:	e051      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a084:	2b00      	cmp	r3, #0
 800a086:	d002      	beq.n	800a08e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a088:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a08c:	e049      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a094:	2b00      	cmp	r3, #0
 800a096:	d002      	beq.n	800a09e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a098:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a09c:	e041      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d002      	beq.n	800a0ae <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 800a0a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0ac:	e039      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d002      	beq.n	800a0be <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a0b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a0bc:	e031      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d002      	beq.n	800a0ce <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a0c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a0cc:	e029      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d002      	beq.n	800a0de <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a0d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a0dc:	e021      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d002      	beq.n	800a0ee <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a0e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800a0ec:	e019      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d002      	beq.n	800a0fe <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a0f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a0fc:	e011      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a104:	2b00      	cmp	r3, #0
 800a106:	d002      	beq.n	800a10e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a108:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a10c:	e009      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	f003 0308 	and.w	r3, r3, #8
 800a114:	2b00      	cmp	r3, #0
 800a116:	d002      	beq.n	800a11e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a118:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a11c:	e001      	b.n	800a122 <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a11e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a122:	4618      	mov	r0, r3
 800a124:	371c      	adds	r7, #28
 800a126:	46bd      	mov	sp, r7
 800a128:	bd90      	pop	{r4, r7, pc}
 800a12a:	bf00      	nop
 800a12c:	2000002c 	.word	0x2000002c
 800a130:	10624dd3 	.word	0x10624dd3
 800a134:	fdffe008 	.word	0xfdffe008

0800a138 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a138:	b490      	push	{r4, r7}
 800a13a:	b082      	sub	sp, #8
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a140:	4b1b      	ldr	r3, [pc, #108]	; (800a1b0 <SDMMC_GetCmdResp2+0x78>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a1b      	ldr	r2, [pc, #108]	; (800a1b4 <SDMMC_GetCmdResp2+0x7c>)
 800a146:	fba2 2303 	umull	r2, r3, r2, r3
 800a14a:	0a5b      	lsrs	r3, r3, #9
 800a14c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a150:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a154:	4623      	mov	r3, r4
 800a156:	1e5c      	subs	r4, r3, #1
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d102      	bne.n	800a162 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a15c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a160:	e020      	b.n	800a1a4 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a166:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d0f2      	beq.n	800a154 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a172:	f003 0304 	and.w	r3, r3, #4
 800a176:	2b00      	cmp	r3, #0
 800a178:	d004      	beq.n	800a184 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2204      	movs	r2, #4
 800a17e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a180:	2304      	movs	r3, #4
 800a182:	e00f      	b.n	800a1a4 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a188:	f003 0301 	and.w	r3, r3, #1
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d004      	beq.n	800a19a <SDMMC_GetCmdResp2+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2201      	movs	r2, #1
 800a194:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a196:	2301      	movs	r3, #1
 800a198:	e004      	b.n	800a1a4 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a1a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a1a2:	2300      	movs	r3, #0
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3708      	adds	r7, #8
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bc90      	pop	{r4, r7}
 800a1ac:	4770      	bx	lr
 800a1ae:	bf00      	nop
 800a1b0:	2000002c 	.word	0x2000002c
 800a1b4:	10624dd3 	.word	0x10624dd3

0800a1b8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a1b8:	b490      	push	{r4, r7}
 800a1ba:	b082      	sub	sp, #8
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a1c0:	4b15      	ldr	r3, [pc, #84]	; (800a218 <SDMMC_GetCmdResp3+0x60>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a15      	ldr	r2, [pc, #84]	; (800a21c <SDMMC_GetCmdResp3+0x64>)
 800a1c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ca:	0a5b      	lsrs	r3, r3, #9
 800a1cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1d0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a1d4:	4623      	mov	r3, r4
 800a1d6:	1e5c      	subs	r4, r3, #1
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d102      	bne.n	800a1e2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a1dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a1e0:	e015      	b.n	800a20e <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1e6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d0f2      	beq.n	800a1d4 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1f2:	f003 0304 	and.w	r3, r3, #4
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d004      	beq.n	800a204 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2204      	movs	r2, #4
 800a1fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a200:	2304      	movs	r3, #4
 800a202:	e004      	b.n	800a20e <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a20a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3708      	adds	r7, #8
 800a212:	46bd      	mov	sp, r7
 800a214:	bc90      	pop	{r4, r7}
 800a216:	4770      	bx	lr
 800a218:	2000002c 	.word	0x2000002c
 800a21c:	10624dd3 	.word	0x10624dd3

0800a220 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a220:	b590      	push	{r4, r7, lr}
 800a222:	b087      	sub	sp, #28
 800a224:	af00      	add	r7, sp, #0
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	460b      	mov	r3, r1
 800a22a:	607a      	str	r2, [r7, #4]
 800a22c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a22e:	4b31      	ldr	r3, [pc, #196]	; (800a2f4 <SDMMC_GetCmdResp6+0xd4>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a31      	ldr	r2, [pc, #196]	; (800a2f8 <SDMMC_GetCmdResp6+0xd8>)
 800a234:	fba2 2303 	umull	r2, r3, r2, r3
 800a238:	0a5b      	lsrs	r3, r3, #9
 800a23a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a23e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a242:	4623      	mov	r3, r4
 800a244:	1e5c      	subs	r4, r3, #1
 800a246:	2b00      	cmp	r3, #0
 800a248:	d102      	bne.n	800a250 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a24a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a24e:	e04c      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a254:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d0f2      	beq.n	800a242 <SDMMC_GetCmdResp6+0x22>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a260:	f003 0304 	and.w	r3, r3, #4
 800a264:	2b00      	cmp	r3, #0
 800a266:	d004      	beq.n	800a272 <SDMMC_GetCmdResp6+0x52>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	2204      	movs	r2, #4
 800a26c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a26e:	2304      	movs	r3, #4
 800a270:	e03b      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a276:	f003 0301 	and.w	r3, r3, #1
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d004      	beq.n	800a288 <SDMMC_GetCmdResp6+0x68>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	2201      	movs	r2, #1
 800a282:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a284:	2301      	movs	r3, #1
 800a286:	e030      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f7ff fb9f 	bl	80099cc <SDMMC_GetCommandResponse>
 800a28e:	4603      	mov	r3, r0
 800a290:	461a      	mov	r2, r3
 800a292:	7afb      	ldrb	r3, [r7, #11]
 800a294:	4293      	cmp	r3, r2
 800a296:	d001      	beq.n	800a29c <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a298:	2301      	movs	r3, #1
 800a29a:	e026      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a2a2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	68f8      	ldr	r0, [r7, #12]
 800a2a8:	f7ff fb9d 	bl	80099e6 <SDMMC_GetResponse>
 800a2ac:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d106      	bne.n	800a2c6 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	0c1b      	lsrs	r3, r3, #16
 800a2bc:	b29a      	uxth	r2, r3
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	e011      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a2d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a2d4:	e009      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d002      	beq.n	800a2e6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a2e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a2e4:	e001      	b.n	800a2ea <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a2e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	371c      	adds	r7, #28
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd90      	pop	{r4, r7, pc}
 800a2f2:	bf00      	nop
 800a2f4:	2000002c 	.word	0x2000002c
 800a2f8:	10624dd3 	.word	0x10624dd3

0800a2fc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a2fc:	b490      	push	{r4, r7}
 800a2fe:	b082      	sub	sp, #8
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a304:	4b18      	ldr	r3, [pc, #96]	; (800a368 <SDMMC_GetCmdResp7+0x6c>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a18      	ldr	r2, [pc, #96]	; (800a36c <SDMMC_GetCmdResp7+0x70>)
 800a30a:	fba2 2303 	umull	r2, r3, r2, r3
 800a30e:	0a5b      	lsrs	r3, r3, #9
 800a310:	f241 3288 	movw	r2, #5000	; 0x1388
 800a314:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a318:	4623      	mov	r3, r4
 800a31a:	1e5c      	subs	r4, r3, #1
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d102      	bne.n	800a326 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a320:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a324:	e01a      	b.n	800a35c <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a32a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d0f2      	beq.n	800a318 <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a336:	f003 0304 	and.w	r3, r3, #4
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d004      	beq.n	800a348 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2240      	movs	r2, #64	; 0x40
 800a342:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a344:	2304      	movs	r3, #4
 800a346:	e009      	b.n	800a35c <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a34c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a350:	2b00      	cmp	r3, #0
 800a352:	d002      	beq.n	800a35a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2240      	movs	r2, #64	; 0x40
 800a358:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a35a:	2300      	movs	r3, #0
  
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bc90      	pop	{r4, r7}
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	2000002c 	.word	0x2000002c
 800a36c:	10624dd3 	.word	0x10624dd3

0800a370 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a370:	b084      	sub	sp, #16
 800a372:	b580      	push	{r7, lr}
 800a374:	b084      	sub	sp, #16
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	f107 001c 	add.w	r0, r7, #28
 800a37e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a384:	2b01      	cmp	r3, #1
 800a386:	d120      	bne.n	800a3ca <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a38c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	68da      	ldr	r2, [r3, #12]
 800a398:	4b20      	ldr	r3, [pc, #128]	; (800a41c <USB_CoreInit+0xac>)
 800a39a:	4013      	ands	r3, r2
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a3ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d105      	bne.n	800a3be <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 f942 	bl	800a648 <USB_CoreReset>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	73fb      	strb	r3, [r7, #15]
 800a3c8:	e010      	b.n	800a3ec <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	68db      	ldr	r3, [r3, #12]
 800a3ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 f936 	bl	800a648 <USB_CoreReset>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d10b      	bne.n	800a40a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	f043 0206 	orr.w	r2, r3, #6
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	f043 0220 	orr.w	r2, r3, #32
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a416:	b004      	add	sp, #16
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	ffbdffbf 	.word	0xffbdffbf

0800a420 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	689b      	ldr	r3, [r3, #8]
 800a42c:	f043 0201 	orr.w	r2, r3, #1
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a434:	2300      	movs	r3, #0
}
 800a436:	4618      	mov	r0, r3
 800a438:	370c      	adds	r7, #12
 800a43a:	46bd      	mov	sp, r7
 800a43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a440:	4770      	bx	lr

0800a442 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a442:	b480      	push	{r7}
 800a444:	b083      	sub	sp, #12
 800a446:	af00      	add	r7, sp, #0
 800a448:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	f023 0201 	bic.w	r2, r3, #1
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a456:	2300      	movs	r3, #0
}
 800a458:	4618      	mov	r0, r3
 800a45a:	370c      	adds	r7, #12
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b082      	sub	sp, #8
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	460b      	mov	r3, r1
 800a46e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a47c:	78fb      	ldrb	r3, [r7, #3]
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d106      	bne.n	800a490 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	60da      	str	r2, [r3, #12]
 800a48e:	e00b      	b.n	800a4a8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a490:	78fb      	ldrb	r3, [r7, #3]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d106      	bne.n	800a4a4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	68db      	ldr	r3, [r3, #12]
 800a49a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	60da      	str	r2, [r3, #12]
 800a4a2:	e001      	b.n	800a4a8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	e003      	b.n	800a4b0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a4a8:	2032      	movs	r0, #50	; 0x32
 800a4aa:	f7f6 f85f 	bl	800056c <HAL_Delay>

  return HAL_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	019b      	lsls	r3, r3, #6
 800a4ca:	f043 0220 	orr.w	r2, r3, #32
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	60fb      	str	r3, [r7, #12]
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	4a09      	ldr	r2, [pc, #36]	; (800a500 <USB_FlushTxFifo+0x48>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d901      	bls.n	800a4e4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a4e0:	2303      	movs	r3, #3
 800a4e2:	e006      	b.n	800a4f2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	691b      	ldr	r3, [r3, #16]
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b20      	cmp	r3, #32
 800a4ee:	d0f0      	beq.n	800a4d2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a4f0:	2300      	movs	r3, #0
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3714      	adds	r7, #20
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	00030d40 	.word	0x00030d40

0800a504 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a50c:	2300      	movs	r3, #0
 800a50e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2210      	movs	r2, #16
 800a514:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	3301      	adds	r3, #1
 800a51a:	60fb      	str	r3, [r7, #12]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	4a09      	ldr	r2, [pc, #36]	; (800a544 <USB_FlushRxFifo+0x40>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d901      	bls.n	800a528 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a524:	2303      	movs	r3, #3
 800a526:	e006      	b.n	800a536 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	691b      	ldr	r3, [r3, #16]
 800a52c:	f003 0310 	and.w	r3, r3, #16
 800a530:	2b10      	cmp	r3, #16
 800a532:	d0f0      	beq.n	800a516 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a534:	2300      	movs	r3, #0
}
 800a536:	4618      	mov	r0, r3
 800a538:	3714      	adds	r7, #20
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
 800a542:	bf00      	nop
 800a544:	00030d40 	.word	0x00030d40

0800a548 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a548:	b480      	push	{r7}
 800a54a:	b089      	sub	sp, #36	; 0x24
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	60f8      	str	r0, [r7, #12]
 800a550:	60b9      	str	r1, [r7, #8]
 800a552:	4611      	mov	r1, r2
 800a554:	461a      	mov	r2, r3
 800a556:	460b      	mov	r3, r1
 800a558:	71fb      	strb	r3, [r7, #7]
 800a55a:	4613      	mov	r3, r2
 800a55c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a566:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d11a      	bne.n	800a5a4 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a56e:	88bb      	ldrh	r3, [r7, #4]
 800a570:	3303      	adds	r3, #3
 800a572:	089b      	lsrs	r3, r3, #2
 800a574:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a576:	2300      	movs	r3, #0
 800a578:	61bb      	str	r3, [r7, #24]
 800a57a:	e00f      	b.n	800a59c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800a57c:	79fb      	ldrb	r3, [r7, #7]
 800a57e:	031a      	lsls	r2, r3, #12
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	4413      	add	r3, r2
 800a584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a588:	461a      	mov	r2, r3
 800a58a:	69fb      	ldr	r3, [r7, #28]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	3304      	adds	r3, #4
 800a594:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a596:	69bb      	ldr	r3, [r7, #24]
 800a598:	3301      	adds	r3, #1
 800a59a:	61bb      	str	r3, [r7, #24]
 800a59c:	69ba      	ldr	r2, [r7, #24]
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d3eb      	bcc.n	800a57c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3724      	adds	r7, #36	; 0x24
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr

0800a5b2 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a5b2:	b480      	push	{r7}
 800a5b4:	b089      	sub	sp, #36	; 0x24
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	60f8      	str	r0, [r7, #12]
 800a5ba:	60b9      	str	r1, [r7, #8]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a5c8:	88fb      	ldrh	r3, [r7, #6]
 800a5ca:	3303      	adds	r3, #3
 800a5cc:	089b      	lsrs	r3, r3, #2
 800a5ce:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	61bb      	str	r3, [r7, #24]
 800a5d4:	e00b      	b.n	800a5ee <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	601a      	str	r2, [r3, #0]
    pDest++;
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	3304      	adds	r3, #4
 800a5e6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	3301      	adds	r3, #1
 800a5ec:	61bb      	str	r3, [r7, #24]
 800a5ee:	69ba      	ldr	r2, [r7, #24]
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d3ef      	bcc.n	800a5d6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a5f6:	69fb      	ldr	r3, [r7, #28]
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3724      	adds	r7, #36	; 0x24
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr

0800a604 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a604:	b480      	push	{r7}
 800a606:	b085      	sub	sp, #20
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	695b      	ldr	r3, [r3, #20]
 800a610:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	699b      	ldr	r3, [r3, #24]
 800a616:	68fa      	ldr	r2, [r7, #12]
 800a618:	4013      	ands	r3, r2
 800a61a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a61c:	68fb      	ldr	r3, [r7, #12]
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3714      	adds	r7, #20
 800a622:	46bd      	mov	sp, r7
 800a624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a628:	4770      	bx	lr

0800a62a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a62a:	b480      	push	{r7}
 800a62c:	b083      	sub	sp, #12
 800a62e:	af00      	add	r7, sp, #0
 800a630:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	695b      	ldr	r3, [r3, #20]
 800a636:	f003 0301 	and.w	r3, r3, #1
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	370c      	adds	r7, #12
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
	...

0800a648 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a648:	b480      	push	{r7}
 800a64a:	b085      	sub	sp, #20
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a650:	2300      	movs	r3, #0
 800a652:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	3301      	adds	r3, #1
 800a658:	60fb      	str	r3, [r7, #12]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	4a13      	ldr	r2, [pc, #76]	; (800a6ac <USB_CoreReset+0x64>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	d901      	bls.n	800a666 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a662:	2303      	movs	r3, #3
 800a664:	e01b      	b.n	800a69e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	daf2      	bge.n	800a654 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a66e:	2300      	movs	r3, #0
 800a670:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	f043 0201 	orr.w	r2, r3, #1
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	3301      	adds	r3, #1
 800a682:	60fb      	str	r3, [r7, #12]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	4a09      	ldr	r2, [pc, #36]	; (800a6ac <USB_CoreReset+0x64>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d901      	bls.n	800a690 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a68c:	2303      	movs	r3, #3
 800a68e:	e006      	b.n	800a69e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d0f0      	beq.n	800a67e <USB_CoreReset+0x36>

  return HAL_OK;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3714      	adds	r7, #20
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	00030d40 	.word	0x00030d40

0800a6b0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a6b0:	b084      	sub	sp, #16
 800a6b2:	b580      	push	{r7, lr}
 800a6b4:	b084      	sub	sp, #16
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	6078      	str	r0, [r7, #4]
 800a6ba:	f107 001c 	add.w	r0, r7, #28
 800a6be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6d6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	639a      	str	r2, [r3, #56]	; 0x38

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d018      	beq.n	800a71c <USB_HostInit+0x6c>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 800a6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ec:	2b03      	cmp	r3, #3
 800a6ee:	d10a      	bne.n	800a706 <USB_HostInit+0x56>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	68ba      	ldr	r2, [r7, #8]
 800a6fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6fe:	f043 0304 	orr.w	r3, r3, #4
 800a702:	6013      	str	r3, [r2, #0]
 800a704:	e014      	b.n	800a730 <USB_HostInit+0x80>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	68ba      	ldr	r2, [r7, #8]
 800a710:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a714:	f023 0304 	bic.w	r3, r3, #4
 800a718:	6013      	str	r3, [r2, #0]
 800a71a:	e009      	b.n	800a730 <USB_HostInit+0x80>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	68ba      	ldr	r2, [r7, #8]
 800a726:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a72a:	f023 0304 	bic.w	r3, r3, #4
 800a72e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a730:	2110      	movs	r1, #16
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f7ff fec0 	bl	800a4b8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f7ff fee3 	bl	800a504 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a73e:	2300      	movs	r3, #0
 800a740:	60fb      	str	r3, [r7, #12]
 800a742:	e015      	b.n	800a770 <USB_HostInit+0xc0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	015a      	lsls	r2, r3, #5
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	4413      	add	r3, r2
 800a74c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a750:	461a      	mov	r2, r3
 800a752:	f04f 33ff 	mov.w	r3, #4294967295
 800a756:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	015a      	lsls	r2, r3, #5
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	4413      	add	r3, r2
 800a760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a764:	461a      	mov	r2, r3
 800a766:	2300      	movs	r3, #0
 800a768:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	3301      	adds	r3, #1
 800a76e:	60fb      	str	r3, [r7, #12]
 800a770:	6a3b      	ldr	r3, [r7, #32]
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	429a      	cmp	r2, r3
 800a776:	d3e5      	bcc.n	800a744 <USB_HostInit+0x94>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a778:	2101      	movs	r1, #1
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f000 f8ac 	bl	800a8d8 <USB_DriveVbus>

  HAL_Delay(200U);
 800a780:	20c8      	movs	r0, #200	; 0xc8
 800a782:	f7f5 fef3 	bl	800056c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2200      	movs	r2, #0
 800a78a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f04f 32ff 	mov.w	r2, #4294967295
 800a792:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <USB_HostInit+0x108>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a7a6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a14      	ldr	r2, [pc, #80]	; (800a7fc <USB_HostInit+0x14c>)
 800a7ac:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	4a13      	ldr	r2, [pc, #76]	; (800a800 <USB_HostInit+0x150>)
 800a7b2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a7b6:	e009      	b.n	800a7cc <USB_HostInit+0x11c>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2280      	movs	r2, #128	; 0x80
 800a7bc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	4a10      	ldr	r2, [pc, #64]	; (800a804 <USB_HostInit+0x154>)
 800a7c2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	4a10      	ldr	r2, [pc, #64]	; (800a808 <USB_HostInit+0x158>)
 800a7c8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d105      	bne.n	800a7de <USB_HostInit+0x12e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	699b      	ldr	r3, [r3, #24]
 800a7d6:	f043 0210 	orr.w	r2, r3, #16
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	699a      	ldr	r2, [r3, #24]
 800a7e2:	4b0a      	ldr	r3, [pc, #40]	; (800a80c <USB_HostInit+0x15c>)
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a7ea:	2300      	movs	r3, #0
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3710      	adds	r7, #16
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a7f6:	b004      	add	sp, #16
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop
 800a7fc:	01000200 	.word	0x01000200
 800a800:	00e00300 	.word	0x00e00300
 800a804:	00600080 	.word	0x00600080
 800a808:	004000e0 	.word	0x004000e0
 800a80c:	a3200008 	.word	0xa3200008

0800a810 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	460b      	mov	r3, r1
 800a81a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	68fa      	ldr	r2, [r7, #12]
 800a82a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a82e:	f023 0303 	bic.w	r3, r3, #3
 800a832:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	78fb      	ldrb	r3, [r7, #3]
 800a83e:	f003 0303 	and.w	r3, r3, #3
 800a842:	68f9      	ldr	r1, [r7, #12]
 800a844:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a848:	4313      	orrs	r3, r2
 800a84a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a84c:	78fb      	ldrb	r3, [r7, #3]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d107      	bne.n	800a862 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a858:	461a      	mov	r2, r3
 800a85a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a85e:	6053      	str	r3, [r2, #4]
 800a860:	e009      	b.n	800a876 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a862:	78fb      	ldrb	r3, [r7, #3]
 800a864:	2b02      	cmp	r3, #2
 800a866:	d106      	bne.n	800a876 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a86e:	461a      	mov	r2, r3
 800a870:	f241 7370 	movw	r3, #6000	; 0x1770
 800a874:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3714      	adds	r7, #20
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a890:	2300      	movs	r3, #0
 800a892:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a8a4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	68fa      	ldr	r2, [r7, #12]
 800a8aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a8ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a8b2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a8b4:	2064      	movs	r0, #100	; 0x64
 800a8b6:	f7f5 fe59 	bl	800056c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	68fa      	ldr	r2, [r7, #12]
 800a8be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a8c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a8c6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a8c8:	200a      	movs	r0, #10
 800a8ca:	f7f5 fe4f 	bl	800056c <HAL_Delay>

  return HAL_OK;
 800a8ce:	2300      	movs	r3, #0
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3710      	adds	r7, #16
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	460b      	mov	r3, r1
 800a8e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a8fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a904:	2b00      	cmp	r3, #0
 800a906:	d109      	bne.n	800a91c <USB_DriveVbus+0x44>
 800a908:	78fb      	ldrb	r3, [r7, #3]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d106      	bne.n	800a91c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	68fa      	ldr	r2, [r7, #12]
 800a912:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a916:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a91a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a926:	d109      	bne.n	800a93c <USB_DriveVbus+0x64>
 800a928:	78fb      	ldrb	r3, [r7, #3]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d106      	bne.n	800a93c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	68fa      	ldr	r2, [r7, #12]
 800a932:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a936:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a93a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a93c:	2300      	movs	r3, #0
}
 800a93e:	4618      	mov	r0, r3
 800a940:	3714      	adds	r7, #20
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr

0800a94a <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a94a:	b480      	push	{r7}
 800a94c:	b085      	sub	sp, #20
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a956:	2300      	movs	r3, #0
 800a958:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	0c5b      	lsrs	r3, r3, #17
 800a968:	f003 0303 	and.w	r3, r3, #3
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3714      	adds	r7, #20
 800a970:	46bd      	mov	sp, r7
 800a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a976:	4770      	bx	lr

0800a978 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	b29b      	uxth	r3, r3
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3714      	adds	r7, #20
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr
	...

0800a99c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a99c:	b480      	push	{r7}
 800a99e:	b087      	sub	sp, #28
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	4608      	mov	r0, r1
 800a9a6:	4611      	mov	r1, r2
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	70fb      	strb	r3, [r7, #3]
 800a9ae:	460b      	mov	r3, r1
 800a9b0:	70bb      	strb	r3, [r7, #2]
 800a9b2:	4613      	mov	r3, r2
 800a9b4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a9be:	78fb      	ldrb	r3, [r7, #3]
 800a9c0:	015a      	lsls	r2, r3, #5
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	f04f 33ff 	mov.w	r3, #4294967295
 800a9d0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a9d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a9d6:	2b03      	cmp	r3, #3
 800a9d8:	d87e      	bhi.n	800aad8 <USB_HC_Init+0x13c>
 800a9da:	a201      	add	r2, pc, #4	; (adr r2, 800a9e0 <USB_HC_Init+0x44>)
 800a9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e0:	0800a9f1 	.word	0x0800a9f1
 800a9e4:	0800aa9b 	.word	0x0800aa9b
 800a9e8:	0800a9f1 	.word	0x0800a9f1
 800a9ec:	0800aa5d 	.word	0x0800aa5d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a9f0:	78fb      	ldrb	r3, [r7, #3]
 800a9f2:	015a      	lsls	r2, r3, #5
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	f240 439d 	movw	r3, #1181	; 0x49d
 800aa02:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800aa04:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	da10      	bge.n	800aa2e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800aa0c:	78fb      	ldrb	r3, [r7, #3]
 800aa0e:	015a      	lsls	r2, r3, #5
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	4413      	add	r3, r2
 800aa14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	78fa      	ldrb	r2, [r7, #3]
 800aa1c:	0151      	lsls	r1, r2, #5
 800aa1e:	68ba      	ldr	r2, [r7, #8]
 800aa20:	440a      	add	r2, r1
 800aa22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa2a:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 800aa2c:	e057      	b.n	800aade <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d051      	beq.n	800aade <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800aa3a:	78fb      	ldrb	r3, [r7, #3]
 800aa3c:	015a      	lsls	r2, r3, #5
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	4413      	add	r3, r2
 800aa42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	78fa      	ldrb	r2, [r7, #3]
 800aa4a:	0151      	lsls	r1, r2, #5
 800aa4c:	68ba      	ldr	r2, [r7, #8]
 800aa4e:	440a      	add	r2, r1
 800aa50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa54:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800aa58:	60d3      	str	r3, [r2, #12]
      break;
 800aa5a:	e040      	b.n	800aade <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800aa5c:	78fb      	ldrb	r3, [r7, #3]
 800aa5e:	015a      	lsls	r2, r3, #5
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	4413      	add	r3, r2
 800aa64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa68:	461a      	mov	r2, r3
 800aa6a:	f240 639d 	movw	r3, #1693	; 0x69d
 800aa6e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800aa70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	da34      	bge.n	800aae2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800aa78:	78fb      	ldrb	r3, [r7, #3]
 800aa7a:	015a      	lsls	r2, r3, #5
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	4413      	add	r3, r2
 800aa80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa84:	68db      	ldr	r3, [r3, #12]
 800aa86:	78fa      	ldrb	r2, [r7, #3]
 800aa88:	0151      	lsls	r1, r2, #5
 800aa8a:	68ba      	ldr	r2, [r7, #8]
 800aa8c:	440a      	add	r2, r1
 800aa8e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa96:	60d3      	str	r3, [r2, #12]
      }

      break;
 800aa98:	e023      	b.n	800aae2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800aa9a:	78fb      	ldrb	r3, [r7, #3]
 800aa9c:	015a      	lsls	r2, r3, #5
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	f240 2325 	movw	r3, #549	; 0x225
 800aaac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800aaae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	da17      	bge.n	800aae6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800aab6:	78fb      	ldrb	r3, [r7, #3]
 800aab8:	015a      	lsls	r2, r3, #5
 800aaba:	68bb      	ldr	r3, [r7, #8]
 800aabc:	4413      	add	r3, r2
 800aabe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	78fa      	ldrb	r2, [r7, #3]
 800aac6:	0151      	lsls	r1, r2, #5
 800aac8:	68ba      	ldr	r2, [r7, #8]
 800aaca:	440a      	add	r2, r1
 800aacc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aad0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800aad4:	60d3      	str	r3, [r2, #12]
      }
      break;
 800aad6:	e006      	b.n	800aae6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	75fb      	strb	r3, [r7, #23]
      break;
 800aadc:	e004      	b.n	800aae8 <USB_HC_Init+0x14c>
      break;
 800aade:	bf00      	nop
 800aae0:	e002      	b.n	800aae8 <USB_HC_Init+0x14c>
      break;
 800aae2:	bf00      	nop
 800aae4:	e000      	b.n	800aae8 <USB_HC_Init+0x14c>
      break;
 800aae6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aaee:	699a      	ldr	r2, [r3, #24]
 800aaf0:	78fb      	ldrb	r3, [r7, #3]
 800aaf2:	f003 030f 	and.w	r3, r3, #15
 800aaf6:	2101      	movs	r1, #1
 800aaf8:	fa01 f303 	lsl.w	r3, r1, r3
 800aafc:	68b9      	ldr	r1, [r7, #8]
 800aafe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ab02:	4313      	orrs	r3, r2
 800ab04:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	699b      	ldr	r3, [r3, #24]
 800ab0a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800ab12:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	da03      	bge.n	800ab22 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800ab1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ab1e:	613b      	str	r3, [r7, #16]
 800ab20:	e001      	b.n	800ab26 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800ab22:	2300      	movs	r3, #0
 800ab24:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800ab26:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ab2a:	2b02      	cmp	r3, #2
 800ab2c:	d103      	bne.n	800ab36 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800ab2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ab32:	60fb      	str	r3, [r7, #12]
 800ab34:	e001      	b.n	800ab3a <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800ab36:	2300      	movs	r3, #0
 800ab38:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab3a:	787b      	ldrb	r3, [r7, #1]
 800ab3c:	059b      	lsls	r3, r3, #22
 800ab3e:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ab42:	78bb      	ldrb	r3, [r7, #2]
 800ab44:	02db      	lsls	r3, r3, #11
 800ab46:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab4a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ab4c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ab50:	049b      	lsls	r3, r3, #18
 800ab52:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ab56:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ab58:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ab5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ab5e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab64:	78fb      	ldrb	r3, [r7, #3]
 800ab66:	0159      	lsls	r1, r3, #5
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	440b      	add	r3, r1
 800ab6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab70:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ab76:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800ab78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ab7c:	2b03      	cmp	r3, #3
 800ab7e:	d10f      	bne.n	800aba0 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800ab80:	78fb      	ldrb	r3, [r7, #3]
 800ab82:	015a      	lsls	r2, r3, #5
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	4413      	add	r3, r2
 800ab88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	78fa      	ldrb	r2, [r7, #3]
 800ab90:	0151      	lsls	r1, r2, #5
 800ab92:	68ba      	ldr	r2, [r7, #8]
 800ab94:	440a      	add	r2, r1
 800ab96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ab9e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800aba0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	371c      	adds	r7, #28
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop

0800abb0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b08c      	sub	sp, #48	; 0x30
 800abb4:	af02      	add	r7, sp, #8
 800abb6:	60f8      	str	r0, [r7, #12]
 800abb8:	60b9      	str	r1, [r7, #8]
 800abba:	4613      	mov	r3, r2
 800abbc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	785b      	ldrb	r3, [r3, #1]
 800abc6:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800abc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800abcc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USB_OTG_SPEED_HIGH))
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d028      	beq.n	800ac2c <USB_HC_StartXfer+0x7c>
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	791b      	ldrb	r3, [r3, #4]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d124      	bne.n	800ac2c <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800abe2:	79fb      	ldrb	r3, [r7, #7]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d10b      	bne.n	800ac00 <USB_HC_StartXfer+0x50>
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	795b      	ldrb	r3, [r3, #5]
 800abec:	2b01      	cmp	r3, #1
 800abee:	d107      	bne.n	800ac00 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	785b      	ldrb	r3, [r3, #1]
 800abf4:	4619      	mov	r1, r3
 800abf6:	68f8      	ldr	r0, [r7, #12]
 800abf8:	f000 fa2e 	bl	800b058 <USB_DoPing>
      return HAL_OK;
 800abfc:	2300      	movs	r3, #0
 800abfe:	e112      	b.n	800ae26 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 800ac00:	79fb      	ldrb	r3, [r7, #7]
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d112      	bne.n	800ac2c <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800ac06:	69fb      	ldr	r3, [r7, #28]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	6a3b      	ldr	r3, [r7, #32]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac12:	68db      	ldr	r3, [r3, #12]
 800ac14:	69fa      	ldr	r2, [r7, #28]
 800ac16:	0151      	lsls	r1, r2, #5
 800ac18:	6a3a      	ldr	r2, [r7, #32]
 800ac1a:	440a      	add	r2, r1
 800ac1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac20:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800ac24:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d018      	beq.n	800ac66 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	691b      	ldr	r3, [r3, #16]
 800ac38:	68ba      	ldr	r2, [r7, #8]
 800ac3a:	8912      	ldrh	r2, [r2, #8]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	3b01      	subs	r3, #1
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	8912      	ldrh	r2, [r2, #8]
 800ac44:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac48:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800ac4a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ac4c:	8b7b      	ldrh	r3, [r7, #26]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d90b      	bls.n	800ac6a <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800ac52:	8b7b      	ldrh	r3, [r7, #26]
 800ac54:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800ac56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac58:	68ba      	ldr	r2, [r7, #8]
 800ac5a:	8912      	ldrh	r2, [r2, #8]
 800ac5c:	fb02 f203 	mul.w	r2, r2, r3
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	611a      	str	r2, [r3, #16]
 800ac64:	e001      	b.n	800ac6a <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800ac66:	2301      	movs	r3, #1
 800ac68:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	78db      	ldrb	r3, [r3, #3]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d006      	beq.n	800ac80 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800ac72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	8912      	ldrh	r2, [r2, #8]
 800ac78:	fb02 f203 	mul.w	r2, r2, r3
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ac88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ac8a:	04d9      	lsls	r1, r3, #19
 800ac8c:	4b68      	ldr	r3, [pc, #416]	; (800ae30 <USB_HC_StartXfer+0x280>)
 800ac8e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac90:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	7a9b      	ldrb	r3, [r3, #10]
 800ac96:	075b      	lsls	r3, r3, #29
 800ac98:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800ac9c:	69f9      	ldr	r1, [r7, #28]
 800ac9e:	0148      	lsls	r0, r1, #5
 800aca0:	6a39      	ldr	r1, [r7, #32]
 800aca2:	4401      	add	r1, r0
 800aca4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aca8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800acaa:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800acac:	79fb      	ldrb	r3, [r7, #7]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d009      	beq.n	800acc6 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	68d9      	ldr	r1, [r3, #12]
 800acb6:	69fb      	ldr	r3, [r7, #28]
 800acb8:	015a      	lsls	r2, r3, #5
 800acba:	6a3b      	ldr	r3, [r7, #32]
 800acbc:	4413      	add	r3, r2
 800acbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acc2:	460a      	mov	r2, r1
 800acc4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800acc6:	6a3b      	ldr	r3, [r7, #32]
 800acc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800accc:	689b      	ldr	r3, [r3, #8]
 800acce:	f003 0301 	and.w	r3, r3, #1
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	bf0c      	ite	eq
 800acd6:	2301      	moveq	r3, #1
 800acd8:	2300      	movne	r3, #0
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800acde:	69fb      	ldr	r3, [r7, #28]
 800ace0:	015a      	lsls	r2, r3, #5
 800ace2:	6a3b      	ldr	r3, [r7, #32]
 800ace4:	4413      	add	r3, r2
 800ace6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	69fa      	ldr	r2, [r7, #28]
 800acee:	0151      	lsls	r1, r2, #5
 800acf0:	6a3a      	ldr	r2, [r7, #32]
 800acf2:	440a      	add	r2, r1
 800acf4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acf8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800acfc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800acfe:	69fb      	ldr	r3, [r7, #28]
 800ad00:	015a      	lsls	r2, r3, #5
 800ad02:	6a3b      	ldr	r3, [r7, #32]
 800ad04:	4413      	add	r3, r2
 800ad06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	7e7b      	ldrb	r3, [r7, #25]
 800ad0e:	075b      	lsls	r3, r3, #29
 800ad10:	69f9      	ldr	r1, [r7, #28]
 800ad12:	0148      	lsls	r0, r1, #5
 800ad14:	6a39      	ldr	r1, [r7, #32]
 800ad16:	4401      	add	r1, r0
 800ad18:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800ad1c:	4313      	orrs	r3, r2
 800ad1e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ad20:	69fb      	ldr	r3, [r7, #28]
 800ad22:	015a      	lsls	r2, r3, #5
 800ad24:	6a3b      	ldr	r3, [r7, #32]
 800ad26:	4413      	add	r3, r2
 800ad28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a41      	ldr	r2, [pc, #260]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad30:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ad32:	4b40      	ldr	r3, [pc, #256]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ad3a:	4a3e      	ldr	r2, [pc, #248]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad3c:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	78db      	ldrb	r3, [r3, #3]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d006      	beq.n	800ad54 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ad46:	4b3b      	ldr	r3, [pc, #236]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad4e:	4a39      	ldr	r2, [pc, #228]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad50:	6013      	str	r3, [r2, #0]
 800ad52:	e005      	b.n	800ad60 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ad54:	4b37      	ldr	r3, [pc, #220]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad5c:	4a35      	ldr	r2, [pc, #212]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad5e:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ad60:	4b34      	ldr	r3, [pc, #208]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad68:	4a32      	ldr	r2, [pc, #200]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad6a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	015a      	lsls	r2, r3, #5
 800ad70:	6a3b      	ldr	r3, [r7, #32]
 800ad72:	4413      	add	r3, r2
 800ad74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad78:	461a      	mov	r2, r3
 800ad7a:	4b2e      	ldr	r3, [pc, #184]	; (800ae34 <USB_HC_StartXfer+0x284>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800ad80:	79fb      	ldrb	r3, [r7, #7]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d14e      	bne.n	800ae24 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	78db      	ldrb	r3, [r3, #3]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d14a      	bne.n	800ae24 <USB_HC_StartXfer+0x274>
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	691b      	ldr	r3, [r3, #16]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d046      	beq.n	800ae24 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	79db      	ldrb	r3, [r3, #7]
 800ad9a:	2b03      	cmp	r3, #3
 800ad9c:	d830      	bhi.n	800ae00 <USB_HC_StartXfer+0x250>
 800ad9e:	a201      	add	r2, pc, #4	; (adr r2, 800ada4 <USB_HC_StartXfer+0x1f4>)
 800ada0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ada4:	0800adb5 	.word	0x0800adb5
 800ada8:	0800add9 	.word	0x0800add9
 800adac:	0800adb5 	.word	0x0800adb5
 800adb0:	0800add9 	.word	0x0800add9
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	691b      	ldr	r3, [r3, #16]
 800adb8:	3303      	adds	r3, #3
 800adba:	089b      	lsrs	r3, r3, #2
 800adbc:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800adbe:	8afa      	ldrh	r2, [r7, #22]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d91c      	bls.n	800ae04 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	699b      	ldr	r3, [r3, #24]
 800adce:	f043 0220 	orr.w	r2, r3, #32
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	619a      	str	r2, [r3, #24]
          }
          break;
 800add6:	e015      	b.n	800ae04 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	691b      	ldr	r3, [r3, #16]
 800addc:	3303      	adds	r3, #3
 800adde:	089b      	lsrs	r3, r3, #2
 800ade0:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ade2:	8afa      	ldrh	r2, [r7, #22]
 800ade4:	6a3b      	ldr	r3, [r7, #32]
 800ade6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800adea:	691b      	ldr	r3, [r3, #16]
 800adec:	b29b      	uxth	r3, r3
 800adee:	429a      	cmp	r2, r3
 800adf0:	d90a      	bls.n	800ae08 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	699b      	ldr	r3, [r3, #24]
 800adf6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	619a      	str	r2, [r3, #24]
          }
          break;
 800adfe:	e003      	b.n	800ae08 <USB_HC_StartXfer+0x258>

        default:
          break;
 800ae00:	bf00      	nop
 800ae02:	e002      	b.n	800ae0a <USB_HC_StartXfer+0x25a>
          break;
 800ae04:	bf00      	nop
 800ae06:	e000      	b.n	800ae0a <USB_HC_StartXfer+0x25a>
          break;
 800ae08:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	68d9      	ldr	r1, [r3, #12]
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	785a      	ldrb	r2, [r3, #1]
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	691b      	ldr	r3, [r3, #16]
 800ae16:	b298      	uxth	r0, r3
 800ae18:	2300      	movs	r3, #0
 800ae1a:	9300      	str	r3, [sp, #0]
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	68f8      	ldr	r0, [r7, #12]
 800ae20:	f7ff fb92 	bl	800a548 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800ae24:	2300      	movs	r3, #0
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3728      	adds	r7, #40	; 0x28
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	1ff80000 	.word	0x1ff80000
 800ae34:	200000b0 	.word	0x200000b0

0800ae38 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b085      	sub	sp, #20
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae4a:	695b      	ldr	r3, [r3, #20]
 800ae4c:	b29b      	uxth	r3, r3
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3714      	adds	r7, #20
 800ae52:	46bd      	mov	sp, r7
 800ae54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae58:	4770      	bx	lr

0800ae5a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ae5a:	b480      	push	{r7}
 800ae5c:	b087      	sub	sp, #28
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
 800ae62:	460b      	mov	r3, r1
 800ae64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800ae6a:	78fb      	ldrb	r3, [r7, #3]
 800ae6c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	015a      	lsls	r2, r3, #5
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	4413      	add	r3, r2
 800ae7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	0c9b      	lsrs	r3, r3, #18
 800ae82:	f003 0303 	and.w	r3, r3, #3
 800ae86:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d002      	beq.n	800ae94 <USB_HC_Halt+0x3a>
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	2b02      	cmp	r3, #2
 800ae92:	d16c      	bne.n	800af6e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	015a      	lsls	r2, r3, #5
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	0151      	lsls	r1, r2, #5
 800aea6:	693a      	ldr	r2, [r7, #16]
 800aea8:	440a      	add	r2, r1
 800aeaa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aeae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aeb2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d143      	bne.n	800af48 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	015a      	lsls	r2, r3, #5
 800aec4:	693b      	ldr	r3, [r7, #16]
 800aec6:	4413      	add	r3, r2
 800aec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	68fa      	ldr	r2, [r7, #12]
 800aed0:	0151      	lsls	r1, r2, #5
 800aed2:	693a      	ldr	r2, [r7, #16]
 800aed4:	440a      	add	r2, r1
 800aed6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aeda:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aede:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	015a      	lsls	r2, r3, #5
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	4413      	add	r3, r2
 800aee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	68fa      	ldr	r2, [r7, #12]
 800aef0:	0151      	lsls	r1, r2, #5
 800aef2:	693a      	ldr	r2, [r7, #16]
 800aef4:	440a      	add	r2, r1
 800aef6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aefa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aefe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	015a      	lsls	r2, r3, #5
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	4413      	add	r3, r2
 800af08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	68fa      	ldr	r2, [r7, #12]
 800af10:	0151      	lsls	r1, r2, #5
 800af12:	693a      	ldr	r2, [r7, #16]
 800af14:	440a      	add	r2, r1
 800af16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800af1e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	3301      	adds	r3, #1
 800af24:	617b      	str	r3, [r7, #20]
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af2c:	d81d      	bhi.n	800af6a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	015a      	lsls	r2, r3, #5
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	4413      	add	r3, r2
 800af36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af44:	d0ec      	beq.n	800af20 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800af46:	e080      	b.n	800b04a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	015a      	lsls	r2, r3, #5
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	4413      	add	r3, r2
 800af50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	68fa      	ldr	r2, [r7, #12]
 800af58:	0151      	lsls	r1, r2, #5
 800af5a:	693a      	ldr	r2, [r7, #16]
 800af5c:	440a      	add	r2, r1
 800af5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af66:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800af68:	e06f      	b.n	800b04a <USB_HC_Halt+0x1f0>
          break;
 800af6a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800af6c:	e06d      	b.n	800b04a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	015a      	lsls	r2, r3, #5
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	4413      	add	r3, r2
 800af76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	68fa      	ldr	r2, [r7, #12]
 800af7e:	0151      	lsls	r1, r2, #5
 800af80:	693a      	ldr	r2, [r7, #16]
 800af82:	440a      	add	r2, r1
 800af84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800af8c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d143      	bne.n	800b026 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	015a      	lsls	r2, r3, #5
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	4413      	add	r3, r2
 800afa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	68fa      	ldr	r2, [r7, #12]
 800afae:	0151      	lsls	r1, r2, #5
 800afb0:	693a      	ldr	r2, [r7, #16]
 800afb2:	440a      	add	r2, r1
 800afb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800afb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800afbc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	015a      	lsls	r2, r3, #5
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	4413      	add	r3, r2
 800afc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	68fa      	ldr	r2, [r7, #12]
 800afce:	0151      	lsls	r1, r2, #5
 800afd0:	693a      	ldr	r2, [r7, #16]
 800afd2:	440a      	add	r2, r1
 800afd4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800afd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800afdc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	015a      	lsls	r2, r3, #5
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	4413      	add	r3, r2
 800afe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	68fa      	ldr	r2, [r7, #12]
 800afee:	0151      	lsls	r1, r2, #5
 800aff0:	693a      	ldr	r2, [r7, #16]
 800aff2:	440a      	add	r2, r1
 800aff4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aff8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800affc:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	3301      	adds	r3, #1
 800b002:	617b      	str	r3, [r7, #20]
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b00a:	d81d      	bhi.n	800b048 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	015a      	lsls	r2, r3, #5
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	4413      	add	r3, r2
 800b014:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b01e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b022:	d0ec      	beq.n	800affe <USB_HC_Halt+0x1a4>
 800b024:	e011      	b.n	800b04a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	015a      	lsls	r2, r3, #5
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	4413      	add	r3, r2
 800b02e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	0151      	lsls	r1, r2, #5
 800b038:	693a      	ldr	r2, [r7, #16]
 800b03a:	440a      	add	r2, r1
 800b03c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b040:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b044:	6013      	str	r3, [r2, #0]
 800b046:	e000      	b.n	800b04a <USB_HC_Halt+0x1f0>
          break;
 800b048:	bf00      	nop
    }
  }

  return HAL_OK;
 800b04a:	2300      	movs	r3, #0
}
 800b04c:	4618      	mov	r0, r3
 800b04e:	371c      	adds	r7, #28
 800b050:	46bd      	mov	sp, r7
 800b052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b056:	4770      	bx	lr

0800b058 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b058:	b480      	push	{r7}
 800b05a:	b087      	sub	sp, #28
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	460b      	mov	r3, r1
 800b062:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b068:	78fb      	ldrb	r3, [r7, #3]
 800b06a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b06c:	2301      	movs	r3, #1
 800b06e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	04da      	lsls	r2, r3, #19
 800b074:	4b15      	ldr	r3, [pc, #84]	; (800b0cc <USB_DoPing+0x74>)
 800b076:	4013      	ands	r3, r2
 800b078:	693a      	ldr	r2, [r7, #16]
 800b07a:	0151      	lsls	r1, r2, #5
 800b07c:	697a      	ldr	r2, [r7, #20]
 800b07e:	440a      	add	r2, r1
 800b080:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b084:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b088:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	015a      	lsls	r2, r3, #5
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	4413      	add	r3, r2
 800b092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b0a0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b0a8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	015a      	lsls	r2, r3, #5
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	4413      	add	r3, r2
 800b0b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	371c      	adds	r7, #28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	1ff80000 	.word	0x1ff80000

0800b0d0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800b0e0:	6878      	ldr	r0, [r7, #4]
 800b0e2:	f7ff f9ae 	bl	800a442 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b0e6:	2110      	movs	r1, #16
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7ff f9e5 	bl	800a4b8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f7ff fa08 	bl	800a504 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	613b      	str	r3, [r7, #16]
 800b0f8:	e01f      	b.n	800b13a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	015a      	lsls	r2, r3, #5
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	4413      	add	r3, r2
 800b102:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b110:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b118:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b120:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	015a      	lsls	r2, r3, #5
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	4413      	add	r3, r2
 800b12a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b12e:	461a      	mov	r2, r3
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	3301      	adds	r3, #1
 800b138:	613b      	str	r3, [r7, #16]
 800b13a:	693b      	ldr	r3, [r7, #16]
 800b13c:	2b0f      	cmp	r3, #15
 800b13e:	d9dc      	bls.n	800b0fa <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b140:	2300      	movs	r3, #0
 800b142:	613b      	str	r3, [r7, #16]
 800b144:	e034      	b.n	800b1b0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	015a      	lsls	r2, r3, #5
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	4413      	add	r3, r2
 800b14e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b15c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b164:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b16c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	015a      	lsls	r2, r3, #5
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	4413      	add	r3, r2
 800b176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b17a:	461a      	mov	r2, r3
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	3301      	adds	r3, #1
 800b184:	617b      	str	r3, [r7, #20]
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b18c:	d80c      	bhi.n	800b1a8 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	015a      	lsls	r2, r3, #5
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	4413      	add	r3, r2
 800b196:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b1a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b1a4:	d0ec      	beq.n	800b180 <USB_StopHost+0xb0>
 800b1a6:	e000      	b.n	800b1aa <USB_StopHost+0xda>
        break;
 800b1a8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b1aa:	693b      	ldr	r3, [r7, #16]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	613b      	str	r3, [r7, #16]
 800b1b0:	693b      	ldr	r3, [r7, #16]
 800b1b2:	2b0f      	cmp	r3, #15
 800b1b4:	d9c7      	bls.n	800b146 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b1bc:	461a      	mov	r2, r3
 800b1be:	f04f 33ff 	mov.w	r3, #4294967295
 800b1c2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ca:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f7ff f927 	bl	800a420 <USB_EnableGlobalInt>

  return HAL_OK;
 800b1d2:	2300      	movs	r3, #0
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	3718      	adds	r7, #24
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	bd80      	pop	{r7, pc}

0800b1dc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800b1dc:	b590      	push	{r4, r7, lr}
 800b1de:	b089      	sub	sp, #36	; 0x24
 800b1e0:	af04      	add	r7, sp, #16
 800b1e2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800b1e4:	2302      	movs	r3, #2
 800b1e6:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	2202      	movs	r2, #2
 800b1ec:	2102      	movs	r1, #2
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 fc8c 	bl	800bb0c <USBH_FindInterface>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800b1f8:	7bbb      	ldrb	r3, [r7, #14]
 800b1fa:	2bff      	cmp	r3, #255	; 0xff
 800b1fc:	f000 812a 	beq.w	800b454 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800b200:	7bbb      	ldrb	r3, [r7, #14]
 800b202:	4619      	mov	r1, r3
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f000 fc65 	bl	800bad4 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800b210:	2050      	movs	r0, #80	; 0x50
 800b212:	f00b f9f5 	bl	8016600 <malloc>
 800b216:	4603      	mov	r3, r0
 800b218:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b220:	69db      	ldr	r3, [r3, #28]
 800b222:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b224:	7bbb      	ldrb	r3, [r7, #14]
 800b226:	687a      	ldr	r2, [r7, #4]
 800b228:	211a      	movs	r1, #26
 800b22a:	fb01 f303 	mul.w	r3, r1, r3
 800b22e:	4413      	add	r3, r2
 800b230:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	b25b      	sxtb	r3, r3
 800b238:	2b00      	cmp	r3, #0
 800b23a:	da15      	bge.n	800b268 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b23c:	7bbb      	ldrb	r3, [r7, #14]
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	211a      	movs	r1, #26
 800b242:	fb01 f303 	mul.w	r3, r1, r3
 800b246:	4413      	add	r3, r2
 800b248:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b24c:	781a      	ldrb	r2, [r3, #0]
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b252:	7bbb      	ldrb	r3, [r7, #14]
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	211a      	movs	r1, #26
 800b258:	fb01 f303 	mul.w	r3, r1, r3
 800b25c:	4413      	add	r3, r2
 800b25e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b262:	881a      	ldrh	r2, [r3, #0]
 800b264:	68bb      	ldr	r3, [r7, #8]
 800b266:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	785b      	ldrb	r3, [r3, #1]
 800b26c:	4619      	mov	r1, r3
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f001 ff2f 	bl	800d0d2 <USBH_AllocPipe>
 800b274:	4603      	mov	r3, r0
 800b276:	461a      	mov	r2, r3
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800b27c:	68bb      	ldr	r3, [r7, #8]
 800b27e:	7819      	ldrb	r1, [r3, #0]
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	7858      	ldrb	r0, [r3, #1]
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b290:	68ba      	ldr	r2, [r7, #8]
 800b292:	8952      	ldrh	r2, [r2, #10]
 800b294:	9202      	str	r2, [sp, #8]
 800b296:	2203      	movs	r2, #3
 800b298:	9201      	str	r2, [sp, #4]
 800b29a:	9300      	str	r3, [sp, #0]
 800b29c:	4623      	mov	r3, r4
 800b29e:	4602      	mov	r2, r0
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f001 fee7 	bl	800d074 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	4619      	mov	r1, r3
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f00b f8cc 	bl	801644c <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	210a      	movs	r1, #10
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 fc26 	bl	800bb0c <USBH_FindInterface>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800b2c4:	7bbb      	ldrb	r3, [r7, #14]
 800b2c6:	2bff      	cmp	r3, #255	; 0xff
 800b2c8:	f000 80c4 	beq.w	800b454 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b2cc:	7bbb      	ldrb	r3, [r7, #14]
 800b2ce:	687a      	ldr	r2, [r7, #4]
 800b2d0:	211a      	movs	r1, #26
 800b2d2:	fb01 f303 	mul.w	r3, r1, r3
 800b2d6:	4413      	add	r3, r2
 800b2d8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b2dc:	781b      	ldrb	r3, [r3, #0]
 800b2de:	b25b      	sxtb	r3, r3
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	da16      	bge.n	800b312 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	211a      	movs	r1, #26
 800b2ea:	fb01 f303 	mul.w	r3, r1, r3
 800b2ee:	4413      	add	r3, r2
 800b2f0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b2f4:	781a      	ldrb	r2, [r3, #0]
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b2fa:	7bbb      	ldrb	r3, [r7, #14]
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	211a      	movs	r1, #26
 800b300:	fb01 f303 	mul.w	r3, r1, r3
 800b304:	4413      	add	r3, r2
 800b306:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b30a:	881a      	ldrh	r2, [r3, #0]
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	835a      	strh	r2, [r3, #26]
 800b310:	e015      	b.n	800b33e <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b312:	7bbb      	ldrb	r3, [r7, #14]
 800b314:	687a      	ldr	r2, [r7, #4]
 800b316:	211a      	movs	r1, #26
 800b318:	fb01 f303 	mul.w	r3, r1, r3
 800b31c:	4413      	add	r3, r2
 800b31e:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b322:	781a      	ldrb	r2, [r3, #0]
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b328:	7bbb      	ldrb	r3, [r7, #14]
 800b32a:	687a      	ldr	r2, [r7, #4]
 800b32c:	211a      	movs	r1, #26
 800b32e:	fb01 f303 	mul.w	r3, r1, r3
 800b332:	4413      	add	r3, r2
 800b334:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b338:	881a      	ldrh	r2, [r3, #0]
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b33e:	7bbb      	ldrb	r3, [r7, #14]
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	211a      	movs	r1, #26
 800b344:	fb01 f303 	mul.w	r3, r1, r3
 800b348:	4413      	add	r3, r2
 800b34a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	b25b      	sxtb	r3, r3
 800b352:	2b00      	cmp	r3, #0
 800b354:	da16      	bge.n	800b384 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b356:	7bbb      	ldrb	r3, [r7, #14]
 800b358:	687a      	ldr	r2, [r7, #4]
 800b35a:	211a      	movs	r1, #26
 800b35c:	fb01 f303 	mul.w	r3, r1, r3
 800b360:	4413      	add	r3, r2
 800b362:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b366:	781a      	ldrb	r2, [r3, #0]
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b36c:	7bbb      	ldrb	r3, [r7, #14]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	211a      	movs	r1, #26
 800b372:	fb01 f303 	mul.w	r3, r1, r3
 800b376:	4413      	add	r3, r2
 800b378:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b37c:	881a      	ldrh	r2, [r3, #0]
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	835a      	strh	r2, [r3, #26]
 800b382:	e015      	b.n	800b3b0 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b384:	7bbb      	ldrb	r3, [r7, #14]
 800b386:	687a      	ldr	r2, [r7, #4]
 800b388:	211a      	movs	r1, #26
 800b38a:	fb01 f303 	mul.w	r3, r1, r3
 800b38e:	4413      	add	r3, r2
 800b390:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b394:	781a      	ldrb	r2, [r3, #0]
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b39a:	7bbb      	ldrb	r3, [r7, #14]
 800b39c:	687a      	ldr	r2, [r7, #4]
 800b39e:	211a      	movs	r1, #26
 800b3a0:	fb01 f303 	mul.w	r3, r1, r3
 800b3a4:	4413      	add	r3, r2
 800b3a6:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b3aa:	881a      	ldrh	r2, [r3, #0]
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	7b9b      	ldrb	r3, [r3, #14]
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f001 fe8b 	bl	800d0d2 <USBH_AllocPipe>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	461a      	mov	r2, r3
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	7bdb      	ldrb	r3, [r3, #15]
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f001 fe81 	bl	800d0d2 <USBH_AllocPipe>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	7b59      	ldrb	r1, [r3, #13]
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	7b98      	ldrb	r0, [r3, #14]
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	8b12      	ldrh	r2, [r2, #24]
 800b3f0:	9202      	str	r2, [sp, #8]
 800b3f2:	2202      	movs	r2, #2
 800b3f4:	9201      	str	r2, [sp, #4]
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	4623      	mov	r3, r4
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f001 fe39 	bl	800d074 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	7b19      	ldrb	r1, [r3, #12]
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	7bd8      	ldrb	r0, [r3, #15]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b416:	68ba      	ldr	r2, [r7, #8]
 800b418:	8b52      	ldrh	r2, [r2, #26]
 800b41a:	9202      	str	r2, [sp, #8]
 800b41c:	2202      	movs	r2, #2
 800b41e:	9201      	str	r2, [sp, #4]
 800b420:	9300      	str	r3, [sp, #0]
 800b422:	4623      	mov	r3, r4
 800b424:	4602      	mov	r2, r0
 800b426:	6878      	ldr	r0, [r7, #4]
 800b428:	f001 fe24 	bl	800d074 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	2200      	movs	r2, #0
 800b430:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	7b5b      	ldrb	r3, [r3, #13]
 800b438:	2200      	movs	r2, #0
 800b43a:	4619      	mov	r1, r3
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f00b f805 	bl	801644c <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	7b1b      	ldrb	r3, [r3, #12]
 800b446:	2200      	movs	r2, #0
 800b448:	4619      	mov	r1, r3
 800b44a:	6878      	ldr	r0, [r7, #4]
 800b44c:	f00a fffe 	bl	801644c <USBH_LL_SetToggle>
      status = USBH_OK;
 800b450:	2300      	movs	r3, #0
 800b452:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800b454:	7bfb      	ldrb	r3, [r7, #15]
}
 800b456:	4618      	mov	r0, r3
 800b458:	3714      	adds	r7, #20
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd90      	pop	{r4, r7, pc}

0800b45e <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800b45e:	b580      	push	{r7, lr}
 800b460:	b084      	sub	sp, #16
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b46c:	69db      	ldr	r3, [r3, #28]
 800b46e:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00e      	beq.n	800b496 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	4619      	mov	r1, r3
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f001 fe17 	bl	800d0b2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	781b      	ldrb	r3, [r3, #0]
 800b488:	4619      	mov	r1, r3
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f001 fe3f 	bl	800d10e <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2200      	movs	r2, #0
 800b494:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	7b1b      	ldrb	r3, [r3, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d00e      	beq.n	800b4bc <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	7b1b      	ldrb	r3, [r3, #12]
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f001 fe04 	bl	800d0b2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	7b1b      	ldrb	r3, [r3, #12]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f001 fe2c 	bl	800d10e <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	7b5b      	ldrb	r3, [r3, #13]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00e      	beq.n	800b4e2 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	7b5b      	ldrb	r3, [r3, #13]
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f001 fdf1 	bl	800d0b2 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	7b5b      	ldrb	r3, [r3, #13]
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f001 fe19 	bl	800d10e <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b4e8:	69db      	ldr	r3, [r3, #28]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d00b      	beq.n	800b506 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b4f4:	69db      	ldr	r3, [r3, #28]
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f00b f88a 	bl	8016610 <free>
    phost->pActiveClass->pData = 0U;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b502:	2200      	movs	r2, #0
 800b504:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b506:	2300      	movs	r3, #0
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3710      	adds	r7, #16
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800b518:	2302      	movs	r3, #2
 800b51a:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b522:	69db      	ldr	r3, [r3, #28]
 800b524:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	3340      	adds	r3, #64	; 0x40
 800b52a:	4619      	mov	r1, r3
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 f8b2 	bl	800b696 <GetLineCoding>
 800b532:	4603      	mov	r3, r0
 800b534:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800b536:	7bfb      	ldrb	r3, [r7, #15]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d105      	bne.n	800b548 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b542:	2102      	movs	r1, #2
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	4798      	blx	r3
  }
  return status;
 800b548:	7bfb      	ldrb	r3, [r7, #15]
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3710      	adds	r7, #16
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
	...

0800b554 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b55c:	2301      	movs	r3, #1
 800b55e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b560:	2300      	movs	r3, #0
 800b562:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b56a:	69db      	ldr	r3, [r3, #28]
 800b56c:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b574:	2b04      	cmp	r3, #4
 800b576:	d877      	bhi.n	800b668 <USBH_CDC_Process+0x114>
 800b578:	a201      	add	r2, pc, #4	; (adr r2, 800b580 <USBH_CDC_Process+0x2c>)
 800b57a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b57e:	bf00      	nop
 800b580:	0800b595 	.word	0x0800b595
 800b584:	0800b59b 	.word	0x0800b59b
 800b588:	0800b5cb 	.word	0x0800b5cb
 800b58c:	0800b63f 	.word	0x0800b63f
 800b590:	0800b64d 	.word	0x0800b64d
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800b594:	2300      	movs	r3, #0
 800b596:	73fb      	strb	r3, [r7, #15]
    break;
 800b598:	e06d      	b.n	800b676 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b59e:	4619      	mov	r1, r3
 800b5a0:	6878      	ldr	r0, [r7, #4]
 800b5a2:	f000 f897 	bl	800b6d4 <SetLineCoding>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b5aa:	7bbb      	ldrb	r3, [r7, #14]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d104      	bne.n	800b5ba <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	2202      	movs	r2, #2
 800b5b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b5b8:	e058      	b.n	800b66c <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800b5ba:	7bbb      	ldrb	r3, [r7, #14]
 800b5bc:	2b01      	cmp	r3, #1
 800b5be:	d055      	beq.n	800b66c <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b5c0:	68bb      	ldr	r3, [r7, #8]
 800b5c2:	2204      	movs	r2, #4
 800b5c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b5c8:	e050      	b.n	800b66c <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	3340      	adds	r3, #64	; 0x40
 800b5ce:	4619      	mov	r1, r3
 800b5d0:	6878      	ldr	r0, [r7, #4]
 800b5d2:	f000 f860 	bl	800b696 <GetLineCoding>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b5da:	7bbb      	ldrb	r3, [r7, #14]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d126      	bne.n	800b62e <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b5ee:	68bb      	ldr	r3, [r7, #8]
 800b5f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5f2:	791b      	ldrb	r3, [r3, #4]
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d13b      	bne.n	800b670 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b602:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b604:	429a      	cmp	r2, r3
 800b606:	d133      	bne.n	800b670 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b612:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b614:	429a      	cmp	r2, r3
 800b616:	d12b      	bne.n	800b670 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b620:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b622:	429a      	cmp	r2, r3
 800b624:	d124      	bne.n	800b670 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 f984 	bl	800b934 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b62c:	e020      	b.n	800b670 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800b62e:	7bbb      	ldrb	r3, [r7, #14]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d01d      	beq.n	800b670 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	2204      	movs	r2, #4
 800b638:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b63c:	e018      	b.n	800b670 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f000 f867 	bl	800b712 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f8f8 	bl	800b83a <CDC_ProcessReception>
    break;
 800b64a:	e014      	b.n	800b676 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800b64c:	2100      	movs	r1, #0
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	f000 fffa 	bl	800c648 <USBH_ClrFeature>
 800b654:	4603      	mov	r3, r0
 800b656:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800b658:	7bbb      	ldrb	r3, [r7, #14]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d10a      	bne.n	800b674 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	2200      	movs	r2, #0
 800b662:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800b666:	e005      	b.n	800b674 <USBH_CDC_Process+0x120>

  default:
    break;
 800b668:	bf00      	nop
 800b66a:	e004      	b.n	800b676 <USBH_CDC_Process+0x122>
    break;
 800b66c:	bf00      	nop
 800b66e:	e002      	b.n	800b676 <USBH_CDC_Process+0x122>
    break;
 800b670:	bf00      	nop
 800b672:	e000      	b.n	800b676 <USBH_CDC_Process+0x122>
    break;
 800b674:	bf00      	nop

  }

  return status;
 800b676:	7bfb      	ldrb	r3, [r7, #15]
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3710      	adds	r7, #16
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800b688:	2300      	movs	r3, #0
}
 800b68a:	4618      	mov	r0, r3
 800b68c:	370c      	adds	r7, #12
 800b68e:	46bd      	mov	sp, r7
 800b690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b694:	4770      	bx	lr

0800b696 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b696:	b580      	push	{r7, lr}
 800b698:	b082      	sub	sp, #8
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
 800b69e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	22a1      	movs	r2, #161	; 0xa1
 800b6a4:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2221      	movs	r2, #33	; 0x21
 800b6aa:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2207      	movs	r2, #7
 800b6bc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	2207      	movs	r2, #7
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f001 f99f 	bl	800ca08 <USBH_CtlReq>
 800b6ca:	4603      	mov	r3, r0
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3708      	adds	r7, #8
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	bd80      	pop	{r7, pc}

0800b6d4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b6d4:	b580      	push	{r7, lr}
 800b6d6:	b082      	sub	sp, #8
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2221      	movs	r2, #33	; 0x21
 800b6e2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2220      	movs	r2, #32
 800b6e8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2207      	movs	r2, #7
 800b6fa:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	2207      	movs	r2, #7
 800b700:	4619      	mov	r1, r3
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f001 f980 	bl	800ca08 <USBH_CtlReq>
 800b708:	4603      	mov	r3, r0
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3708      	adds	r7, #8
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}

0800b712 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b712:	b580      	push	{r7, lr}
 800b714:	b086      	sub	sp, #24
 800b716:	af02      	add	r7, sp, #8
 800b718:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b720:	69db      	ldr	r3, [r3, #28]
 800b722:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b724:	2300      	movs	r3, #0
 800b726:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d002      	beq.n	800b738 <CDC_ProcessTransmission+0x26>
 800b732:	2b02      	cmp	r3, #2
 800b734:	d025      	beq.n	800b782 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800b736:	e07c      	b.n	800b832 <CDC_ProcessTransmission+0x120>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b73c:	68fa      	ldr	r2, [r7, #12]
 800b73e:	8b12      	ldrh	r2, [r2, #24]
 800b740:	4293      	cmp	r3, r2
 800b742:	d90c      	bls.n	800b75e <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	69d9      	ldr	r1, [r3, #28]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	8b1a      	ldrh	r2, [r3, #24]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	7b58      	ldrb	r0, [r3, #13]
 800b750:	2301      	movs	r3, #1
 800b752:	9300      	str	r3, [sp, #0]
 800b754:	4603      	mov	r3, r0
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f001 fc49 	bl	800cfee <USBH_BulkSendData>
 800b75c:	e00c      	b.n	800b778 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800b766:	b29a      	uxth	r2, r3
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	7b58      	ldrb	r0, [r3, #13]
 800b76c:	2301      	movs	r3, #1
 800b76e:	9300      	str	r3, [sp, #0]
 800b770:	4603      	mov	r3, r0
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f001 fc3b 	bl	800cfee <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	2202      	movs	r2, #2
 800b77c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b780:	e057      	b.n	800b832 <CDC_ProcessTransmission+0x120>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	7b5b      	ldrb	r3, [r3, #13]
 800b786:	4619      	mov	r1, r3
 800b788:	6878      	ldr	r0, [r7, #4]
 800b78a:	f00a fe35 	bl	80163f8 <USBH_LL_GetURBState>
 800b78e:	4603      	mov	r3, r0
 800b790:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800b792:	7afb      	ldrb	r3, [r7, #11]
 800b794:	2b01      	cmp	r3, #1
 800b796:	d136      	bne.n	800b806 <CDC_ProcessTransmission+0xf4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b79c:	68fa      	ldr	r2, [r7, #12]
 800b79e:	8b12      	ldrh	r2, [r2, #24]
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d90e      	bls.n	800b7c2 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7a8:	68fa      	ldr	r2, [r7, #12]
 800b7aa:	8b12      	ldrh	r2, [r2, #24]
 800b7ac:	1a9a      	subs	r2, r3, r2
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	69db      	ldr	r3, [r3, #28]
 800b7b6:	68fa      	ldr	r2, [r7, #12]
 800b7b8:	8b12      	ldrh	r2, [r2, #24]
 800b7ba:	441a      	add	r2, r3
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	61da      	str	r2, [r3, #28]
 800b7c0:	e002      	b.n	800b7c8 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d004      	beq.n	800b7da <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800b7d8:	e006      	b.n	800b7e8 <CDC_ProcessTransmission+0xd6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	2200      	movs	r2, #0
 800b7de:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f000 f892 	bl	800b90c <USBH_CDC_TransmitCallback>
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2204      	movs	r2, #4
 800b7ec:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	4619      	mov	r1, r3
 800b800:	f004 fe60 	bl	80104c4 <osMessagePut>
    break;
 800b804:	e014      	b.n	800b830 <CDC_ProcessTransmission+0x11e>
      if (URB_Status == USBH_URB_NOTREADY)
 800b806:	7afb      	ldrb	r3, [r7, #11]
 800b808:	2b02      	cmp	r3, #2
 800b80a:	d111      	bne.n	800b830 <CDC_ProcessTransmission+0x11e>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2201      	movs	r2, #1
 800b810:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2204      	movs	r2, #4
 800b818:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b828:	2200      	movs	r2, #0
 800b82a:	4619      	mov	r1, r3
 800b82c:	f004 fe4a 	bl	80104c4 <osMessagePut>
    break;
 800b830:	bf00      	nop
  }
}
 800b832:	bf00      	nop
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b086      	sub	sp, #24
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b848:	69db      	ldr	r3, [r3, #28]
 800b84a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b84c:	2300      	movs	r3, #0
 800b84e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b856:	2b03      	cmp	r3, #3
 800b858:	d002      	beq.n	800b860 <CDC_ProcessReception+0x26>
 800b85a:	2b04      	cmp	r3, #4
 800b85c:	d00e      	beq.n	800b87c <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800b85e:	e051      	b.n	800b904 <CDC_ProcessReception+0xca>
    USBH_BulkReceiveData (phost,
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	6a19      	ldr	r1, [r3, #32]
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	8b5a      	ldrh	r2, [r3, #26]
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	7b1b      	ldrb	r3, [r3, #12]
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f001 fbe3 	bl	800d038 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	2204      	movs	r2, #4
 800b876:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b87a:	e043      	b.n	800b904 <CDC_ProcessReception+0xca>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	7b1b      	ldrb	r3, [r3, #12]
 800b880:	4619      	mov	r1, r3
 800b882:	6878      	ldr	r0, [r7, #4]
 800b884:	f00a fdb8 	bl	80163f8 <USBH_LL_GetURBState>
 800b888:	4603      	mov	r3, r0
 800b88a:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800b88c:	7cfb      	ldrb	r3, [r7, #19]
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d137      	bne.n	800b902 <CDC_ProcessReception+0xc8>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	7b1b      	ldrb	r3, [r3, #12]
 800b896:	4619      	mov	r1, r3
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f00a fd1b 	bl	80162d4 <USBH_LL_GetLastXferSize>
 800b89e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b8a0:	697b      	ldr	r3, [r7, #20]
 800b8a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8a4:	68fa      	ldr	r2, [r7, #12]
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d016      	beq.n	800b8d8 <CDC_ProcessReception+0x9e>
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	8b5b      	ldrh	r3, [r3, #26]
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d910      	bls.n	800b8d8 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	1ad2      	subs	r2, r2, r3
 800b8be:	697b      	ldr	r3, [r7, #20]
 800b8c0:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	6a1a      	ldr	r2, [r3, #32]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	441a      	add	r2, r3
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	2203      	movs	r2, #3
 800b8d2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800b8d6:	e006      	b.n	800b8e6 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800b8e0:	6878      	ldr	r0, [r7, #4]
 800b8e2:	f000 f81d 	bl	800b920 <USBH_CDC_ReceiveCallback>
      phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2204      	movs	r2, #4
 800b8ea:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	f004 fde1 	bl	80104c4 <osMessagePut>
    break;
 800b902:	bf00      	nop
  }
}
 800b904:	bf00      	nop
 800b906:	3718      	adds	r7, #24
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]

}
 800b914:	bf00      	nop
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr

0800b920 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b920:	b480      	push	{r7}
 800b922:	b083      	sub	sp, #12
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]

}
 800b928:	bf00      	nop
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b934:	b480      	push	{r7}
 800b936:	b083      	sub	sp, #12
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]

}
 800b93c:	bf00      	nop
 800b93e:	370c      	adds	r7, #12
 800b940:	46bd      	mov	sp, r7
 800b942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b946:	4770      	bx	lr

0800b948 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800b948:	b5b0      	push	{r4, r5, r7, lr}
 800b94a:	b08c      	sub	sp, #48	; 0x30
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	60f8      	str	r0, [r7, #12]
 800b950:	60b9      	str	r1, [r7, #8]
 800b952:	4613      	mov	r3, r2
 800b954:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d101      	bne.n	800b960 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b95c:	2302      	movs	r3, #2
 800b95e:	e03c      	b.n	800b9da <USBH_Init+0x92>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	79fa      	ldrb	r2, [r7, #7]
 800b964:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2200      	movs	r2, #0
 800b96c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b978:	68f8      	ldr	r0, [r7, #12]
 800b97a:	f000 f837 	bl	800b9ec <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d003      	beq.n	800b98c <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	68ba      	ldr	r2, [r7, #8]
 800b988:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800b98c:	4a15      	ldr	r2, [pc, #84]	; (800b9e4 <USBH_Init+0x9c>)
 800b98e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b992:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b996:	e883 0003 	stmia.w	r3, {r0, r1}
  phost->os_event = osMessageCreate (osMessageQ(USBH_Queue), NULL);
 800b99a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b99e:	2100      	movs	r1, #0
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f004 fd7c 	bl	801049e <osMessageCreate>
 800b9a6:	4602      	mov	r2, r0
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800b9ae:	4b0e      	ldr	r3, [pc, #56]	; (800b9e8 <USBH_Init+0xa0>)
 800b9b0:	f107 0414 	add.w	r4, r7, #20
 800b9b4:	461d      	mov	r5, r3
 800b9b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b9b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b9ba:	682b      	ldr	r3, [r5, #0]
 800b9bc:	6023      	str	r3, [r4, #0]
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
 800b9be:	f107 0314 	add.w	r3, r7, #20
 800b9c2:	68f9      	ldr	r1, [r7, #12]
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f004 fc73 	bl	80102b0 <osThreadCreate>
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f00a fbcc 	bl	8016170 <USBH_LL_Init>

  return USBH_OK;
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3730      	adds	r7, #48	; 0x30
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bdb0      	pop	{r4, r5, r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	08016848 	.word	0x08016848
 800b9e8:	0801685c 	.word	0x0801685c

0800b9ec <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b085      	sub	sp, #20
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b9f8:	e008      	b.n	800ba0c <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	68fa      	ldr	r2, [r7, #12]
 800b9fe:	32e0      	adds	r2, #224	; 0xe0
 800ba00:	2100      	movs	r1, #0
 800ba02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	3301      	adds	r3, #1
 800ba0a:	60fb      	str	r3, [r7, #12]
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	2b0e      	cmp	r3, #14
 800ba10:	d9f3      	bls.n	800b9fa <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800ba12:	2300      	movs	r3, #0
 800ba14:	60fb      	str	r3, [r7, #12]
 800ba16:	e009      	b.n	800ba2c <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800ba18:	687a      	ldr	r2, [r7, #4]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ba22:	2200      	movs	r2, #0
 800ba24:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	60fb      	str	r3, [r7, #12]
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba32:	d3f1      	bcc.n	800ba18 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2201      	movs	r2, #1
 800ba44:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	2201      	movs	r2, #1
 800ba52:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2240      	movs	r2, #64	; 0x40
 800ba58:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800ba70:	2300      	movs	r3, #0
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3714      	adds	r7, #20
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr

0800ba7e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800ba7e:	b480      	push	{r7}
 800ba80:	b085      	sub	sp, #20
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	6078      	str	r0, [r7, #4]
 800ba86:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d017      	beq.n	800bac2 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d10f      	bne.n	800babc <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800baa2:	1c59      	adds	r1, r3, #1
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	33dc      	adds	r3, #220	; 0xdc
 800baae:	009b      	lsls	r3, r3, #2
 800bab0:	4413      	add	r3, r2
 800bab2:	683a      	ldr	r2, [r7, #0]
 800bab4:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800bab6:	2300      	movs	r3, #0
 800bab8:	73fb      	strb	r3, [r7, #15]
 800baba:	e004      	b.n	800bac6 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800babc:	2302      	movs	r3, #2
 800babe:	73fb      	strb	r3, [r7, #15]
 800bac0:	e001      	b.n	800bac6 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800bac2:	2302      	movs	r3, #2
 800bac4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bac6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3714      	adds	r7, #20
 800bacc:	46bd      	mov	sp, r7
 800bace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad2:	4770      	bx	lr

0800bad4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800bad4:	b480      	push	{r7}
 800bad6:	b085      	sub	sp, #20
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	460b      	mov	r3, r1
 800bade:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800bae0:	2300      	movs	r3, #0
 800bae2:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800baea:	78fa      	ldrb	r2, [r7, #3]
 800baec:	429a      	cmp	r2, r3
 800baee:	d204      	bcs.n	800bafa <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	78fa      	ldrb	r2, [r7, #3]
 800baf4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800baf8:	e001      	b.n	800bafe <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800bafa:	2302      	movs	r3, #2
 800bafc:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800bafe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3714      	adds	r7, #20
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	b087      	sub	sp, #28
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	4608      	mov	r0, r1
 800bb16:	4611      	mov	r1, r2
 800bb18:	461a      	mov	r2, r3
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	70fb      	strb	r3, [r7, #3]
 800bb1e:	460b      	mov	r3, r1
 800bb20:	70bb      	strb	r3, [r7, #2]
 800bb22:	4613      	mov	r3, r2
 800bb24:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800bb26:	2300      	movs	r3, #0
 800bb28:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800bb34:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bb36:	e025      	b.n	800bb84 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800bb38:	7dfb      	ldrb	r3, [r7, #23]
 800bb3a:	221a      	movs	r2, #26
 800bb3c:	fb02 f303 	mul.w	r3, r2, r3
 800bb40:	3308      	adds	r3, #8
 800bb42:	68fa      	ldr	r2, [r7, #12]
 800bb44:	4413      	add	r3, r2
 800bb46:	3302      	adds	r3, #2
 800bb48:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	795b      	ldrb	r3, [r3, #5]
 800bb4e:	78fa      	ldrb	r2, [r7, #3]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d002      	beq.n	800bb5a <USBH_FindInterface+0x4e>
 800bb54:	78fb      	ldrb	r3, [r7, #3]
 800bb56:	2bff      	cmp	r3, #255	; 0xff
 800bb58:	d111      	bne.n	800bb7e <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800bb5e:	78ba      	ldrb	r2, [r7, #2]
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d002      	beq.n	800bb6a <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800bb64:	78bb      	ldrb	r3, [r7, #2]
 800bb66:	2bff      	cmp	r3, #255	; 0xff
 800bb68:	d109      	bne.n	800bb7e <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800bb6e:	787a      	ldrb	r2, [r7, #1]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d002      	beq.n	800bb7a <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800bb74:	787b      	ldrb	r3, [r7, #1]
 800bb76:	2bff      	cmp	r3, #255	; 0xff
 800bb78:	d101      	bne.n	800bb7e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800bb7a:	7dfb      	ldrb	r3, [r7, #23]
 800bb7c:	e006      	b.n	800bb8c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800bb7e:	7dfb      	ldrb	r3, [r7, #23]
 800bb80:	3301      	adds	r3, #1
 800bb82:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800bb84:	7dfb      	ldrb	r3, [r7, #23]
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d9d6      	bls.n	800bb38 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800bb8a:	23ff      	movs	r3, #255	; 0xff
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	371c      	adds	r7, #28
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr

0800bb98 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b082      	sub	sp, #8
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f00a fb21 	bl	80161e8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800bba6:	2101      	movs	r1, #1
 800bba8:	6878      	ldr	r0, [r7, #4]
 800bbaa:	f00a fc38 	bl	801641e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800bbae:	2300      	movs	r3, #0
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3708      	adds	r7, #8
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b088      	sub	sp, #32
 800bbbc:	af04      	add	r7, sp, #16
 800bbbe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800bbc0:	2302      	movs	r3, #2
 800bbc2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f000 fb7e 	bl	800c2ca <USBH_IsPortEnabled>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10c      	bne.n	800bbee <USBH_Process+0x36>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d007      	beq.n	800bbee <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	b2db      	uxtb	r3, r3
 800bbe4:	2b03      	cmp	r3, #3
 800bbe6:	d002      	beq.n	800bbee <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2203      	movs	r2, #3
 800bbec:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	b2db      	uxtb	r3, r3
 800bbf4:	2b0b      	cmp	r3, #11
 800bbf6:	f200 81ab 	bhi.w	800bf50 <USBH_Process+0x398>
 800bbfa:	a201      	add	r2, pc, #4	; (adr r2, 800bc00 <USBH_Process+0x48>)
 800bbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc00:	0800bc31 	.word	0x0800bc31
 800bc04:	0800bc6f 	.word	0x0800bc6f
 800bc08:	0800bc83 	.word	0x0800bc83
 800bc0c:	0800bf2b 	.word	0x0800bf2b
 800bc10:	0800bf51 	.word	0x0800bf51
 800bc14:	0800bd2d 	.word	0x0800bd2d
 800bc18:	0800bec5 	.word	0x0800bec5
 800bc1c:	0800bd5d 	.word	0x0800bd5d
 800bc20:	0800bd99 	.word	0x0800bd99
 800bc24:	0800bdd3 	.word	0x0800bdd3
 800bc28:	0800be1b 	.word	0x0800be1b
 800bc2c:	0800bf13 	.word	0x0800bf13
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f000 818b 	beq.w	800bf54 <USBH_Process+0x39c>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2201      	movs	r2, #1
 800bc42:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800bc44:	20c8      	movs	r0, #200	; 0xc8
 800bc46:	f00a fc34 	bl	80164b2 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f00a fb27 	bl	801629e <USBH_LL_ResetPort>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2201      	movs	r2, #1
 800bc54:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bc64:	2200      	movs	r2, #0
 800bc66:	4619      	mov	r1, r3
 800bc68:	f004 fc2c 	bl	80104c4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800bc6c:	e172      	b.n	800bf54 <USBH_Process+0x39c>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	f040 816f 	bne.w	800bf58 <USBH_Process+0x3a0>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2202      	movs	r2, #2
 800bc7e:	701a      	strb	r2, [r3, #0]
    }
    break;
 800bc80:	e16a      	b.n	800bf58 <USBH_Process+0x3a0>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800bc82:	2064      	movs	r0, #100	; 0x64
 800bc84:	f00a fc15 	bl	80164b2 <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f00a fae3 	bl	8016254 <USBH_LL_GetSpeed>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	461a      	mov	r2, r3
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2205      	movs	r2, #5
 800bc9c:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800bc9e:	2100      	movs	r1, #0
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f001 fa16 	bl	800d0d2 <USBH_AllocPipe>
 800bca6:	4603      	mov	r3, r0
 800bca8:	461a      	mov	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800bcae:	2180      	movs	r1, #128	; 0x80
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f001 fa0e 	bl	800d0d2 <USBH_AllocPipe>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	461a      	mov	r2, r3
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	7919      	ldrb	r1, [r3, #4]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800bcce:	687a      	ldr	r2, [r7, #4]
 800bcd0:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800bcd2:	b292      	uxth	r2, r2
 800bcd4:	9202      	str	r2, [sp, #8]
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	9201      	str	r2, [sp, #4]
 800bcda:	9300      	str	r3, [sp, #0]
 800bcdc:	4603      	mov	r3, r0
 800bcde:	2280      	movs	r2, #128	; 0x80
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f001 f9c7 	bl	800d074 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	7959      	ldrb	r1, [r3, #5]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800bcf6:	687a      	ldr	r2, [r7, #4]
 800bcf8:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800bcfa:	b292      	uxth	r2, r2
 800bcfc:	9202      	str	r2, [sp, #8]
 800bcfe:	2200      	movs	r2, #0
 800bd00:	9201      	str	r2, [sp, #4]
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	4603      	mov	r3, r0
 800bd06:	2200      	movs	r2, #0
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f001 f9b3 	bl	800d074 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2201      	movs	r2, #1
 800bd12:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bd22:	2200      	movs	r2, #0
 800bd24:	4619      	mov	r1, r3
 800bd26:	f004 fbcd 	bl	80104c4 <osMessagePut>
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800bd2a:	e120      	b.n	800bf6e <USBH_Process+0x3b6>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f000 f923 	bl	800bf78 <USBH_HandleEnum>
 800bd32:	4603      	mov	r3, r0
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	f040 8111 	bne.w	800bf5c <USBH_Process+0x3a4>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800bd48:	2b01      	cmp	r3, #1
 800bd4a:	d103      	bne.n	800bd54 <USBH_Process+0x19c>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2208      	movs	r2, #8
 800bd50:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800bd52:	e103      	b.n	800bf5c <USBH_Process+0x3a4>
        phost->gState  = HOST_INPUT;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2207      	movs	r2, #7
 800bd58:	701a      	strb	r2, [r3, #0]
    break;
 800bd5a:	e0ff      	b.n	800bf5c <USBH_Process+0x3a4>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	f000 80fc 	beq.w	800bf60 <USBH_Process+0x3a8>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bd6e:	2101      	movs	r1, #1
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	2208      	movs	r2, #8
 800bd78:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2205      	movs	r2, #5
 800bd7e:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bd8e:	2200      	movs	r2, #0
 800bd90:	4619      	mov	r1, r3
 800bd92:	f004 fb97 	bl	80104c4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bd96:	e0e3      	b.n	800bf60 <USBH_Process+0x3a8>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800bd9e:	b29b      	uxth	r3, r3
 800bda0:	4619      	mov	r1, r3
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f000 fc09 	bl	800c5ba <USBH_SetCfg>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d102      	bne.n	800bdb4 <USBH_Process+0x1fc>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	2209      	movs	r2, #9
 800bdb2:	701a      	strb	r2, [r3, #0]
      USBH_UsrLog ("Default configuration set.");
    }

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bdc8:	2200      	movs	r2, #0
 800bdca:	4619      	mov	r1, r3
 800bdcc:	f004 fb7a 	bl	80104c4 <osMessagePut>
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800bdd0:	e0cd      	b.n	800bf6e <USBH_Process+0x3b6>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800bdd8:	f003 0320 	and.w	r3, r3, #32
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00a      	beq.n	800bdf6 <USBH_Process+0x23e>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800bde0:	2101      	movs	r1, #1
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 fc0c 	bl	800c600 <USBH_SetFeature>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d106      	bne.n	800bdfc <USBH_Process+0x244>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	220a      	movs	r2, #10
 800bdf2:	701a      	strb	r2, [r3, #0]
 800bdf4:	e002      	b.n	800bdfc <USBH_Process+0x244>
      }
    }
    else
    {
      phost->gState  = HOST_CHECK_CLASS;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	220a      	movs	r2, #10
 800bdfa:	701a      	strb	r2, [r3, #0]
    }

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2201      	movs	r2, #1
 800be00:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800be10:	2200      	movs	r2, #0
 800be12:	4619      	mov	r1, r3
 800be14:	f004 fb56 	bl	80104c4 <osMessagePut>
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800be18:	e0a9      	b.n	800bf6e <USBH_Process+0x3b6>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be20:	2b00      	cmp	r3, #0
 800be22:	d040      	beq.n	800bea6 <USBH_Process+0x2ee>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2200      	movs	r2, #0
 800be28:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800be2c:	2300      	movs	r3, #0
 800be2e:	73fb      	strb	r3, [r7, #15]
 800be30:	e017      	b.n	800be62 <USBH_Process+0x2aa>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800be32:	7bfb      	ldrb	r3, [r7, #15]
 800be34:	687a      	ldr	r2, [r7, #4]
 800be36:	33dc      	adds	r3, #220	; 0xdc
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	4413      	add	r3, r2
 800be3c:	685b      	ldr	r3, [r3, #4]
 800be3e:	791a      	ldrb	r2, [r3, #4]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800be46:	429a      	cmp	r2, r3
 800be48:	d108      	bne.n	800be5c <USBH_Process+0x2a4>
        {
          phost->pActiveClass = phost->pClass[idx];
 800be4a:	7bfb      	ldrb	r3, [r7, #15]
 800be4c:	687a      	ldr	r2, [r7, #4]
 800be4e:	33dc      	adds	r3, #220	; 0xdc
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	4413      	add	r3, r2
 800be54:	685a      	ldr	r2, [r3, #4]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800be5c:	7bfb      	ldrb	r3, [r7, #15]
 800be5e:	3301      	adds	r3, #1
 800be60:	73fb      	strb	r3, [r7, #15]
 800be62:	7bfb      	ldrb	r3, [r7, #15]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0e4      	beq.n	800be32 <USBH_Process+0x27a>
        }
      }

      if(phost->pActiveClass != NULL)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d016      	beq.n	800bea0 <USBH_Process+0x2e8>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800be78:	689b      	ldr	r3, [r3, #8]
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	4798      	blx	r3
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	d109      	bne.n	800be98 <USBH_Process+0x2e0>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2206      	movs	r2, #6
 800be88:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800be90:	2103      	movs	r1, #3
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	4798      	blx	r3
 800be96:	e006      	b.n	800bea6 <USBH_Process+0x2ee>
        }
        else
        {
          phost->gState  = HOST_ABORT_STATE;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	220d      	movs	r2, #13
 800be9c:	701a      	strb	r2, [r3, #0]
 800be9e:	e002      	b.n	800bea6 <USBH_Process+0x2ee>
          USBH_UsrLog ("Device not supporting %s class.", phost->pActiveClass->Name);
        }
      }
      else
      {
        phost->gState  = HOST_ABORT_STATE;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	220d      	movs	r2, #13
 800bea4:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog ("No registered class for this device.");
      }
    }

#if (USBH_USE_OS == 1U)
    phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2205      	movs	r2, #5
 800beaa:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800beba:	2200      	movs	r2, #0
 800bebc:	4619      	mov	r1, r3
 800bebe:	f004 fb01 	bl	80104c4 <osMessagePut>
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800bec2:	e054      	b.n	800bf6e <USBH_Process+0x3b6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800beca:	2b00      	cmp	r3, #0
 800becc:	d00f      	beq.n	800beee <USBH_Process+0x336>
    {
      status = phost->pActiveClass->Requests(phost);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bed4:	691b      	ldr	r3, [r3, #16]
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	4798      	blx	r3
 800beda:	4603      	mov	r3, r0
 800bedc:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800bede:	7bbb      	ldrb	r3, [r7, #14]
 800bee0:	b2db      	uxtb	r3, r3
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d13e      	bne.n	800bf64 <USBH_Process+0x3ac>
      {
        phost->gState  = HOST_CLASS;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	220b      	movs	r2, #11
 800beea:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 800beec:	e03a      	b.n	800bf64 <USBH_Process+0x3ac>
      phost->gState  = HOST_ABORT_STATE;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	220d      	movs	r2, #13
 800bef2:	701a      	strb	r2, [r3, #0]
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2205      	movs	r2, #5
 800bef8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bf08:	2200      	movs	r2, #0
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	f004 fada 	bl	80104c4 <osMessagePut>
    break;
 800bf10:	e028      	b.n	800bf64 <USBH_Process+0x3ac>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d025      	beq.n	800bf68 <USBH_Process+0x3b0>
    {
      phost->pActiveClass->BgndProcess(phost);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bf22:	695b      	ldr	r3, [r3, #20]
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	4798      	blx	r3
    }
    break;
 800bf28:	e01e      	b.n	800bf68 <USBH_Process+0x3b0>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f7ff fd5e 	bl	800b9ec <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d018      	beq.n	800bf6c <USBH_Process+0x3b4>
    {
      phost->pActiveClass->DeInit(phost);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bf40:	68db      	ldr	r3, [r3, #12]
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800bf4e:	e00d      	b.n	800bf6c <USBH_Process+0x3b4>

  case HOST_ABORT_STATE:
  default :
    break;
 800bf50:	bf00      	nop
 800bf52:	e00c      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf54:	bf00      	nop
 800bf56:	e00a      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf58:	bf00      	nop
 800bf5a:	e008      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf5c:	bf00      	nop
 800bf5e:	e006      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf60:	bf00      	nop
 800bf62:	e004      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf64:	bf00      	nop
 800bf66:	e002      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf68:	bf00      	nop
 800bf6a:	e000      	b.n	800bf6e <USBH_Process+0x3b6>
    break;
 800bf6c:	bf00      	nop
  }
 return USBH_OK;
 800bf6e:	2300      	movs	r3, #0
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3710      	adds	r7, #16
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}

0800bf78 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b088      	sub	sp, #32
 800bf7c:	af04      	add	r7, sp, #16
 800bf7e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bf80:	2301      	movs	r3, #1
 800bf82:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	785b      	ldrb	r3, [r3, #1]
 800bf88:	2b07      	cmp	r3, #7
 800bf8a:	f200 8132 	bhi.w	800c1f2 <USBH_HandleEnum+0x27a>
 800bf8e:	a201      	add	r2, pc, #4	; (adr r2, 800bf94 <USBH_HandleEnum+0x1c>)
 800bf90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf94:	0800bfb5 	.word	0x0800bfb5
 800bf98:	0800c027 	.word	0x0800c027
 800bf9c:	0800c03f 	.word	0x0800c03f
 800bfa0:	0800c0b5 	.word	0x0800c0b5
 800bfa4:	0800c0cd 	.word	0x0800c0cd
 800bfa8:	0800c0eb 	.word	0x0800c0eb
 800bfac:	0800c157 	.word	0x0800c157
 800bfb0:	0800c1a7 	.word	0x0800c1a7
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800bfb4:	2108      	movs	r1, #8
 800bfb6:	6878      	ldr	r0, [r7, #4]
 800bfb8:	f000 fa2f 	bl	800c41a <USBH_Get_DevDesc>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	f040 8119 	bne.w	800c1f6 <USBH_HandleEnum+0x27e>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	7919      	ldrb	r1, [r3, #4]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800bfe4:	687a      	ldr	r2, [r7, #4]
 800bfe6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800bfe8:	b292      	uxth	r2, r2
 800bfea:	9202      	str	r2, [sp, #8]
 800bfec:	2200      	movs	r2, #0
 800bfee:	9201      	str	r2, [sp, #4]
 800bff0:	9300      	str	r3, [sp, #0]
 800bff2:	4603      	mov	r3, r0
 800bff4:	2280      	movs	r2, #128	; 0x80
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f001 f83c 	bl	800d074 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	7959      	ldrb	r1, [r3, #5]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800c00c:	687a      	ldr	r2, [r7, #4]
 800c00e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800c010:	b292      	uxth	r2, r2
 800c012:	9202      	str	r2, [sp, #8]
 800c014:	2200      	movs	r2, #0
 800c016:	9201      	str	r2, [sp, #4]
 800c018:	9300      	str	r3, [sp, #0]
 800c01a:	4603      	mov	r3, r0
 800c01c:	2200      	movs	r2, #0
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f001 f828 	bl	800d074 <USBH_OpenPipe>

    }
    break;
 800c024:	e0e7      	b.n	800c1f6 <USBH_HandleEnum+0x27e>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800c026:	2112      	movs	r1, #18
 800c028:	6878      	ldr	r0, [r7, #4]
 800c02a:	f000 f9f6 	bl	800c41a <USBH_Get_DevDesc>
 800c02e:	4603      	mov	r3, r0
 800c030:	2b00      	cmp	r3, #0
 800c032:	f040 80e2 	bne.w	800c1fa <USBH_HandleEnum+0x282>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2202      	movs	r2, #2
 800c03a:	705a      	strb	r2, [r3, #1]

    }
    break;
 800c03c:	e0dd      	b.n	800c1fa <USBH_HandleEnum+0x282>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800c03e:	2101      	movs	r1, #1
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 fa96 	bl	800c572 <USBH_SetAddress>
 800c046:	4603      	mov	r3, r0
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f040 80d8 	bne.w	800c1fe <USBH_HandleEnum+0x286>
    {
      USBH_Delay(2U);
 800c04e:	2002      	movs	r0, #2
 800c050:	f00a fa2f 	bl	80164b2 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2201      	movs	r2, #1
 800c058:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	2203      	movs	r2, #3
 800c060:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	7919      	ldrb	r1, [r3, #4]
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800c076:	b292      	uxth	r2, r2
 800c078:	9202      	str	r2, [sp, #8]
 800c07a:	2200      	movs	r2, #0
 800c07c:	9201      	str	r2, [sp, #4]
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	4603      	mov	r3, r0
 800c082:	2280      	movs	r2, #128	; 0x80
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fff5 	bl	800d074 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	7959      	ldrb	r1, [r3, #5]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800c09a:	687a      	ldr	r2, [r7, #4]
 800c09c:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800c09e:	b292      	uxth	r2, r2
 800c0a0:	9202      	str	r2, [sp, #8]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	9201      	str	r2, [sp, #4]
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f000 ffe1 	bl	800d074 <USBH_OpenPipe>
    }
    break;
 800c0b2:	e0a4      	b.n	800c1fe <USBH_HandleEnum+0x286>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800c0b4:	2109      	movs	r1, #9
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 f9d7 	bl	800c46a <USBH_Get_CfgDesc>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	f040 809f 	bne.w	800c202 <USBH_HandleEnum+0x28a>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	2204      	movs	r2, #4
 800c0c8:	705a      	strb	r2, [r3, #1]
    }
    break;
 800c0ca:	e09a      	b.n	800c202 <USBH_HandleEnum+0x28a>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f000 f9c8 	bl	800c46a <USBH_Get_CfgDesc>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	f040 8092 	bne.w	800c206 <USBH_HandleEnum+0x28e>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	2205      	movs	r2, #5
 800c0e6:	705a      	strb	r2, [r3, #1]
    }
    break;
 800c0e8:	e08d      	b.n	800c206 <USBH_HandleEnum+0x28e>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d01e      	beq.n	800c132 <USBH_HandleEnum+0x1ba>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800c100:	23ff      	movs	r3, #255	; 0xff
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 f9d5 	bl	800c4b2 <USBH_Get_StringDesc>
 800c108:	4603      	mov	r3, r0
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d17d      	bne.n	800c20a <USBH_HandleEnum+0x292>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2206      	movs	r2, #6
 800c112:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2205      	movs	r2, #5
 800c118:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c128:	2200      	movs	r2, #0
 800c12a:	4619      	mov	r1, r3
 800c12c:	f004 f9ca 	bl	80104c4 <osMessagePut>
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800c130:	e06b      	b.n	800c20a <USBH_HandleEnum+0x292>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	2206      	movs	r2, #6
 800c136:	705a      	strb	r2, [r3, #1]
     phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2205      	movs	r2, #5
 800c13c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
     (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c14c:	2200      	movs	r2, #0
 800c14e:	4619      	mov	r1, r3
 800c150:	f004 f9b8 	bl	80104c4 <osMessagePut>
    break;
 800c154:	e059      	b.n	800c20a <USBH_HandleEnum+0x292>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d010      	beq.n	800c182 <USBH_HandleEnum+0x20a>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800c16c:	23ff      	movs	r3, #255	; 0xff
 800c16e:	6878      	ldr	r0, [r7, #4]
 800c170:	f000 f99f 	bl	800c4b2 <USBH_Get_StringDesc>
 800c174:	4603      	mov	r3, r0
 800c176:	2b00      	cmp	r3, #0
 800c178:	d149      	bne.n	800c20e <USBH_HandleEnum+0x296>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2207      	movs	r2, #7
 800c17e:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800c180:	e045      	b.n	800c20e <USBH_HandleEnum+0x296>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2207      	movs	r2, #7
 800c186:	705a      	strb	r2, [r3, #1]
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2205      	movs	r2, #5
 800c18c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c19c:	2200      	movs	r2, #0
 800c19e:	4619      	mov	r1, r3
 800c1a0:	f004 f990 	bl	80104c4 <osMessagePut>
    break;
 800c1a4:	e033      	b.n	800c20e <USBH_HandleEnum+0x296>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d00f      	beq.n	800c1d0 <USBH_HandleEnum+0x258>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800c1bc:	23ff      	movs	r3, #255	; 0xff
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 f977 	bl	800c4b2 <USBH_Get_StringDesc>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d123      	bne.n	800c212 <USBH_HandleEnum+0x29a>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 800c1ce:	e020      	b.n	800c212 <USBH_HandleEnum+0x29a>
      Status = USBH_OK;
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	73fb      	strb	r3, [r7, #15]
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2205      	movs	r2, #5
 800c1d8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	4619      	mov	r1, r3
 800c1ec:	f004 f96a 	bl	80104c4 <osMessagePut>
    break;
 800c1f0:	e00f      	b.n	800c212 <USBH_HandleEnum+0x29a>

  default:
    break;
 800c1f2:	bf00      	nop
 800c1f4:	e00e      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c1f6:	bf00      	nop
 800c1f8:	e00c      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c1fa:	bf00      	nop
 800c1fc:	e00a      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c1fe:	bf00      	nop
 800c200:	e008      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c202:	bf00      	nop
 800c204:	e006      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c206:	bf00      	nop
 800c208:	e004      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c20a:	bf00      	nop
 800c20c:	e002      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c20e:	bf00      	nop
 800c210:	e000      	b.n	800c214 <USBH_HandleEnum+0x29c>
    break;
 800c212:	bf00      	nop
  }
  return Status;
 800c214:	7bfb      	ldrb	r3, [r7, #15]
}
 800c216:	4618      	mov	r0, r3
 800c218:	3710      	adds	r7, #16
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop

0800c220 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800c220:	b480      	push	{r7}
 800c222:	b083      	sub	sp, #12
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
 800c228:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	683a      	ldr	r2, [r7, #0]
 800c22e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800c232:	bf00      	nop
 800c234:	370c      	adds	r7, #12
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr

0800c23e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b082      	sub	sp, #8
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c24c:	1c5a      	adds	r2, r3, #1
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 f804 	bl	800c262 <USBH_HandleSof>
}
 800c25a:	bf00      	nop
 800c25c:	3708      	adds	r7, #8
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}

0800c262 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800c262:	b580      	push	{r7, lr}
 800c264:	b082      	sub	sp, #8
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	2b0b      	cmp	r3, #11
 800c272:	d10a      	bne.n	800c28a <USBH_HandleSof+0x28>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d005      	beq.n	800c28a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c284:	699b      	ldr	r3, [r3, #24]
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	4798      	blx	r3
  }
}
 800c28a:	bf00      	nop
 800c28c:	3708      	adds	r7, #8
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}

0800c292 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800c292:	b480      	push	{r7}
 800c294:	b083      	sub	sp, #12
 800c296:	af00      	add	r7, sp, #0
 800c298:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2201      	movs	r2, #1
 800c29e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800c2a2:	bf00      	nop
}
 800c2a4:	370c      	adds	r7, #12
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr

0800c2ae <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800c2ae:	b480      	push	{r7}
 800c2b0:	b083      	sub	sp, #12
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800c2be:	bf00      	nop
}
 800c2c0:	370c      	adds	r7, #12
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c8:	4770      	bx	lr

0800c2ca <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800c2ca:	b480      	push	{r7}
 800c2cc:	b083      	sub	sp, #12
 800c2ce:	af00      	add	r7, sp, #0
 800c2d0:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	370c      	adds	r7, #12
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr

0800c2e4 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b082      	sub	sp, #8
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d10f      	bne.n	800c316 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	2201      	movs	r2, #1
 800c2fa:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c304:	2b00      	cmp	r3, #0
 800c306:	d00e      	beq.n	800c326 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c30e:	2104      	movs	r1, #4
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	4798      	blx	r3
 800c314:	e007      	b.n	800c326 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d102      	bne.n	800c326 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2202      	movs	r2, #2
 800c324:	701a      	strb	r2, [r3, #0]
    }
  }

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2201      	movs	r2, #1
 800c32a:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c33a:	2200      	movs	r2, #0
 800c33c:	4619      	mov	r1, r3
 800c33e:	f004 f8c1 	bl	80104c4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800c342:	2300      	movs	r3, #0
}
 800c344:	4618      	mov	r0, r3
 800c346:	3708      	adds	r7, #8
 800c348:	46bd      	mov	sp, r7
 800c34a:	bd80      	pop	{r7, pc}

0800c34c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b082      	sub	sp, #8
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800c354:	6878      	ldr	r0, [r7, #4]
 800c356:	f009 ff62 	bl	801621e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	791b      	ldrb	r3, [r3, #4]
 800c35e:	4619      	mov	r1, r3
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 fed4 	bl	800d10e <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	795b      	ldrb	r3, [r3, #5]
 800c36a:	4619      	mov	r1, r3
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f000 fece 	bl	800d10e <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2200      	movs	r2, #0
 800c376:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c380:	2b00      	cmp	r3, #0
 800c382:	d005      	beq.n	800c390 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c38a:	2105      	movs	r1, #5
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f009 ff29 	bl	80161e8 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2203      	movs	r2, #3
 800c39a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	2201      	movs	r2, #1
 800c3a0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	4619      	mov	r1, r3
 800c3b4:	f004 f886 	bl	80104c4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800c3b8:	2300      	movs	r3, #0
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3708      	adds	r7, #8
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}

0800c3c2 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800c3c2:	b580      	push	{r7, lr}
 800c3c4:	b086      	sub	sp, #24
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	6078      	str	r0, [r7, #4]
  osEvent event;

  for(;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8d3 13cc 	ldr.w	r1, [r3, #972]	; 0x3cc
 800c3d0:	f107 030c 	add.w	r3, r7, #12
 800c3d4:	f04f 32ff 	mov.w	r2, #4294967295
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f004 f8b3 	bl	8010544 <osMessageGet>
    if(event.status == osEventMessage)
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	2b10      	cmp	r3, #16
 800c3e2:	d1f2      	bne.n	800c3ca <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f7ff fbe7 	bl	800bbb8 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800c3ea:	e7ee      	b.n	800c3ca <USBH_Process_OS+0x8>

0800c3ec <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange (USBH_HandleTypeDef *phost)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b082      	sub	sp, #8
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c408:	2200      	movs	r2, #0
 800c40a:	4619      	mov	r1, r3
 800c40c:	f004 f85a 	bl	80104c4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800c410:	2300      	movs	r3, #0
}
 800c412:	4618      	mov	r0, r3
 800c414:	3708      	adds	r7, #8
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}

0800c41a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800c41a:	b580      	push	{r7, lr}
 800c41c:	b086      	sub	sp, #24
 800c41e:	af02      	add	r7, sp, #8
 800c420:	6078      	str	r0, [r7, #4]
 800c422:	460b      	mov	r3, r1
 800c424:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800c42c:	78fb      	ldrb	r3, [r7, #3]
 800c42e:	b29b      	uxth	r3, r3
 800c430:	9300      	str	r3, [sp, #0]
 800c432:	4613      	mov	r3, r2
 800c434:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c438:	2100      	movs	r1, #0
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	f000 f864 	bl	800c508 <USBH_GetDescriptor>
 800c440:	4603      	mov	r3, r0
 800c442:	73fb      	strb	r3, [r7, #15]
 800c444:	7bfb      	ldrb	r3, [r7, #15]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d10a      	bne.n	800c460 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f203 3022 	addw	r0, r3, #802	; 0x322
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c456:	78fa      	ldrb	r2, [r7, #3]
 800c458:	b292      	uxth	r2, r2
 800c45a:	4619      	mov	r1, r3
 800c45c:	f000 f918 	bl	800c690 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800c460:	7bfb      	ldrb	r3, [r7, #15]
}
 800c462:	4618      	mov	r0, r3
 800c464:	3710      	adds	r7, #16
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}

0800c46a <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800c46a:	b580      	push	{r7, lr}
 800c46c:	b086      	sub	sp, #24
 800c46e:	af02      	add	r7, sp, #8
 800c470:	6078      	str	r0, [r7, #4]
 800c472:	460b      	mov	r3, r1
 800c474:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	331c      	adds	r3, #28
 800c47a:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800c47c:	887b      	ldrh	r3, [r7, #2]
 800c47e:	9300      	str	r3, [sp, #0]
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c486:	2100      	movs	r1, #0
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 f83d 	bl	800c508 <USBH_GetDescriptor>
 800c48e:	4603      	mov	r3, r0
 800c490:	72fb      	strb	r3, [r7, #11]
 800c492:	7afb      	ldrb	r3, [r7, #11]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d107      	bne.n	800c4a8 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800c49e:	887a      	ldrh	r2, [r7, #2]
 800c4a0:	68f9      	ldr	r1, [r7, #12]
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f000 f964 	bl	800c770 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800c4a8:	7afb      	ldrb	r3, [r7, #11]
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3710      	adds	r7, #16
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b088      	sub	sp, #32
 800c4b6:	af02      	add	r7, sp, #8
 800c4b8:	60f8      	str	r0, [r7, #12]
 800c4ba:	607a      	str	r2, [r7, #4]
 800c4bc:	461a      	mov	r2, r3
 800c4be:	460b      	mov	r3, r1
 800c4c0:	72fb      	strb	r3, [r7, #11]
 800c4c2:	4613      	mov	r3, r2
 800c4c4:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800c4c6:	7afb      	ldrb	r3, [r7, #11]
 800c4c8:	b29b      	uxth	r3, r3
 800c4ca:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c4ce:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800c4d6:	893b      	ldrh	r3, [r7, #8]
 800c4d8:	9300      	str	r3, [sp, #0]
 800c4da:	460b      	mov	r3, r1
 800c4dc:	2100      	movs	r1, #0
 800c4de:	68f8      	ldr	r0, [r7, #12]
 800c4e0:	f000 f812 	bl	800c508 <USBH_GetDescriptor>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	75fb      	strb	r3, [r7, #23]
 800c4e8:	7dfb      	ldrb	r3, [r7, #23]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d107      	bne.n	800c4fe <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c4f4:	893a      	ldrh	r2, [r7, #8]
 800c4f6:	6879      	ldr	r1, [r7, #4]
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f000 fa37 	bl	800c96c <USBH_ParseStringDesc>
  }
  return status;
 800c4fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800c500:	4618      	mov	r0, r3
 800c502:	3718      	adds	r7, #24
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}

0800c508 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b084      	sub	sp, #16
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	60f8      	str	r0, [r7, #12]
 800c510:	607b      	str	r3, [r7, #4]
 800c512:	460b      	mov	r3, r1
 800c514:	72fb      	strb	r3, [r7, #11]
 800c516:	4613      	mov	r3, r2
 800c518:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	789b      	ldrb	r3, [r3, #2]
 800c51e:	2b01      	cmp	r3, #1
 800c520:	d11c      	bne.n	800c55c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c522:	7afb      	ldrb	r3, [r7, #11]
 800c524:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c528:	b2da      	uxtb	r2, r3
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	2206      	movs	r2, #6
 800c532:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	893a      	ldrh	r2, [r7, #8]
 800c538:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c53a:	893b      	ldrh	r3, [r7, #8]
 800c53c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c540:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c544:	d104      	bne.n	800c550 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f240 4209 	movw	r2, #1033	; 0x409
 800c54c:	829a      	strh	r2, [r3, #20]
 800c54e:	e002      	b.n	800c556 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	2200      	movs	r2, #0
 800c554:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	8b3a      	ldrh	r2, [r7, #24]
 800c55a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800c55c:	8b3b      	ldrh	r3, [r7, #24]
 800c55e:	461a      	mov	r2, r3
 800c560:	6879      	ldr	r1, [r7, #4]
 800c562:	68f8      	ldr	r0, [r7, #12]
 800c564:	f000 fa50 	bl	800ca08 <USBH_CtlReq>
 800c568:	4603      	mov	r3, r0
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3710      	adds	r7, #16
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}

0800c572 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c572:	b580      	push	{r7, lr}
 800c574:	b082      	sub	sp, #8
 800c576:	af00      	add	r7, sp, #0
 800c578:	6078      	str	r0, [r7, #4]
 800c57a:	460b      	mov	r3, r1
 800c57c:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	789b      	ldrb	r3, [r3, #2]
 800c582:	2b01      	cmp	r3, #1
 800c584:	d10f      	bne.n	800c5a6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2200      	movs	r2, #0
 800c58a:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2205      	movs	r2, #5
 800c590:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c592:	78fb      	ldrb	r3, [r7, #3]
 800c594:	b29a      	uxth	r2, r3
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	2200      	movs	r2, #0
 800c59e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	2100      	movs	r1, #0
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f000 fa2c 	bl	800ca08 <USBH_CtlReq>
 800c5b0:	4603      	mov	r3, r0
}
 800c5b2:	4618      	mov	r0, r3
 800c5b4:	3708      	adds	r7, #8
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	bd80      	pop	{r7, pc}

0800c5ba <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c5ba:	b580      	push	{r7, lr}
 800c5bc:	b082      	sub	sp, #8
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	6078      	str	r0, [r7, #4]
 800c5c2:	460b      	mov	r3, r1
 800c5c4:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	789b      	ldrb	r3, [r3, #2]
 800c5ca:	2b01      	cmp	r3, #1
 800c5cc:	d10e      	bne.n	800c5ec <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2209      	movs	r2, #9
 800c5d8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	887a      	ldrh	r2, [r7, #2]
 800c5de:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	2100      	movs	r1, #0
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f000 fa09 	bl	800ca08 <USBH_CtlReq>
 800c5f6:	4603      	mov	r3, r0
}
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	3708      	adds	r7, #8
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}

0800c600 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b082      	sub	sp, #8
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	460b      	mov	r3, r1
 800c60a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	789b      	ldrb	r3, [r3, #2]
 800c610:	2b01      	cmp	r3, #1
 800c612:	d10f      	bne.n	800c634 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2200      	movs	r2, #0
 800c618:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	2203      	movs	r2, #3
 800c61e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c620:	78fb      	ldrb	r3, [r7, #3]
 800c622:	b29a      	uxth	r2, r3
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2200      	movs	r2, #0
 800c62c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	2200      	movs	r2, #0
 800c632:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800c634:	2200      	movs	r2, #0
 800c636:	2100      	movs	r1, #0
 800c638:	6878      	ldr	r0, [r7, #4]
 800c63a:	f000 f9e5 	bl	800ca08 <USBH_CtlReq>
 800c63e:	4603      	mov	r3, r0
}
 800c640:	4618      	mov	r0, r3
 800c642:	3708      	adds	r7, #8
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b082      	sub	sp, #8
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	460b      	mov	r3, r1
 800c652:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	789b      	ldrb	r3, [r3, #2]
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d10f      	bne.n	800c67c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2202      	movs	r2, #2
 800c660:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2201      	movs	r2, #1
 800c666:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2200      	movs	r2, #0
 800c66c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c66e:	78fb      	ldrb	r3, [r7, #3]
 800c670:	b29a      	uxth	r2, r3
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2200      	movs	r2, #0
 800c67a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800c67c:	2200      	movs	r2, #0
 800c67e:	2100      	movs	r1, #0
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f000 f9c1 	bl	800ca08 <USBH_CtlReq>
 800c686:	4603      	mov	r3, r0
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3708      	adds	r7, #8
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800c690:	b480      	push	{r7}
 800c692:	b085      	sub	sp, #20
 800c694:	af00      	add	r7, sp, #0
 800c696:	60f8      	str	r0, [r7, #12]
 800c698:	60b9      	str	r1, [r7, #8]
 800c69a:	4613      	mov	r3, r2
 800c69c:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	781a      	ldrb	r2, [r3, #0]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	785a      	ldrb	r2, [r3, #1]
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	3302      	adds	r3, #2
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	b29a      	uxth	r2, r3
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	3303      	adds	r3, #3
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	b29b      	uxth	r3, r3
 800c6be:	021b      	lsls	r3, r3, #8
 800c6c0:	b29b      	uxth	r3, r3
 800c6c2:	4313      	orrs	r3, r2
 800c6c4:	b29a      	uxth	r2, r3
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	791a      	ldrb	r2, [r3, #4]
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800c6d2:	68bb      	ldr	r3, [r7, #8]
 800c6d4:	795a      	ldrb	r2, [r3, #5]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	799a      	ldrb	r2, [r3, #6]
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	79da      	ldrb	r2, [r3, #7]
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800c6ea:	88fb      	ldrh	r3, [r7, #6]
 800c6ec:	2b08      	cmp	r3, #8
 800c6ee:	d939      	bls.n	800c764 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	3308      	adds	r3, #8
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	b29a      	uxth	r2, r3
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	3309      	adds	r3, #9
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	021b      	lsls	r3, r3, #8
 800c702:	b29b      	uxth	r3, r3
 800c704:	4313      	orrs	r3, r2
 800c706:	b29a      	uxth	r2, r3
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	330a      	adds	r3, #10
 800c710:	781b      	ldrb	r3, [r3, #0]
 800c712:	b29a      	uxth	r2, r3
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	330b      	adds	r3, #11
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	b29b      	uxth	r3, r3
 800c71c:	021b      	lsls	r3, r3, #8
 800c71e:	b29b      	uxth	r3, r3
 800c720:	4313      	orrs	r3, r2
 800c722:	b29a      	uxth	r2, r3
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	330c      	adds	r3, #12
 800c72c:	781b      	ldrb	r3, [r3, #0]
 800c72e:	b29a      	uxth	r2, r3
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	330d      	adds	r3, #13
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	b29b      	uxth	r3, r3
 800c738:	021b      	lsls	r3, r3, #8
 800c73a:	b29b      	uxth	r3, r3
 800c73c:	4313      	orrs	r3, r2
 800c73e:	b29a      	uxth	r2, r3
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	7b9a      	ldrb	r2, [r3, #14]
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	7bda      	ldrb	r2, [r3, #15]
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	7c1a      	ldrb	r2, [r3, #16]
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	7c5a      	ldrb	r2, [r3, #17]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	745a      	strb	r2, [r3, #17]
  }
}
 800c764:	bf00      	nop
 800c766:	3714      	adds	r7, #20
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b08a      	sub	sp, #40	; 0x28
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	4613      	mov	r3, r2
 800c77c:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c782:	2300      	movs	r3, #0
 800c784:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800c788:	2300      	movs	r3, #0
 800c78a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	781a      	ldrb	r2, [r3, #0]
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	785a      	ldrb	r2, [r3, #1]
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	3302      	adds	r3, #2
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	b29a      	uxth	r2, r3
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	3303      	adds	r3, #3
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	b29b      	uxth	r3, r3
 800c7b2:	021b      	lsls	r3, r3, #8
 800c7b4:	b29b      	uxth	r3, r3
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	b29a      	uxth	r2, r3
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	791a      	ldrb	r2, [r3, #4]
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	795a      	ldrb	r2, [r3, #5]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	799a      	ldrb	r2, [r3, #6]
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	79da      	ldrb	r2, [r3, #7]
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	7a1a      	ldrb	r2, [r3, #8]
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c7e6:	88fb      	ldrh	r3, [r7, #6]
 800c7e8:	2b09      	cmp	r3, #9
 800c7ea:	d95f      	bls.n	800c8ac <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800c7ec:	2309      	movs	r3, #9
 800c7ee:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c7f4:	e051      	b.n	800c89a <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c7f6:	f107 0316 	add.w	r3, r7, #22
 800c7fa:	4619      	mov	r1, r3
 800c7fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c7fe:	f000 f8e8 	bl	800c9d2 <USBH_GetNextDesc>
 800c802:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800c804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c806:	785b      	ldrb	r3, [r3, #1]
 800c808:	2b04      	cmp	r3, #4
 800c80a:	d146      	bne.n	800c89a <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800c80c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c810:	221a      	movs	r2, #26
 800c812:	fb02 f303 	mul.w	r3, r2, r3
 800c816:	3308      	adds	r3, #8
 800c818:	68fa      	ldr	r2, [r7, #12]
 800c81a:	4413      	add	r3, r2
 800c81c:	3302      	adds	r3, #2
 800c81e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800c820:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c822:	69f8      	ldr	r0, [r7, #28]
 800c824:	f000 f846 	bl	800c8b4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c828:	2300      	movs	r3, #0
 800c82a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800c82e:	2300      	movs	r3, #0
 800c830:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c832:	e022      	b.n	800c87a <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800c834:	f107 0316 	add.w	r3, r7, #22
 800c838:	4619      	mov	r1, r3
 800c83a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c83c:	f000 f8c9 	bl	800c9d2 <USBH_GetNextDesc>
 800c840:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800c842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c844:	785b      	ldrb	r3, [r3, #1]
 800c846:	2b05      	cmp	r3, #5
 800c848:	d117      	bne.n	800c87a <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c84a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c84e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800c852:	3201      	adds	r2, #1
 800c854:	00d2      	lsls	r2, r2, #3
 800c856:	211a      	movs	r1, #26
 800c858:	fb01 f303 	mul.w	r3, r1, r3
 800c85c:	4413      	add	r3, r2
 800c85e:	3308      	adds	r3, #8
 800c860:	68fa      	ldr	r2, [r7, #12]
 800c862:	4413      	add	r3, r2
 800c864:	3304      	adds	r3, #4
 800c866:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800c868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c86a:	69b8      	ldr	r0, [r7, #24]
 800c86c:	f000 f851 	bl	800c912 <USBH_ParseEPDesc>
            ep_ix++;
 800c870:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800c874:	3301      	adds	r3, #1
 800c876:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c87a:	69fb      	ldr	r3, [r7, #28]
 800c87c:	791b      	ldrb	r3, [r3, #4]
 800c87e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800c882:	429a      	cmp	r2, r3
 800c884:	d204      	bcs.n	800c890 <USBH_ParseCfgDesc+0x120>
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	885a      	ldrh	r2, [r3, #2]
 800c88a:	8afb      	ldrh	r3, [r7, #22]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d8d1      	bhi.n	800c834 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800c890:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c894:	3301      	adds	r3, #1
 800c896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c89a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d804      	bhi.n	800c8ac <USBH_ParseCfgDesc+0x13c>
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	885a      	ldrh	r2, [r3, #2]
 800c8a6:	8afb      	ldrh	r3, [r7, #22]
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d8a4      	bhi.n	800c7f6 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800c8ac:	bf00      	nop
 800c8ae:	3728      	adds	r7, #40	; 0x28
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b083      	sub	sp, #12
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
 800c8bc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	781a      	ldrb	r2, [r3, #0]
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800c8c6:	683b      	ldr	r3, [r7, #0]
 800c8c8:	785a      	ldrb	r2, [r3, #1]
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	789a      	ldrb	r2, [r3, #2]
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	78da      	ldrb	r2, [r3, #3]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	791a      	ldrb	r2, [r3, #4]
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	795a      	ldrb	r2, [r3, #5]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	799a      	ldrb	r2, [r3, #6]
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	79da      	ldrb	r2, [r3, #7]
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	7a1a      	ldrb	r2, [r3, #8]
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	721a      	strb	r2, [r3, #8]
}
 800c906:	bf00      	nop
 800c908:	370c      	adds	r7, #12
 800c90a:	46bd      	mov	sp, r7
 800c90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c910:	4770      	bx	lr

0800c912 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800c912:	b480      	push	{r7}
 800c914:	b083      	sub	sp, #12
 800c916:	af00      	add	r7, sp, #0
 800c918:	6078      	str	r0, [r7, #4]
 800c91a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	781a      	ldrb	r2, [r3, #0]
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	785a      	ldrb	r2, [r3, #1]
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	789a      	ldrb	r2, [r3, #2]
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	78da      	ldrb	r2, [r3, #3]
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	3304      	adds	r3, #4
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	b29a      	uxth	r2, r3
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	3305      	adds	r3, #5
 800c948:	781b      	ldrb	r3, [r3, #0]
 800c94a:	b29b      	uxth	r3, r3
 800c94c:	021b      	lsls	r3, r3, #8
 800c94e:	b29b      	uxth	r3, r3
 800c950:	4313      	orrs	r3, r2
 800c952:	b29a      	uxth	r2, r3
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	799a      	ldrb	r2, [r3, #6]
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	719a      	strb	r2, [r3, #6]
}
 800c960:	bf00      	nop
 800c962:	370c      	adds	r7, #12
 800c964:	46bd      	mov	sp, r7
 800c966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96a:	4770      	bx	lr

0800c96c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b087      	sub	sp, #28
 800c970:	af00      	add	r7, sp, #0
 800c972:	60f8      	str	r0, [r7, #12]
 800c974:	60b9      	str	r1, [r7, #8]
 800c976:	4613      	mov	r3, r2
 800c978:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	3301      	adds	r3, #1
 800c97e:	781b      	ldrb	r3, [r3, #0]
 800c980:	2b03      	cmp	r3, #3
 800c982:	d120      	bne.n	800c9c6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	781b      	ldrb	r3, [r3, #0]
 800c988:	1e9a      	subs	r2, r3, #2
 800c98a:	88fb      	ldrh	r3, [r7, #6]
 800c98c:	4293      	cmp	r3, r2
 800c98e:	bf28      	it	cs
 800c990:	4613      	movcs	r3, r2
 800c992:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	3302      	adds	r3, #2
 800c998:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c99a:	2300      	movs	r3, #0
 800c99c:	82fb      	strh	r3, [r7, #22]
 800c99e:	e00b      	b.n	800c9b8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c9a0:	8afb      	ldrh	r3, [r7, #22]
 800c9a2:	68fa      	ldr	r2, [r7, #12]
 800c9a4:	4413      	add	r3, r2
 800c9a6:	781a      	ldrb	r2, [r3, #0]
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	3301      	adds	r3, #1
 800c9b0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c9b2:	8afb      	ldrh	r3, [r7, #22]
 800c9b4:	3302      	adds	r3, #2
 800c9b6:	82fb      	strh	r3, [r7, #22]
 800c9b8:	8afa      	ldrh	r2, [r7, #22]
 800c9ba:	8abb      	ldrh	r3, [r7, #20]
 800c9bc:	429a      	cmp	r2, r3
 800c9be:	d3ef      	bcc.n	800c9a0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	701a      	strb	r2, [r3, #0]
  }
}
 800c9c6:	bf00      	nop
 800c9c8:	371c      	adds	r7, #28
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d0:	4770      	bx	lr

0800c9d2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800c9d2:	b480      	push	{r7}
 800c9d4:	b085      	sub	sp, #20
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
 800c9da:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	881a      	ldrh	r2, [r3, #0]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	4413      	add	r3, r2
 800c9e8:	b29a      	uxth	r2, r3
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	781b      	ldrb	r3, [r3, #0]
 800c9f2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	4413      	add	r3, r2
 800c9f8:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3714      	adds	r7, #20
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b086      	sub	sp, #24
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	60f8      	str	r0, [r7, #12]
 800ca10:	60b9      	str	r1, [r7, #8]
 800ca12:	4613      	mov	r3, r2
 800ca14:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ca16:	2301      	movs	r3, #1
 800ca18:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	789b      	ldrb	r3, [r3, #2]
 800ca1e:	2b01      	cmp	r3, #1
 800ca20:	d002      	beq.n	800ca28 <USBH_CtlReq+0x20>
 800ca22:	2b02      	cmp	r3, #2
 800ca24:	d01d      	beq.n	800ca62 <USBH_CtlReq+0x5a>
      }
    }
    break;

  default:
    break;
 800ca26:	e042      	b.n	800caae <USBH_CtlReq+0xa6>
    phost->Control.buff = buff;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	68ba      	ldr	r2, [r7, #8]
 800ca2c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	88fa      	ldrh	r2, [r7, #6]
 800ca32:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	2201      	movs	r2, #1
 800ca38:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	2202      	movs	r2, #2
 800ca3e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800ca40:	2301      	movs	r3, #1
 800ca42:	75fb      	strb	r3, [r7, #23]
    phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2203      	movs	r2, #3
 800ca48:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ca58:	2200      	movs	r2, #0
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	f003 fd32 	bl	80104c4 <osMessagePut>
    break;
 800ca60:	e025      	b.n	800caae <USBH_CtlReq+0xa6>
    status = USBH_HandleControl(phost);
 800ca62:	68f8      	ldr	r0, [r7, #12]
 800ca64:	f000 f828 	bl	800cab8 <USBH_HandleControl>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800ca6c:	7dfb      	ldrb	r3, [r7, #23]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d108      	bne.n	800ca84 <USBH_CtlReq+0x7c>
      phost->RequestState = CMD_SEND;
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	2201      	movs	r2, #1
 800ca76:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	75fb      	strb	r3, [r7, #23]
    break;
 800ca82:	e013      	b.n	800caac <USBH_CtlReq+0xa4>
    else if (status == USBH_NOT_SUPPORTED)
 800ca84:	7dfb      	ldrb	r3, [r7, #23]
 800ca86:	2b03      	cmp	r3, #3
 800ca88:	d108      	bne.n	800ca9c <USBH_CtlReq+0x94>
      phost->RequestState = CMD_SEND;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	2201      	movs	r2, #1
 800ca8e:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	2200      	movs	r2, #0
 800ca94:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800ca96:	2303      	movs	r3, #3
 800ca98:	75fb      	strb	r3, [r7, #23]
    break;
 800ca9a:	e007      	b.n	800caac <USBH_CtlReq+0xa4>
      if (status == USBH_FAIL)
 800ca9c:	7dfb      	ldrb	r3, [r7, #23]
 800ca9e:	2b02      	cmp	r3, #2
 800caa0:	d104      	bne.n	800caac <USBH_CtlReq+0xa4>
        phost->RequestState = CMD_SEND;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2201      	movs	r2, #1
 800caa6:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800caa8:	2302      	movs	r3, #2
 800caaa:	75fb      	strb	r3, [r7, #23]
    break;
 800caac:	bf00      	nop
  }
  return status;
 800caae:	7dfb      	ldrb	r3, [r7, #23]
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3718      	adds	r7, #24
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b086      	sub	sp, #24
 800cabc:	af02      	add	r7, sp, #8
 800cabe:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800cac0:	2301      	movs	r3, #1
 800cac2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800cac4:	2300      	movs	r3, #0
 800cac6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	7e1b      	ldrb	r3, [r3, #24]
 800cacc:	3b01      	subs	r3, #1
 800cace:	2b0a      	cmp	r3, #10
 800cad0:	f200 821f 	bhi.w	800cf12 <USBH_HandleControl+0x45a>
 800cad4:	a201      	add	r2, pc, #4	; (adr r2, 800cadc <USBH_HandleControl+0x24>)
 800cad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cada:	bf00      	nop
 800cadc:	0800cb09 	.word	0x0800cb09
 800cae0:	0800cb23 	.word	0x0800cb23
 800cae4:	0800cbc5 	.word	0x0800cbc5
 800cae8:	0800cbeb 	.word	0x0800cbeb
 800caec:	0800cc77 	.word	0x0800cc77
 800caf0:	0800cca3 	.word	0x0800cca3
 800caf4:	0800cd65 	.word	0x0800cd65
 800caf8:	0800cd87 	.word	0x0800cd87
 800cafc:	0800ce19 	.word	0x0800ce19
 800cb00:	0800ce41 	.word	0x0800ce41
 800cb04:	0800ced3 	.word	0x0800ced3
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f103 0110 	add.w	r1, r3, #16
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	795b      	ldrb	r3, [r3, #5]
 800cb12:	461a      	mov	r2, r3
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f000 fa0d 	bl	800cf34 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2202      	movs	r2, #2
 800cb1e:	761a      	strb	r2, [r3, #24]
    break;
 800cb20:	e202      	b.n	800cf28 <USBH_HandleControl+0x470>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	795b      	ldrb	r3, [r3, #5]
 800cb26:	4619      	mov	r1, r3
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f009 fc65 	bl	80163f8 <USBH_LL_GetURBState>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800cb32:	7bbb      	ldrb	r3, [r7, #14]
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	d12c      	bne.n	800cb92 <USBH_HandleControl+0xda>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	7c1b      	ldrb	r3, [r3, #16]
 800cb3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cb40:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	8adb      	ldrh	r3, [r3, #22]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d00a      	beq.n	800cb60 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800cb4a:	7b7b      	ldrb	r3, [r7, #13]
 800cb4c:	2b80      	cmp	r3, #128	; 0x80
 800cb4e:	d103      	bne.n	800cb58 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2203      	movs	r2, #3
 800cb54:	761a      	strb	r2, [r3, #24]
 800cb56:	e00d      	b.n	800cb74 <USBH_HandleControl+0xbc>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_DATA_OUT;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2205      	movs	r2, #5
 800cb5c:	761a      	strb	r2, [r3, #24]
 800cb5e:	e009      	b.n	800cb74 <USBH_HandleControl+0xbc>
      }
      /* No DATA stage */
      else
      {
        /* If there is No Data Transfer Stage */
        if (direction == USB_D2H)
 800cb60:	7b7b      	ldrb	r3, [r7, #13]
 800cb62:	2b80      	cmp	r3, #128	; 0x80
 800cb64:	d103      	bne.n	800cb6e <USBH_HandleControl+0xb6>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_STATUS_OUT;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2209      	movs	r2, #9
 800cb6a:	761a      	strb	r2, [r3, #24]
 800cb6c:	e002      	b.n	800cb74 <USBH_HandleControl+0xbc>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_STATUS_IN;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2207      	movs	r2, #7
 800cb72:	761a      	strb	r2, [r3, #24]
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	2203      	movs	r2, #3
 800cb78:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cb88:	2200      	movs	r2, #0
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	f003 fc9a 	bl	80104c4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800cb90:	e1c1      	b.n	800cf16 <USBH_HandleControl+0x45e>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cb92:	7bbb      	ldrb	r3, [r7, #14]
 800cb94:	2b04      	cmp	r3, #4
 800cb96:	d003      	beq.n	800cba0 <USBH_HandleControl+0xe8>
 800cb98:	7bbb      	ldrb	r3, [r7, #14]
 800cb9a:	2b02      	cmp	r3, #2
 800cb9c:	f040 81bb 	bne.w	800cf16 <USBH_HandleControl+0x45e>
        phost->Control.state = CTRL_ERROR;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	220b      	movs	r2, #11
 800cba4:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2203      	movs	r2, #3
 800cbaa:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cbba:	2200      	movs	r2, #0
 800cbbc:	4619      	mov	r1, r3
 800cbbe:	f003 fc81 	bl	80104c4 <osMessagePut>
    break;
 800cbc2:	e1a8      	b.n	800cf16 <USBH_HandleControl+0x45e>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cbca:	b29a      	uxth	r2, r3
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	6899      	ldr	r1, [r3, #8]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	899a      	ldrh	r2, [r3, #12]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	791b      	ldrb	r3, [r3, #4]
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	f000 f9e8 	bl	800cfb2 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2204      	movs	r2, #4
 800cbe6:	761a      	strb	r2, [r3, #24]
    break;
 800cbe8:	e19e      	b.n	800cf28 <USBH_HandleControl+0x470>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	791b      	ldrb	r3, [r3, #4]
 800cbee:	4619      	mov	r1, r3
 800cbf0:	6878      	ldr	r0, [r7, #4]
 800cbf2:	f009 fc01 	bl	80163f8 <USBH_LL_GetURBState>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800cbfa:	7bbb      	ldrb	r3, [r7, #14]
 800cbfc:	2b01      	cmp	r3, #1
 800cbfe:	d110      	bne.n	800cc22 <USBH_HandleControl+0x16a>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2209      	movs	r2, #9
 800cc04:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	2203      	movs	r2, #3
 800cc0a:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	4619      	mov	r1, r3
 800cc1e:	f003 fc51 	bl	80104c4 <osMessagePut>
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800cc22:	7bbb      	ldrb	r3, [r7, #14]
 800cc24:	2b05      	cmp	r3, #5
 800cc26:	d110      	bne.n	800cc4a <USBH_HandleControl+0x192>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800cc28:	2303      	movs	r3, #3
 800cc2a:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2203      	movs	r2, #3
 800cc30:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cc40:	2200      	movs	r2, #0
 800cc42:	4619      	mov	r1, r3
 800cc44:	f003 fc3e 	bl	80104c4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800cc48:	e167      	b.n	800cf1a <USBH_HandleControl+0x462>
      if (URB_Status == USBH_URB_ERROR)
 800cc4a:	7bbb      	ldrb	r3, [r7, #14]
 800cc4c:	2b04      	cmp	r3, #4
 800cc4e:	f040 8164 	bne.w	800cf1a <USBH_HandleControl+0x462>
        phost->Control.state = CTRL_ERROR;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	220b      	movs	r2, #11
 800cc56:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2203      	movs	r2, #3
 800cc5c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	4619      	mov	r1, r3
 800cc70:	f003 fc28 	bl	80104c4 <osMessagePut>
    break;
 800cc74:	e151      	b.n	800cf1a <USBH_HandleControl+0x462>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6899      	ldr	r1, [r3, #8]
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	899a      	ldrh	r2, [r3, #12]
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	7958      	ldrb	r0, [r3, #5]
 800cc82:	2301      	movs	r3, #1
 800cc84:	9300      	str	r3, [sp, #0]
 800cc86:	4603      	mov	r3, r0
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f000 f96d 	bl	800cf68 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cc94:	b29a      	uxth	r2, r3
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2206      	movs	r2, #6
 800cc9e:	761a      	strb	r2, [r3, #24]
    break;
 800cca0:	e142      	b.n	800cf28 <USBH_HandleControl+0x470>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	795b      	ldrb	r3, [r3, #5]
 800cca6:	4619      	mov	r1, r3
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f009 fba5 	bl	80163f8 <USBH_LL_GetURBState>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800ccb2:	7bbb      	ldrb	r3, [r7, #14]
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d111      	bne.n	800ccdc <USBH_HandleControl+0x224>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2207      	movs	r2, #7
 800ccbc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2203      	movs	r2, #3
 800ccc2:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	f003 fbf5 	bl	80104c4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800ccda:	e120      	b.n	800cf1e <USBH_HandleControl+0x466>
    else if  (URB_Status == USBH_URB_STALL)
 800ccdc:	7bbb      	ldrb	r3, [r7, #14]
 800ccde:	2b05      	cmp	r3, #5
 800cce0:	d113      	bne.n	800cd0a <USBH_HandleControl+0x252>
      phost->Control.state = CTRL_STALLED;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	220c      	movs	r2, #12
 800cce6:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800cce8:	2303      	movs	r3, #3
 800ccea:	73fb      	strb	r3, [r7, #15]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2203      	movs	r2, #3
 800ccf0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cd00:	2200      	movs	r2, #0
 800cd02:	4619      	mov	r1, r3
 800cd04:	f003 fbde 	bl	80104c4 <osMessagePut>
    break;
 800cd08:	e109      	b.n	800cf1e <USBH_HandleControl+0x466>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800cd0a:	7bbb      	ldrb	r3, [r7, #14]
 800cd0c:	2b02      	cmp	r3, #2
 800cd0e:	d111      	bne.n	800cd34 <USBH_HandleControl+0x27c>
      phost->Control.state = CTRL_DATA_OUT;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2205      	movs	r2, #5
 800cd14:	761a      	strb	r2, [r3, #24]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2203      	movs	r2, #3
 800cd1a:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	4619      	mov	r1, r3
 800cd2e:	f003 fbc9 	bl	80104c4 <osMessagePut>
    break;
 800cd32:	e0f4      	b.n	800cf1e <USBH_HandleControl+0x466>
      if (URB_Status == USBH_URB_ERROR)
 800cd34:	7bbb      	ldrb	r3, [r7, #14]
 800cd36:	2b04      	cmp	r3, #4
 800cd38:	f040 80f1 	bne.w	800cf1e <USBH_HandleControl+0x466>
        phost->Control.state = CTRL_ERROR;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	220b      	movs	r2, #11
 800cd40:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800cd42:	2302      	movs	r3, #2
 800cd44:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2203      	movs	r2, #3
 800cd4a:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	f003 fbb1 	bl	80104c4 <osMessagePut>
    break;
 800cd62:	e0dc      	b.n	800cf1e <USBH_HandleControl+0x466>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	791b      	ldrb	r3, [r3, #4]
 800cd68:	2200      	movs	r2, #0
 800cd6a:	2100      	movs	r1, #0
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f000 f920 	bl	800cfb2 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cd78:	b29a      	uxth	r2, r3
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2208      	movs	r2, #8
 800cd82:	761a      	strb	r2, [r3, #24]

    break;
 800cd84:	e0d0      	b.n	800cf28 <USBH_HandleControl+0x470>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	791b      	ldrb	r3, [r3, #4]
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f009 fb33 	bl	80163f8 <USBH_LL_GetURBState>
 800cd92:	4603      	mov	r3, r0
 800cd94:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800cd96:	7bbb      	ldrb	r3, [r7, #14]
 800cd98:	2b01      	cmp	r3, #1
 800cd9a:	d113      	bne.n	800cdc4 <USBH_HandleControl+0x30c>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	220d      	movs	r2, #13
 800cda0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800cda2:	2300      	movs	r3, #0
 800cda4:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2203      	movs	r2, #3
 800cdaa:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cdba:	2200      	movs	r2, #0
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	f003 fb81 	bl	80104c4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800cdc2:	e0ae      	b.n	800cf22 <USBH_HandleControl+0x46a>
    else if (URB_Status == USBH_URB_ERROR)
 800cdc4:	7bbb      	ldrb	r3, [r7, #14]
 800cdc6:	2b04      	cmp	r3, #4
 800cdc8:	d111      	bne.n	800cdee <USBH_HandleControl+0x336>
      phost->Control.state = CTRL_ERROR;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	220b      	movs	r2, #11
 800cdce:	761a      	strb	r2, [r3, #24]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2203      	movs	r2, #3
 800cdd4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cde4:	2200      	movs	r2, #0
 800cde6:	4619      	mov	r1, r3
 800cde8:	f003 fb6c 	bl	80104c4 <osMessagePut>
    break;
 800cdec:	e099      	b.n	800cf22 <USBH_HandleControl+0x46a>
      if(URB_Status == USBH_URB_STALL)
 800cdee:	7bbb      	ldrb	r3, [r7, #14]
 800cdf0:	2b05      	cmp	r3, #5
 800cdf2:	f040 8096 	bne.w	800cf22 <USBH_HandleControl+0x46a>
        status = USBH_NOT_SUPPORTED;
 800cdf6:	2303      	movs	r3, #3
 800cdf8:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	2203      	movs	r2, #3
 800cdfe:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ce0e:	2200      	movs	r2, #0
 800ce10:	4619      	mov	r1, r3
 800ce12:	f003 fb57 	bl	80104c4 <osMessagePut>
    break;
 800ce16:	e084      	b.n	800cf22 <USBH_HandleControl+0x46a>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	795a      	ldrb	r2, [r3, #5]
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	9300      	str	r3, [sp, #0]
 800ce20:	4613      	mov	r3, r2
 800ce22:	2200      	movs	r2, #0
 800ce24:	2100      	movs	r1, #0
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f000 f89e 	bl	800cf68 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ce32:	b29a      	uxth	r2, r3
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	220a      	movs	r2, #10
 800ce3c:	761a      	strb	r2, [r3, #24]
    break;
 800ce3e:	e073      	b.n	800cf28 <USBH_HandleControl+0x470>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	795b      	ldrb	r3, [r3, #5]
 800ce44:	4619      	mov	r1, r3
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f009 fad6 	bl	80163f8 <USBH_LL_GetURBState>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800ce50:	7bbb      	ldrb	r3, [r7, #14]
 800ce52:	2b01      	cmp	r3, #1
 800ce54:	d113      	bne.n	800ce7e <USBH_HandleControl+0x3c6>
    {
      status = USBH_OK;
 800ce56:	2300      	movs	r3, #0
 800ce58:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	220d      	movs	r2, #13
 800ce5e:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2203      	movs	r2, #3
 800ce64:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ce74:	2200      	movs	r2, #0
 800ce76:	4619      	mov	r1, r3
 800ce78:	f003 fb24 	bl	80104c4 <osMessagePut>
#endif
#endif
      }

    }
    break;
 800ce7c:	e053      	b.n	800cf26 <USBH_HandleControl+0x46e>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800ce7e:	7bbb      	ldrb	r3, [r7, #14]
 800ce80:	2b02      	cmp	r3, #2
 800ce82:	d111      	bne.n	800cea8 <USBH_HandleControl+0x3f0>
      phost->Control.state = CTRL_STATUS_OUT;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2209      	movs	r2, #9
 800ce88:	761a      	strb	r2, [r3, #24]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2203      	movs	r2, #3
 800ce8e:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ce9e:	2200      	movs	r2, #0
 800cea0:	4619      	mov	r1, r3
 800cea2:	f003 fb0f 	bl	80104c4 <osMessagePut>
    break;
 800cea6:	e03e      	b.n	800cf26 <USBH_HandleControl+0x46e>
      if (URB_Status == USBH_URB_ERROR)
 800cea8:	7bbb      	ldrb	r3, [r7, #14]
 800ceaa:	2b04      	cmp	r3, #4
 800ceac:	d13b      	bne.n	800cf26 <USBH_HandleControl+0x46e>
        phost->Control.state = CTRL_ERROR;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	220b      	movs	r2, #11
 800ceb2:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	2203      	movs	r2, #3
 800ceb8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8d3 03cc 	ldr.w	r0, [r3, #972]	; 0x3cc
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cec8:	2200      	movs	r2, #0
 800ceca:	4619      	mov	r1, r3
 800cecc:	f003 fafa 	bl	80104c4 <osMessagePut>
    break;
 800ced0:	e029      	b.n	800cf26 <USBH_HandleControl+0x46e>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	7e5b      	ldrb	r3, [r3, #25]
 800ced6:	3301      	adds	r3, #1
 800ced8:	b2da      	uxtb	r2, r3
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	765a      	strb	r2, [r3, #25]
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	7e5b      	ldrb	r3, [r3, #25]
 800cee2:	2b02      	cmp	r3, #2
 800cee4:	d809      	bhi.n	800cefa <USBH_HandleControl+0x442>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800cee6:	6878      	ldr	r0, [r7, #4]
 800cee8:	f009 f999 	bl	801621e <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2201      	movs	r2, #1
 800cef0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2201      	movs	r2, #1
 800cef6:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800cef8:	e016      	b.n	800cf28 <USBH_HandleControl+0x470>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800cf00:	2106      	movs	r1, #6
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2200      	movs	r2, #0
 800cf0a:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800cf0c:	2302      	movs	r3, #2
 800cf0e:	73fb      	strb	r3, [r7, #15]
    break;
 800cf10:	e00a      	b.n	800cf28 <USBH_HandleControl+0x470>

  default:
    break;
 800cf12:	bf00      	nop
 800cf14:	e008      	b.n	800cf28 <USBH_HandleControl+0x470>
    break;
 800cf16:	bf00      	nop
 800cf18:	e006      	b.n	800cf28 <USBH_HandleControl+0x470>
    break;
 800cf1a:	bf00      	nop
 800cf1c:	e004      	b.n	800cf28 <USBH_HandleControl+0x470>
    break;
 800cf1e:	bf00      	nop
 800cf20:	e002      	b.n	800cf28 <USBH_HandleControl+0x470>
    break;
 800cf22:	bf00      	nop
 800cf24:	e000      	b.n	800cf28 <USBH_HandleControl+0x470>
    break;
 800cf26:	bf00      	nop
  }
  return status;
 800cf28:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	3710      	adds	r7, #16
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}
 800cf32:	bf00      	nop

0800cf34 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b088      	sub	sp, #32
 800cf38:	af04      	add	r7, sp, #16
 800cf3a:	60f8      	str	r0, [r7, #12]
 800cf3c:	60b9      	str	r1, [r7, #8]
 800cf3e:	4613      	mov	r3, r2
 800cf40:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cf42:	79f9      	ldrb	r1, [r7, #7]
 800cf44:	2300      	movs	r3, #0
 800cf46:	9303      	str	r3, [sp, #12]
 800cf48:	2308      	movs	r3, #8
 800cf4a:	9302      	str	r3, [sp, #8]
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	9301      	str	r3, [sp, #4]
 800cf50:	2300      	movs	r3, #0
 800cf52:	9300      	str	r3, [sp, #0]
 800cf54:	2300      	movs	r3, #0
 800cf56:	2200      	movs	r2, #0
 800cf58:	68f8      	ldr	r0, [r7, #12]
 800cf5a:	f009 fa1c 	bl	8016396 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cf5e:	2300      	movs	r3, #0
}
 800cf60:	4618      	mov	r0, r3
 800cf62:	3710      	adds	r7, #16
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bd80      	pop	{r7, pc}

0800cf68 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b088      	sub	sp, #32
 800cf6c:	af04      	add	r7, sp, #16
 800cf6e:	60f8      	str	r0, [r7, #12]
 800cf70:	60b9      	str	r1, [r7, #8]
 800cf72:	4611      	mov	r1, r2
 800cf74:	461a      	mov	r2, r3
 800cf76:	460b      	mov	r3, r1
 800cf78:	80fb      	strh	r3, [r7, #6]
 800cf7a:	4613      	mov	r3, r2
 800cf7c:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d001      	beq.n	800cf8c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cf88:	2300      	movs	r3, #0
 800cf8a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cf8c:	7979      	ldrb	r1, [r7, #5]
 800cf8e:	7e3b      	ldrb	r3, [r7, #24]
 800cf90:	9303      	str	r3, [sp, #12]
 800cf92:	88fb      	ldrh	r3, [r7, #6]
 800cf94:	9302      	str	r3, [sp, #8]
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	9301      	str	r3, [sp, #4]
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	9300      	str	r3, [sp, #0]
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	68f8      	ldr	r0, [r7, #12]
 800cfa4:	f009 f9f7 	bl	8016396 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cfa8:	2300      	movs	r3, #0
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b088      	sub	sp, #32
 800cfb6:	af04      	add	r7, sp, #16
 800cfb8:	60f8      	str	r0, [r7, #12]
 800cfba:	60b9      	str	r1, [r7, #8]
 800cfbc:	4611      	mov	r1, r2
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	460b      	mov	r3, r1
 800cfc2:	80fb      	strh	r3, [r7, #6]
 800cfc4:	4613      	mov	r3, r2
 800cfc6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800cfc8:	7979      	ldrb	r1, [r7, #5]
 800cfca:	2300      	movs	r3, #0
 800cfcc:	9303      	str	r3, [sp, #12]
 800cfce:	88fb      	ldrh	r3, [r7, #6]
 800cfd0:	9302      	str	r3, [sp, #8]
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	9301      	str	r3, [sp, #4]
 800cfd6:	2301      	movs	r3, #1
 800cfd8:	9300      	str	r3, [sp, #0]
 800cfda:	2300      	movs	r3, #0
 800cfdc:	2201      	movs	r2, #1
 800cfde:	68f8      	ldr	r0, [r7, #12]
 800cfe0:	f009 f9d9 	bl	8016396 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cfe4:	2300      	movs	r3, #0

}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3710      	adds	r7, #16
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}

0800cfee <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800cfee:	b580      	push	{r7, lr}
 800cff0:	b088      	sub	sp, #32
 800cff2:	af04      	add	r7, sp, #16
 800cff4:	60f8      	str	r0, [r7, #12]
 800cff6:	60b9      	str	r1, [r7, #8]
 800cff8:	4611      	mov	r1, r2
 800cffa:	461a      	mov	r2, r3
 800cffc:	460b      	mov	r3, r1
 800cffe:	80fb      	strh	r3, [r7, #6]
 800d000:	4613      	mov	r3, r2
 800d002:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d001      	beq.n	800d012 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d00e:	2300      	movs	r3, #0
 800d010:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d012:	7979      	ldrb	r1, [r7, #5]
 800d014:	7e3b      	ldrb	r3, [r7, #24]
 800d016:	9303      	str	r3, [sp, #12]
 800d018:	88fb      	ldrh	r3, [r7, #6]
 800d01a:	9302      	str	r3, [sp, #8]
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	9301      	str	r3, [sp, #4]
 800d020:	2301      	movs	r3, #1
 800d022:	9300      	str	r3, [sp, #0]
 800d024:	2302      	movs	r3, #2
 800d026:	2200      	movs	r2, #0
 800d028:	68f8      	ldr	r0, [r7, #12]
 800d02a:	f009 f9b4 	bl	8016396 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d02e:	2300      	movs	r3, #0
}
 800d030:	4618      	mov	r0, r3
 800d032:	3710      	adds	r7, #16
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}

0800d038 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b088      	sub	sp, #32
 800d03c:	af04      	add	r7, sp, #16
 800d03e:	60f8      	str	r0, [r7, #12]
 800d040:	60b9      	str	r1, [r7, #8]
 800d042:	4611      	mov	r1, r2
 800d044:	461a      	mov	r2, r3
 800d046:	460b      	mov	r3, r1
 800d048:	80fb      	strh	r3, [r7, #6]
 800d04a:	4613      	mov	r3, r2
 800d04c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d04e:	7979      	ldrb	r1, [r7, #5]
 800d050:	2300      	movs	r3, #0
 800d052:	9303      	str	r3, [sp, #12]
 800d054:	88fb      	ldrh	r3, [r7, #6]
 800d056:	9302      	str	r3, [sp, #8]
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	9301      	str	r3, [sp, #4]
 800d05c:	2301      	movs	r3, #1
 800d05e:	9300      	str	r3, [sp, #0]
 800d060:	2302      	movs	r3, #2
 800d062:	2201      	movs	r2, #1
 800d064:	68f8      	ldr	r0, [r7, #12]
 800d066:	f009 f996 	bl	8016396 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d06a:	2300      	movs	r3, #0
}
 800d06c:	4618      	mov	r0, r3
 800d06e:	3710      	adds	r7, #16
 800d070:	46bd      	mov	sp, r7
 800d072:	bd80      	pop	{r7, pc}

0800d074 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b086      	sub	sp, #24
 800d078:	af04      	add	r7, sp, #16
 800d07a:	6078      	str	r0, [r7, #4]
 800d07c:	4608      	mov	r0, r1
 800d07e:	4611      	mov	r1, r2
 800d080:	461a      	mov	r2, r3
 800d082:	4603      	mov	r3, r0
 800d084:	70fb      	strb	r3, [r7, #3]
 800d086:	460b      	mov	r3, r1
 800d088:	70bb      	strb	r3, [r7, #2]
 800d08a:	4613      	mov	r3, r2
 800d08c:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800d08e:	7878      	ldrb	r0, [r7, #1]
 800d090:	78ba      	ldrb	r2, [r7, #2]
 800d092:	78f9      	ldrb	r1, [r7, #3]
 800d094:	8b3b      	ldrh	r3, [r7, #24]
 800d096:	9302      	str	r3, [sp, #8]
 800d098:	7d3b      	ldrb	r3, [r7, #20]
 800d09a:	9301      	str	r3, [sp, #4]
 800d09c:	7c3b      	ldrb	r3, [r7, #16]
 800d09e:	9300      	str	r3, [sp, #0]
 800d0a0:	4603      	mov	r3, r0
 800d0a2:	6878      	ldr	r0, [r7, #4]
 800d0a4:	f009 f929 	bl	80162fa <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800d0a8:	2300      	movs	r3, #0

}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3708      	adds	r7, #8
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}

0800d0b2 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800d0b2:	b580      	push	{r7, lr}
 800d0b4:	b082      	sub	sp, #8
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	6078      	str	r0, [r7, #4]
 800d0ba:	460b      	mov	r3, r1
 800d0bc:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800d0be:	78fb      	ldrb	r3, [r7, #3]
 800d0c0:	4619      	mov	r1, r3
 800d0c2:	6878      	ldr	r0, [r7, #4]
 800d0c4:	f009 f948 	bl	8016358 <USBH_LL_ClosePipe>

  return USBH_OK;
 800d0c8:	2300      	movs	r3, #0

}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	3708      	adds	r7, #8
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}

0800d0d2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d0d2:	b580      	push	{r7, lr}
 800d0d4:	b084      	sub	sp, #16
 800d0d6:	af00      	add	r7, sp, #0
 800d0d8:	6078      	str	r0, [r7, #4]
 800d0da:	460b      	mov	r3, r1
 800d0dc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 f831 	bl	800d146 <USBH_GetFreePipe>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d0e8:	89fb      	ldrh	r3, [r7, #14]
 800d0ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	d007      	beq.n	800d102 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800d0f2:	78fb      	ldrb	r3, [r7, #3]
 800d0f4:	89fa      	ldrh	r2, [r7, #14]
 800d0f6:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	32e0      	adds	r2, #224	; 0xe0
 800d0fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800d102:	89fb      	ldrh	r3, [r7, #14]
 800d104:	b2db      	uxtb	r3, r3
}
 800d106:	4618      	mov	r0, r3
 800d108:	3710      	adds	r7, #16
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}

0800d10e <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d10e:	b480      	push	{r7}
 800d110:	b083      	sub	sp, #12
 800d112:	af00      	add	r7, sp, #0
 800d114:	6078      	str	r0, [r7, #4]
 800d116:	460b      	mov	r3, r1
 800d118:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800d11a:	78fb      	ldrb	r3, [r7, #3]
 800d11c:	2b0a      	cmp	r3, #10
 800d11e:	d80b      	bhi.n	800d138 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800d120:	78fa      	ldrb	r2, [r7, #3]
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	32e0      	adds	r2, #224	; 0xe0
 800d126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d12a:	78fa      	ldrb	r2, [r7, #3]
 800d12c:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	32e0      	adds	r2, #224	; 0xe0
 800d134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800d138:	2300      	movs	r3, #0
}
 800d13a:	4618      	mov	r0, r3
 800d13c:	370c      	adds	r7, #12
 800d13e:	46bd      	mov	sp, r7
 800d140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d144:	4770      	bx	lr

0800d146 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800d146:	b480      	push	{r7}
 800d148:	b085      	sub	sp, #20
 800d14a:	af00      	add	r7, sp, #0
 800d14c:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d14e:	2300      	movs	r3, #0
 800d150:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800d152:	2300      	movs	r3, #0
 800d154:	73fb      	strb	r3, [r7, #15]
 800d156:	e00e      	b.n	800d176 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d158:	7bfa      	ldrb	r2, [r7, #15]
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	32e0      	adds	r2, #224	; 0xe0
 800d15e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d162:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d166:	2b00      	cmp	r3, #0
 800d168:	d102      	bne.n	800d170 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800d16a:	7bfb      	ldrb	r3, [r7, #15]
 800d16c:	b29b      	uxth	r3, r3
 800d16e:	e007      	b.n	800d180 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800d170:	7bfb      	ldrb	r3, [r7, #15]
 800d172:	3301      	adds	r3, #1
 800d174:	73fb      	strb	r3, [r7, #15]
 800d176:	7bfb      	ldrb	r3, [r7, #15]
 800d178:	2b0a      	cmp	r3, #10
 800d17a:	d9ed      	bls.n	800d158 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800d17c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800d180:	4618      	mov	r0, r3
 800d182:	3714      	adds	r7, #20
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr

0800d18c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b084      	sub	sp, #16
 800d190:	af00      	add	r7, sp, #0
 800d192:	4603      	mov	r3, r0
 800d194:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d196:	79fb      	ldrb	r3, [r7, #7]
 800d198:	4a08      	ldr	r2, [pc, #32]	; (800d1bc <disk_status+0x30>)
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4413      	add	r3, r2
 800d19e:	685b      	ldr	r3, [r3, #4]
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	79fa      	ldrb	r2, [r7, #7]
 800d1a4:	4905      	ldr	r1, [pc, #20]	; (800d1bc <disk_status+0x30>)
 800d1a6:	440a      	add	r2, r1
 800d1a8:	7a12      	ldrb	r2, [r2, #8]
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	4798      	blx	r3
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d1b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	3710      	adds	r7, #16
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	bd80      	pop	{r7, pc}
 800d1bc:	200000dc 	.word	0x200000dc

0800d1c0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b084      	sub	sp, #16
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d1ce:	79fb      	ldrb	r3, [r7, #7]
 800d1d0:	4a0d      	ldr	r2, [pc, #52]	; (800d208 <disk_initialize+0x48>)
 800d1d2:	5cd3      	ldrb	r3, [r2, r3]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d111      	bne.n	800d1fc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d1d8:	79fb      	ldrb	r3, [r7, #7]
 800d1da:	4a0b      	ldr	r2, [pc, #44]	; (800d208 <disk_initialize+0x48>)
 800d1dc:	2101      	movs	r1, #1
 800d1de:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d1e0:	79fb      	ldrb	r3, [r7, #7]
 800d1e2:	4a09      	ldr	r2, [pc, #36]	; (800d208 <disk_initialize+0x48>)
 800d1e4:	009b      	lsls	r3, r3, #2
 800d1e6:	4413      	add	r3, r2
 800d1e8:	685b      	ldr	r3, [r3, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	79fa      	ldrb	r2, [r7, #7]
 800d1ee:	4906      	ldr	r1, [pc, #24]	; (800d208 <disk_initialize+0x48>)
 800d1f0:	440a      	add	r2, r1
 800d1f2:	7a12      	ldrb	r2, [r2, #8]
 800d1f4:	4610      	mov	r0, r2
 800d1f6:	4798      	blx	r3
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3710      	adds	r7, #16
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}
 800d206:	bf00      	nop
 800d208:	200000dc 	.word	0x200000dc

0800d20c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d20c:	b590      	push	{r4, r7, lr}
 800d20e:	b087      	sub	sp, #28
 800d210:	af00      	add	r7, sp, #0
 800d212:	60b9      	str	r1, [r7, #8]
 800d214:	607a      	str	r2, [r7, #4]
 800d216:	603b      	str	r3, [r7, #0]
 800d218:	4603      	mov	r3, r0
 800d21a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d21c:	7bfb      	ldrb	r3, [r7, #15]
 800d21e:	4a0a      	ldr	r2, [pc, #40]	; (800d248 <disk_read+0x3c>)
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	4413      	add	r3, r2
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	689c      	ldr	r4, [r3, #8]
 800d228:	7bfb      	ldrb	r3, [r7, #15]
 800d22a:	4a07      	ldr	r2, [pc, #28]	; (800d248 <disk_read+0x3c>)
 800d22c:	4413      	add	r3, r2
 800d22e:	7a18      	ldrb	r0, [r3, #8]
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	687a      	ldr	r2, [r7, #4]
 800d234:	68b9      	ldr	r1, [r7, #8]
 800d236:	47a0      	blx	r4
 800d238:	4603      	mov	r3, r0
 800d23a:	75fb      	strb	r3, [r7, #23]
  return res;
 800d23c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d23e:	4618      	mov	r0, r3
 800d240:	371c      	adds	r7, #28
 800d242:	46bd      	mov	sp, r7
 800d244:	bd90      	pop	{r4, r7, pc}
 800d246:	bf00      	nop
 800d248:	200000dc 	.word	0x200000dc

0800d24c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d24c:	b590      	push	{r4, r7, lr}
 800d24e:	b087      	sub	sp, #28
 800d250:	af00      	add	r7, sp, #0
 800d252:	60b9      	str	r1, [r7, #8]
 800d254:	607a      	str	r2, [r7, #4]
 800d256:	603b      	str	r3, [r7, #0]
 800d258:	4603      	mov	r3, r0
 800d25a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d25c:	7bfb      	ldrb	r3, [r7, #15]
 800d25e:	4a0a      	ldr	r2, [pc, #40]	; (800d288 <disk_write+0x3c>)
 800d260:	009b      	lsls	r3, r3, #2
 800d262:	4413      	add	r3, r2
 800d264:	685b      	ldr	r3, [r3, #4]
 800d266:	68dc      	ldr	r4, [r3, #12]
 800d268:	7bfb      	ldrb	r3, [r7, #15]
 800d26a:	4a07      	ldr	r2, [pc, #28]	; (800d288 <disk_write+0x3c>)
 800d26c:	4413      	add	r3, r2
 800d26e:	7a18      	ldrb	r0, [r3, #8]
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	687a      	ldr	r2, [r7, #4]
 800d274:	68b9      	ldr	r1, [r7, #8]
 800d276:	47a0      	blx	r4
 800d278:	4603      	mov	r3, r0
 800d27a:	75fb      	strb	r3, [r7, #23]
  return res;
 800d27c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d27e:	4618      	mov	r0, r3
 800d280:	371c      	adds	r7, #28
 800d282:	46bd      	mov	sp, r7
 800d284:	bd90      	pop	{r4, r7, pc}
 800d286:	bf00      	nop
 800d288:	200000dc 	.word	0x200000dc

0800d28c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b084      	sub	sp, #16
 800d290:	af00      	add	r7, sp, #0
 800d292:	4603      	mov	r3, r0
 800d294:	603a      	str	r2, [r7, #0]
 800d296:	71fb      	strb	r3, [r7, #7]
 800d298:	460b      	mov	r3, r1
 800d29a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d29c:	79fb      	ldrb	r3, [r7, #7]
 800d29e:	4a09      	ldr	r2, [pc, #36]	; (800d2c4 <disk_ioctl+0x38>)
 800d2a0:	009b      	lsls	r3, r3, #2
 800d2a2:	4413      	add	r3, r2
 800d2a4:	685b      	ldr	r3, [r3, #4]
 800d2a6:	691b      	ldr	r3, [r3, #16]
 800d2a8:	79fa      	ldrb	r2, [r7, #7]
 800d2aa:	4906      	ldr	r1, [pc, #24]	; (800d2c4 <disk_ioctl+0x38>)
 800d2ac:	440a      	add	r2, r1
 800d2ae:	7a10      	ldrb	r0, [r2, #8]
 800d2b0:	79b9      	ldrb	r1, [r7, #6]
 800d2b2:	683a      	ldr	r2, [r7, #0]
 800d2b4:	4798      	blx	r3
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	73fb      	strb	r3, [r7, #15]
  return res;
 800d2ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}
 800d2c4:	200000dc 	.word	0x200000dc

0800d2c8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b085      	sub	sp, #20
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	3301      	adds	r3, #1
 800d2d4:	781b      	ldrb	r3, [r3, #0]
 800d2d6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d2d8:	89fb      	ldrh	r3, [r7, #14]
 800d2da:	021b      	lsls	r3, r3, #8
 800d2dc:	b21a      	sxth	r2, r3
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	781b      	ldrb	r3, [r3, #0]
 800d2e2:	b21b      	sxth	r3, r3
 800d2e4:	4313      	orrs	r3, r2
 800d2e6:	b21b      	sxth	r3, r3
 800d2e8:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d2ea:	89fb      	ldrh	r3, [r7, #14]
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	3714      	adds	r7, #20
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f6:	4770      	bx	lr

0800d2f8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	3303      	adds	r3, #3
 800d304:	781b      	ldrb	r3, [r3, #0]
 800d306:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	021b      	lsls	r3, r3, #8
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	3202      	adds	r2, #2
 800d310:	7812      	ldrb	r2, [r2, #0]
 800d312:	4313      	orrs	r3, r2
 800d314:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	021b      	lsls	r3, r3, #8
 800d31a:	687a      	ldr	r2, [r7, #4]
 800d31c:	3201      	adds	r2, #1
 800d31e:	7812      	ldrb	r2, [r2, #0]
 800d320:	4313      	orrs	r3, r2
 800d322:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	021b      	lsls	r3, r3, #8
 800d328:	687a      	ldr	r2, [r7, #4]
 800d32a:	7812      	ldrb	r2, [r2, #0]
 800d32c:	4313      	orrs	r3, r2
 800d32e:	60fb      	str	r3, [r7, #12]
	return rv;
 800d330:	68fb      	ldr	r3, [r7, #12]
}
 800d332:	4618      	mov	r0, r3
 800d334:	3714      	adds	r7, #20
 800d336:	46bd      	mov	sp, r7
 800d338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33c:	4770      	bx	lr

0800d33e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800d33e:	b480      	push	{r7}
 800d340:	b083      	sub	sp, #12
 800d342:	af00      	add	r7, sp, #0
 800d344:	6078      	str	r0, [r7, #4]
 800d346:	460b      	mov	r3, r1
 800d348:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	1c5a      	adds	r2, r3, #1
 800d34e:	607a      	str	r2, [r7, #4]
 800d350:	887a      	ldrh	r2, [r7, #2]
 800d352:	b2d2      	uxtb	r2, r2
 800d354:	701a      	strb	r2, [r3, #0]
 800d356:	887b      	ldrh	r3, [r7, #2]
 800d358:	0a1b      	lsrs	r3, r3, #8
 800d35a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	1c5a      	adds	r2, r3, #1
 800d360:	607a      	str	r2, [r7, #4]
 800d362:	887a      	ldrh	r2, [r7, #2]
 800d364:	b2d2      	uxtb	r2, r2
 800d366:	701a      	strb	r2, [r3, #0]
}
 800d368:	bf00      	nop
 800d36a:	370c      	adds	r7, #12
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800d374:	b480      	push	{r7}
 800d376:	b083      	sub	sp, #12
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	1c5a      	adds	r2, r3, #1
 800d382:	607a      	str	r2, [r7, #4]
 800d384:	683a      	ldr	r2, [r7, #0]
 800d386:	b2d2      	uxtb	r2, r2
 800d388:	701a      	strb	r2, [r3, #0]
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	0a1b      	lsrs	r3, r3, #8
 800d38e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	1c5a      	adds	r2, r3, #1
 800d394:	607a      	str	r2, [r7, #4]
 800d396:	683a      	ldr	r2, [r7, #0]
 800d398:	b2d2      	uxtb	r2, r2
 800d39a:	701a      	strb	r2, [r3, #0]
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	0a1b      	lsrs	r3, r3, #8
 800d3a0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	1c5a      	adds	r2, r3, #1
 800d3a6:	607a      	str	r2, [r7, #4]
 800d3a8:	683a      	ldr	r2, [r7, #0]
 800d3aa:	b2d2      	uxtb	r2, r2
 800d3ac:	701a      	strb	r2, [r3, #0]
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	0a1b      	lsrs	r3, r3, #8
 800d3b2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	1c5a      	adds	r2, r3, #1
 800d3b8:	607a      	str	r2, [r7, #4]
 800d3ba:	683a      	ldr	r2, [r7, #0]
 800d3bc:	b2d2      	uxtb	r2, r2
 800d3be:	701a      	strb	r2, [r3, #0]
}
 800d3c0:	bf00      	nop
 800d3c2:	370c      	adds	r7, #12
 800d3c4:	46bd      	mov	sp, r7
 800d3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ca:	4770      	bx	lr

0800d3cc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d3cc:	b480      	push	{r7}
 800d3ce:	b087      	sub	sp, #28
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	60f8      	str	r0, [r7, #12]
 800d3d4:	60b9      	str	r1, [r7, #8]
 800d3d6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d00d      	beq.n	800d402 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800d3e6:	693a      	ldr	r2, [r7, #16]
 800d3e8:	1c53      	adds	r3, r2, #1
 800d3ea:	613b      	str	r3, [r7, #16]
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	1c59      	adds	r1, r3, #1
 800d3f0:	6179      	str	r1, [r7, #20]
 800d3f2:	7812      	ldrb	r2, [r2, #0]
 800d3f4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	3b01      	subs	r3, #1
 800d3fa:	607b      	str	r3, [r7, #4]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d1f1      	bne.n	800d3e6 <mem_cpy+0x1a>
	}
}
 800d402:	bf00      	nop
 800d404:	371c      	adds	r7, #28
 800d406:	46bd      	mov	sp, r7
 800d408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40c:	4770      	bx	lr

0800d40e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800d40e:	b480      	push	{r7}
 800d410:	b087      	sub	sp, #28
 800d412:	af00      	add	r7, sp, #0
 800d414:	60f8      	str	r0, [r7, #12]
 800d416:	60b9      	str	r1, [r7, #8]
 800d418:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	1c5a      	adds	r2, r3, #1
 800d422:	617a      	str	r2, [r7, #20]
 800d424:	68ba      	ldr	r2, [r7, #8]
 800d426:	b2d2      	uxtb	r2, r2
 800d428:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	3b01      	subs	r3, #1
 800d42e:	607b      	str	r3, [r7, #4]
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d1f3      	bne.n	800d41e <mem_set+0x10>
}
 800d436:	bf00      	nop
 800d438:	371c      	adds	r7, #28
 800d43a:	46bd      	mov	sp, r7
 800d43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d440:	4770      	bx	lr

0800d442 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800d442:	b480      	push	{r7}
 800d444:	b089      	sub	sp, #36	; 0x24
 800d446:	af00      	add	r7, sp, #0
 800d448:	60f8      	str	r0, [r7, #12]
 800d44a:	60b9      	str	r1, [r7, #8]
 800d44c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	61fb      	str	r3, [r7, #28]
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800d456:	2300      	movs	r3, #0
 800d458:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800d45a:	69fb      	ldr	r3, [r7, #28]
 800d45c:	1c5a      	adds	r2, r3, #1
 800d45e:	61fa      	str	r2, [r7, #28]
 800d460:	781b      	ldrb	r3, [r3, #0]
 800d462:	4619      	mov	r1, r3
 800d464:	69bb      	ldr	r3, [r7, #24]
 800d466:	1c5a      	adds	r2, r3, #1
 800d468:	61ba      	str	r2, [r7, #24]
 800d46a:	781b      	ldrb	r3, [r3, #0]
 800d46c:	1acb      	subs	r3, r1, r3
 800d46e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	3b01      	subs	r3, #1
 800d474:	607b      	str	r3, [r7, #4]
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d002      	beq.n	800d482 <mem_cmp+0x40>
 800d47c:	697b      	ldr	r3, [r7, #20]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d0eb      	beq.n	800d45a <mem_cmp+0x18>

	return r;
 800d482:	697b      	ldr	r3, [r7, #20]
}
 800d484:	4618      	mov	r0, r3
 800d486:	3724      	adds	r7, #36	; 0x24
 800d488:	46bd      	mov	sp, r7
 800d48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48e:	4770      	bx	lr

0800d490 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800d490:	b480      	push	{r7}
 800d492:	b083      	sub	sp, #12
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
 800d498:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800d49a:	e002      	b.n	800d4a2 <chk_chr+0x12>
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	3301      	adds	r3, #1
 800d4a0:	607b      	str	r3, [r7, #4]
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d005      	beq.n	800d4b6 <chk_chr+0x26>
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	461a      	mov	r2, r3
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d1f2      	bne.n	800d49c <chk_chr+0xc>
	return *str;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	781b      	ldrb	r3, [r3, #0]
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	370c      	adds	r7, #12
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c4:	4770      	bx	lr

0800d4c6 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800d4c6:	b580      	push	{r7, lr}
 800d4c8:	b082      	sub	sp, #8
 800d4ca:	af00      	add	r7, sp, #0
 800d4cc:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d009      	beq.n	800d4e8 <lock_fs+0x22>
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	68db      	ldr	r3, [r3, #12]
 800d4d8:	4618      	mov	r0, r3
 800d4da:	f002 fe7c 	bl	80101d6 <ff_req_grant>
 800d4de:	4603      	mov	r3, r0
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d001      	beq.n	800d4e8 <lock_fs+0x22>
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	e000      	b.n	800d4ea <lock_fs+0x24>
 800d4e8:	2300      	movs	r3, #0
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	3708      	adds	r7, #8
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	bd80      	pop	{r7, pc}

0800d4f2 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800d4f2:	b580      	push	{r7, lr}
 800d4f4:	b082      	sub	sp, #8
 800d4f6:	af00      	add	r7, sp, #0
 800d4f8:	6078      	str	r0, [r7, #4]
 800d4fa:	460b      	mov	r3, r1
 800d4fc:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d00d      	beq.n	800d520 <unlock_fs+0x2e>
 800d504:	78fb      	ldrb	r3, [r7, #3]
 800d506:	2b0c      	cmp	r3, #12
 800d508:	d00a      	beq.n	800d520 <unlock_fs+0x2e>
 800d50a:	78fb      	ldrb	r3, [r7, #3]
 800d50c:	2b0b      	cmp	r3, #11
 800d50e:	d007      	beq.n	800d520 <unlock_fs+0x2e>
 800d510:	78fb      	ldrb	r3, [r7, #3]
 800d512:	2b0f      	cmp	r3, #15
 800d514:	d004      	beq.n	800d520 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	4618      	mov	r0, r3
 800d51c:	f002 fe70 	bl	8010200 <ff_rel_grant>
	}
}
 800d520:	bf00      	nop
 800d522:	3708      	adds	r7, #8
 800d524:	46bd      	mov	sp, r7
 800d526:	bd80      	pop	{r7, pc}

0800d528 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d528:	b480      	push	{r7}
 800d52a:	b085      	sub	sp, #20
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
 800d530:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d532:	2300      	movs	r3, #0
 800d534:	60bb      	str	r3, [r7, #8]
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	60fb      	str	r3, [r7, #12]
 800d53a:	e029      	b.n	800d590 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800d53c:	4a27      	ldr	r2, [pc, #156]	; (800d5dc <chk_lock+0xb4>)
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	011b      	lsls	r3, r3, #4
 800d542:	4413      	add	r3, r2
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d01d      	beq.n	800d586 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d54a:	4a24      	ldr	r2, [pc, #144]	; (800d5dc <chk_lock+0xb4>)
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	011b      	lsls	r3, r3, #4
 800d550:	4413      	add	r3, r2
 800d552:	681a      	ldr	r2, [r3, #0]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d116      	bne.n	800d58a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800d55c:	4a1f      	ldr	r2, [pc, #124]	; (800d5dc <chk_lock+0xb4>)
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	011b      	lsls	r3, r3, #4
 800d562:	4413      	add	r3, r2
 800d564:	3304      	adds	r3, #4
 800d566:	681a      	ldr	r2, [r3, #0]
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d56c:	429a      	cmp	r2, r3
 800d56e:	d10c      	bne.n	800d58a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d570:	4a1a      	ldr	r2, [pc, #104]	; (800d5dc <chk_lock+0xb4>)
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	011b      	lsls	r3, r3, #4
 800d576:	4413      	add	r3, r2
 800d578:	3308      	adds	r3, #8
 800d57a:	681a      	ldr	r2, [r3, #0]
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800d580:	429a      	cmp	r2, r3
 800d582:	d102      	bne.n	800d58a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800d584:	e007      	b.n	800d596 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800d586:	2301      	movs	r3, #1
 800d588:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	3301      	adds	r3, #1
 800d58e:	60fb      	str	r3, [r7, #12]
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2b01      	cmp	r3, #1
 800d594:	d9d2      	bls.n	800d53c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d109      	bne.n	800d5b0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d59c:	68bb      	ldr	r3, [r7, #8]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d102      	bne.n	800d5a8 <chk_lock+0x80>
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	2b02      	cmp	r3, #2
 800d5a6:	d101      	bne.n	800d5ac <chk_lock+0x84>
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	e010      	b.n	800d5ce <chk_lock+0xa6>
 800d5ac:	2312      	movs	r3, #18
 800d5ae:	e00e      	b.n	800d5ce <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d108      	bne.n	800d5c8 <chk_lock+0xa0>
 800d5b6:	4a09      	ldr	r2, [pc, #36]	; (800d5dc <chk_lock+0xb4>)
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	011b      	lsls	r3, r3, #4
 800d5bc:	4413      	add	r3, r2
 800d5be:	330c      	adds	r3, #12
 800d5c0:	881b      	ldrh	r3, [r3, #0]
 800d5c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d5c6:	d101      	bne.n	800d5cc <chk_lock+0xa4>
 800d5c8:	2310      	movs	r3, #16
 800d5ca:	e000      	b.n	800d5ce <chk_lock+0xa6>
 800d5cc:	2300      	movs	r3, #0
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3714      	adds	r7, #20
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	200000bc 	.word	0x200000bc

0800d5e0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	b083      	sub	sp, #12
 800d5e4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	607b      	str	r3, [r7, #4]
 800d5ea:	e002      	b.n	800d5f2 <enq_lock+0x12>
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	607b      	str	r3, [r7, #4]
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d806      	bhi.n	800d606 <enq_lock+0x26>
 800d5f8:	4a09      	ldr	r2, [pc, #36]	; (800d620 <enq_lock+0x40>)
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	011b      	lsls	r3, r3, #4
 800d5fe:	4413      	add	r3, r2
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d1f2      	bne.n	800d5ec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2b02      	cmp	r3, #2
 800d60a:	bf14      	ite	ne
 800d60c:	2301      	movne	r3, #1
 800d60e:	2300      	moveq	r3, #0
 800d610:	b2db      	uxtb	r3, r3
}
 800d612:	4618      	mov	r0, r3
 800d614:	370c      	adds	r7, #12
 800d616:	46bd      	mov	sp, r7
 800d618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61c:	4770      	bx	lr
 800d61e:	bf00      	nop
 800d620:	200000bc 	.word	0x200000bc

0800d624 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800d624:	b480      	push	{r7}
 800d626:	b085      	sub	sp, #20
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
 800d62c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d62e:	2300      	movs	r3, #0
 800d630:	60fb      	str	r3, [r7, #12]
 800d632:	e01f      	b.n	800d674 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800d634:	4a41      	ldr	r2, [pc, #260]	; (800d73c <inc_lock+0x118>)
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	011b      	lsls	r3, r3, #4
 800d63a:	4413      	add	r3, r2
 800d63c:	681a      	ldr	r2, [r3, #0]
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	429a      	cmp	r2, r3
 800d644:	d113      	bne.n	800d66e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800d646:	4a3d      	ldr	r2, [pc, #244]	; (800d73c <inc_lock+0x118>)
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	011b      	lsls	r3, r3, #4
 800d64c:	4413      	add	r3, r2
 800d64e:	3304      	adds	r3, #4
 800d650:	681a      	ldr	r2, [r3, #0]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800d656:	429a      	cmp	r2, r3
 800d658:	d109      	bne.n	800d66e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800d65a:	4a38      	ldr	r2, [pc, #224]	; (800d73c <inc_lock+0x118>)
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	011b      	lsls	r3, r3, #4
 800d660:	4413      	add	r3, r2
 800d662:	3308      	adds	r3, #8
 800d664:	681a      	ldr	r2, [r3, #0]
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d006      	beq.n	800d67c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	3301      	adds	r3, #1
 800d672:	60fb      	str	r3, [r7, #12]
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	2b01      	cmp	r3, #1
 800d678:	d9dc      	bls.n	800d634 <inc_lock+0x10>
 800d67a:	e000      	b.n	800d67e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800d67c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2b02      	cmp	r3, #2
 800d682:	d132      	bne.n	800d6ea <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d684:	2300      	movs	r3, #0
 800d686:	60fb      	str	r3, [r7, #12]
 800d688:	e002      	b.n	800d690 <inc_lock+0x6c>
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	3301      	adds	r3, #1
 800d68e:	60fb      	str	r3, [r7, #12]
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	2b01      	cmp	r3, #1
 800d694:	d806      	bhi.n	800d6a4 <inc_lock+0x80>
 800d696:	4a29      	ldr	r2, [pc, #164]	; (800d73c <inc_lock+0x118>)
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	011b      	lsls	r3, r3, #4
 800d69c:	4413      	add	r3, r2
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d1f2      	bne.n	800d68a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	2b02      	cmp	r3, #2
 800d6a8:	d101      	bne.n	800d6ae <inc_lock+0x8a>
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	e040      	b.n	800d730 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681a      	ldr	r2, [r3, #0]
 800d6b2:	4922      	ldr	r1, [pc, #136]	; (800d73c <inc_lock+0x118>)
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	011b      	lsls	r3, r3, #4
 800d6b8:	440b      	add	r3, r1
 800d6ba:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	689a      	ldr	r2, [r3, #8]
 800d6c0:	491e      	ldr	r1, [pc, #120]	; (800d73c <inc_lock+0x118>)
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	011b      	lsls	r3, r3, #4
 800d6c6:	440b      	add	r3, r1
 800d6c8:	3304      	adds	r3, #4
 800d6ca:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	695a      	ldr	r2, [r3, #20]
 800d6d0:	491a      	ldr	r1, [pc, #104]	; (800d73c <inc_lock+0x118>)
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	011b      	lsls	r3, r3, #4
 800d6d6:	440b      	add	r3, r1
 800d6d8:	3308      	adds	r3, #8
 800d6da:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800d6dc:	4a17      	ldr	r2, [pc, #92]	; (800d73c <inc_lock+0x118>)
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	011b      	lsls	r3, r3, #4
 800d6e2:	4413      	add	r3, r2
 800d6e4:	330c      	adds	r3, #12
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d009      	beq.n	800d704 <inc_lock+0xe0>
 800d6f0:	4a12      	ldr	r2, [pc, #72]	; (800d73c <inc_lock+0x118>)
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	011b      	lsls	r3, r3, #4
 800d6f6:	4413      	add	r3, r2
 800d6f8:	330c      	adds	r3, #12
 800d6fa:	881b      	ldrh	r3, [r3, #0]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d001      	beq.n	800d704 <inc_lock+0xe0>
 800d700:	2300      	movs	r3, #0
 800d702:	e015      	b.n	800d730 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d108      	bne.n	800d71c <inc_lock+0xf8>
 800d70a:	4a0c      	ldr	r2, [pc, #48]	; (800d73c <inc_lock+0x118>)
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	011b      	lsls	r3, r3, #4
 800d710:	4413      	add	r3, r2
 800d712:	330c      	adds	r3, #12
 800d714:	881b      	ldrh	r3, [r3, #0]
 800d716:	3301      	adds	r3, #1
 800d718:	b29a      	uxth	r2, r3
 800d71a:	e001      	b.n	800d720 <inc_lock+0xfc>
 800d71c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d720:	4906      	ldr	r1, [pc, #24]	; (800d73c <inc_lock+0x118>)
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	011b      	lsls	r3, r3, #4
 800d726:	440b      	add	r3, r1
 800d728:	330c      	adds	r3, #12
 800d72a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	3301      	adds	r3, #1
}
 800d730:	4618      	mov	r0, r3
 800d732:	3714      	adds	r7, #20
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr
 800d73c:	200000bc 	.word	0x200000bc

0800d740 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d740:	b480      	push	{r7}
 800d742:	b085      	sub	sp, #20
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	3b01      	subs	r3, #1
 800d74c:	607b      	str	r3, [r7, #4]
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2b01      	cmp	r3, #1
 800d752:	d825      	bhi.n	800d7a0 <dec_lock+0x60>
		n = Files[i].ctr;
 800d754:	4a17      	ldr	r2, [pc, #92]	; (800d7b4 <dec_lock+0x74>)
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	011b      	lsls	r3, r3, #4
 800d75a:	4413      	add	r3, r2
 800d75c:	330c      	adds	r3, #12
 800d75e:	881b      	ldrh	r3, [r3, #0]
 800d760:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d762:	89fb      	ldrh	r3, [r7, #14]
 800d764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d768:	d101      	bne.n	800d76e <dec_lock+0x2e>
 800d76a:	2300      	movs	r3, #0
 800d76c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d76e:	89fb      	ldrh	r3, [r7, #14]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d002      	beq.n	800d77a <dec_lock+0x3a>
 800d774:	89fb      	ldrh	r3, [r7, #14]
 800d776:	3b01      	subs	r3, #1
 800d778:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d77a:	4a0e      	ldr	r2, [pc, #56]	; (800d7b4 <dec_lock+0x74>)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	011b      	lsls	r3, r3, #4
 800d780:	4413      	add	r3, r2
 800d782:	330c      	adds	r3, #12
 800d784:	89fa      	ldrh	r2, [r7, #14]
 800d786:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d788:	89fb      	ldrh	r3, [r7, #14]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d105      	bne.n	800d79a <dec_lock+0x5a>
 800d78e:	4a09      	ldr	r2, [pc, #36]	; (800d7b4 <dec_lock+0x74>)
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	011b      	lsls	r3, r3, #4
 800d794:	4413      	add	r3, r2
 800d796:	2200      	movs	r2, #0
 800d798:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d79a:	2300      	movs	r3, #0
 800d79c:	737b      	strb	r3, [r7, #13]
 800d79e:	e001      	b.n	800d7a4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d7a0:	2302      	movs	r3, #2
 800d7a2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d7a4:	7b7b      	ldrb	r3, [r7, #13]
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3714      	adds	r7, #20
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr
 800d7b2:	bf00      	nop
 800d7b4:	200000bc 	.word	0x200000bc

0800d7b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b085      	sub	sp, #20
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	60fb      	str	r3, [r7, #12]
 800d7c4:	e010      	b.n	800d7e8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d7c6:	4a0d      	ldr	r2, [pc, #52]	; (800d7fc <clear_lock+0x44>)
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	011b      	lsls	r3, r3, #4
 800d7cc:	4413      	add	r3, r2
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	687a      	ldr	r2, [r7, #4]
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d105      	bne.n	800d7e2 <clear_lock+0x2a>
 800d7d6:	4a09      	ldr	r2, [pc, #36]	; (800d7fc <clear_lock+0x44>)
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	011b      	lsls	r3, r3, #4
 800d7dc:	4413      	add	r3, r2
 800d7de:	2200      	movs	r2, #0
 800d7e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	3301      	adds	r3, #1
 800d7e6:	60fb      	str	r3, [r7, #12]
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	2b01      	cmp	r3, #1
 800d7ec:	d9eb      	bls.n	800d7c6 <clear_lock+0xe>
	}
}
 800d7ee:	bf00      	nop
 800d7f0:	3714      	adds	r7, #20
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f8:	4770      	bx	lr
 800d7fa:	bf00      	nop
 800d7fc:	200000bc 	.word	0x200000bc

0800d800 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b086      	sub	sp, #24
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d808:	2300      	movs	r3, #0
 800d80a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	78db      	ldrb	r3, [r3, #3]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d034      	beq.n	800d87e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d818:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	7858      	ldrb	r0, [r3, #1]
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d824:	2301      	movs	r3, #1
 800d826:	697a      	ldr	r2, [r7, #20]
 800d828:	f7ff fd10 	bl	800d24c <disk_write>
 800d82c:	4603      	mov	r3, r0
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d002      	beq.n	800d838 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d832:	2301      	movs	r3, #1
 800d834:	73fb      	strb	r3, [r7, #15]
 800d836:	e022      	b.n	800d87e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2200      	movs	r2, #0
 800d83c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d842:	697a      	ldr	r2, [r7, #20]
 800d844:	1ad2      	subs	r2, r2, r3
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	69db      	ldr	r3, [r3, #28]
 800d84a:	429a      	cmp	r2, r3
 800d84c:	d217      	bcs.n	800d87e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	789b      	ldrb	r3, [r3, #2]
 800d852:	613b      	str	r3, [r7, #16]
 800d854:	e010      	b.n	800d878 <sync_window+0x78>
					wsect += fs->fsize;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	69db      	ldr	r3, [r3, #28]
 800d85a:	697a      	ldr	r2, [r7, #20]
 800d85c:	4413      	add	r3, r2
 800d85e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	7858      	ldrb	r0, [r3, #1]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d86a:	2301      	movs	r3, #1
 800d86c:	697a      	ldr	r2, [r7, #20]
 800d86e:	f7ff fced 	bl	800d24c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d872:	693b      	ldr	r3, [r7, #16]
 800d874:	3b01      	subs	r3, #1
 800d876:	613b      	str	r3, [r7, #16]
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	2b01      	cmp	r3, #1
 800d87c:	d8eb      	bhi.n	800d856 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d87e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d880:	4618      	mov	r0, r3
 800d882:	3718      	adds	r7, #24
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}

0800d888 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b084      	sub	sp, #16
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
 800d890:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d892:	2300      	movs	r3, #0
 800d894:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d89a:	683a      	ldr	r2, [r7, #0]
 800d89c:	429a      	cmp	r2, r3
 800d89e:	d01b      	beq.n	800d8d8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d8a0:	6878      	ldr	r0, [r7, #4]
 800d8a2:	f7ff ffad 	bl	800d800 <sync_window>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d8aa:	7bfb      	ldrb	r3, [r7, #15]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d113      	bne.n	800d8d8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	7858      	ldrb	r0, [r3, #1]
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	683a      	ldr	r2, [r7, #0]
 800d8be:	f7ff fca5 	bl	800d20c <disk_read>
 800d8c2:	4603      	mov	r3, r0
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d004      	beq.n	800d8d2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d8c8:	f04f 33ff 	mov.w	r3, #4294967295
 800d8cc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	683a      	ldr	r2, [r7, #0]
 800d8d6:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800d8d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3710      	adds	r7, #16
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
	...

0800d8e4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b084      	sub	sp, #16
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f7ff ff87 	bl	800d800 <sync_window>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d8f6:	7bfb      	ldrb	r3, [r7, #15]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d158      	bne.n	800d9ae <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	781b      	ldrb	r3, [r3, #0]
 800d900:	2b03      	cmp	r3, #3
 800d902:	d148      	bne.n	800d996 <sync_fs+0xb2>
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	791b      	ldrb	r3, [r3, #4]
 800d908:	2b01      	cmp	r3, #1
 800d90a:	d144      	bne.n	800d996 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	3334      	adds	r3, #52	; 0x34
 800d910:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d914:	2100      	movs	r1, #0
 800d916:	4618      	mov	r0, r3
 800d918:	f7ff fd79 	bl	800d40e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	3334      	adds	r3, #52	; 0x34
 800d920:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d924:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800d928:	4618      	mov	r0, r3
 800d92a:	f7ff fd08 	bl	800d33e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	3334      	adds	r3, #52	; 0x34
 800d932:	4921      	ldr	r1, [pc, #132]	; (800d9b8 <sync_fs+0xd4>)
 800d934:	4618      	mov	r0, r3
 800d936:	f7ff fd1d 	bl	800d374 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	3334      	adds	r3, #52	; 0x34
 800d93e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d942:	491e      	ldr	r1, [pc, #120]	; (800d9bc <sync_fs+0xd8>)
 800d944:	4618      	mov	r0, r3
 800d946:	f7ff fd15 	bl	800d374 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	3334      	adds	r3, #52	; 0x34
 800d94e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	695b      	ldr	r3, [r3, #20]
 800d956:	4619      	mov	r1, r3
 800d958:	4610      	mov	r0, r2
 800d95a:	f7ff fd0b 	bl	800d374 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	3334      	adds	r3, #52	; 0x34
 800d962:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	691b      	ldr	r3, [r3, #16]
 800d96a:	4619      	mov	r1, r3
 800d96c:	4610      	mov	r0, r2
 800d96e:	f7ff fd01 	bl	800d374 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	6a1b      	ldr	r3, [r3, #32]
 800d976:	1c5a      	adds	r2, r3, #1
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	7858      	ldrb	r0, [r3, #1]
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d98a:	2301      	movs	r3, #1
 800d98c:	f7ff fc5e 	bl	800d24c <disk_write>
			fs->fsi_flag = 0;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2200      	movs	r2, #0
 800d994:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	785b      	ldrb	r3, [r3, #1]
 800d99a:	2200      	movs	r2, #0
 800d99c:	2100      	movs	r1, #0
 800d99e:	4618      	mov	r0, r3
 800d9a0:	f7ff fc74 	bl	800d28c <disk_ioctl>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d001      	beq.n	800d9ae <sync_fs+0xca>
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d9ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3710      	adds	r7, #16
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bd80      	pop	{r7, pc}
 800d9b8:	41615252 	.word	0x41615252
 800d9bc:	61417272 	.word	0x61417272

0800d9c0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b083      	sub	sp, #12
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	3b02      	subs	r3, #2
 800d9ce:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	699b      	ldr	r3, [r3, #24]
 800d9d4:	3b02      	subs	r3, #2
 800d9d6:	683a      	ldr	r2, [r7, #0]
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d301      	bcc.n	800d9e0 <clust2sect+0x20>
 800d9dc:	2300      	movs	r3, #0
 800d9de:	e008      	b.n	800d9f2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	895b      	ldrh	r3, [r3, #10]
 800d9e4:	461a      	mov	r2, r3
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	fb03 f202 	mul.w	r2, r3, r2
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9f0:	4413      	add	r3, r2
}
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	370c      	adds	r7, #12
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fc:	4770      	bx	lr

0800d9fe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d9fe:	b580      	push	{r7, lr}
 800da00:	b086      	sub	sp, #24
 800da02:	af00      	add	r7, sp, #0
 800da04:	6078      	str	r0, [r7, #4]
 800da06:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	2b01      	cmp	r3, #1
 800da12:	d904      	bls.n	800da1e <get_fat+0x20>
 800da14:	693b      	ldr	r3, [r7, #16]
 800da16:	699b      	ldr	r3, [r3, #24]
 800da18:	683a      	ldr	r2, [r7, #0]
 800da1a:	429a      	cmp	r2, r3
 800da1c:	d302      	bcc.n	800da24 <get_fat+0x26>
		val = 1;	/* Internal error */
 800da1e:	2301      	movs	r3, #1
 800da20:	617b      	str	r3, [r7, #20]
 800da22:	e08c      	b.n	800db3e <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800da24:	f04f 33ff 	mov.w	r3, #4294967295
 800da28:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800da2a:	693b      	ldr	r3, [r7, #16]
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	2b02      	cmp	r3, #2
 800da30:	d045      	beq.n	800dabe <get_fat+0xc0>
 800da32:	2b03      	cmp	r3, #3
 800da34:	d05d      	beq.n	800daf2 <get_fat+0xf4>
 800da36:	2b01      	cmp	r3, #1
 800da38:	d177      	bne.n	800db2a <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	60fb      	str	r3, [r7, #12]
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	085b      	lsrs	r3, r3, #1
 800da42:	68fa      	ldr	r2, [r7, #12]
 800da44:	4413      	add	r3, r2
 800da46:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800da48:	693b      	ldr	r3, [r7, #16]
 800da4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	0a5b      	lsrs	r3, r3, #9
 800da50:	4413      	add	r3, r2
 800da52:	4619      	mov	r1, r3
 800da54:	6938      	ldr	r0, [r7, #16]
 800da56:	f7ff ff17 	bl	800d888 <move_window>
 800da5a:	4603      	mov	r3, r0
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d167      	bne.n	800db30 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	1c5a      	adds	r2, r3, #1
 800da64:	60fa      	str	r2, [r7, #12]
 800da66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da6a:	693a      	ldr	r2, [r7, #16]
 800da6c:	4413      	add	r3, r2
 800da6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800da72:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800da74:	693b      	ldr	r3, [r7, #16]
 800da76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	0a5b      	lsrs	r3, r3, #9
 800da7c:	4413      	add	r3, r2
 800da7e:	4619      	mov	r1, r3
 800da80:	6938      	ldr	r0, [r7, #16]
 800da82:	f7ff ff01 	bl	800d888 <move_window>
 800da86:	4603      	mov	r3, r0
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d153      	bne.n	800db34 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da92:	693a      	ldr	r2, [r7, #16]
 800da94:	4413      	add	r3, r2
 800da96:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800da9a:	021b      	lsls	r3, r3, #8
 800da9c:	461a      	mov	r2, r3
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	4313      	orrs	r3, r2
 800daa2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	f003 0301 	and.w	r3, r3, #1
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d002      	beq.n	800dab4 <get_fat+0xb6>
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	091b      	lsrs	r3, r3, #4
 800dab2:	e002      	b.n	800daba <get_fat+0xbc>
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800daba:	617b      	str	r3, [r7, #20]
			break;
 800dabc:	e03f      	b.n	800db3e <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800dabe:	693b      	ldr	r3, [r7, #16]
 800dac0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	0a1b      	lsrs	r3, r3, #8
 800dac6:	4413      	add	r3, r2
 800dac8:	4619      	mov	r1, r3
 800daca:	6938      	ldr	r0, [r7, #16]
 800dacc:	f7ff fedc 	bl	800d888 <move_window>
 800dad0:	4603      	mov	r3, r0
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d130      	bne.n	800db38 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	005b      	lsls	r3, r3, #1
 800dae0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800dae4:	4413      	add	r3, r2
 800dae6:	4618      	mov	r0, r3
 800dae8:	f7ff fbee 	bl	800d2c8 <ld_word>
 800daec:	4603      	mov	r3, r0
 800daee:	617b      	str	r3, [r7, #20]
			break;
 800daf0:	e025      	b.n	800db3e <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800daf2:	693b      	ldr	r3, [r7, #16]
 800daf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	09db      	lsrs	r3, r3, #7
 800dafa:	4413      	add	r3, r2
 800dafc:	4619      	mov	r1, r3
 800dafe:	6938      	ldr	r0, [r7, #16]
 800db00:	f7ff fec2 	bl	800d888 <move_window>
 800db04:	4603      	mov	r3, r0
 800db06:	2b00      	cmp	r3, #0
 800db08:	d118      	bne.n	800db3c <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800db0a:	693b      	ldr	r3, [r7, #16]
 800db0c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	009b      	lsls	r3, r3, #2
 800db14:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800db18:	4413      	add	r3, r2
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7ff fbec 	bl	800d2f8 <ld_dword>
 800db20:	4603      	mov	r3, r0
 800db22:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800db26:	617b      	str	r3, [r7, #20]
			break;
 800db28:	e009      	b.n	800db3e <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800db2a:	2301      	movs	r3, #1
 800db2c:	617b      	str	r3, [r7, #20]
 800db2e:	e006      	b.n	800db3e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800db30:	bf00      	nop
 800db32:	e004      	b.n	800db3e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800db34:	bf00      	nop
 800db36:	e002      	b.n	800db3e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800db38:	bf00      	nop
 800db3a:	e000      	b.n	800db3e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800db3c:	bf00      	nop
		}
	}

	return val;
 800db3e:	697b      	ldr	r3, [r7, #20]
}
 800db40:	4618      	mov	r0, r3
 800db42:	3718      	adds	r7, #24
 800db44:	46bd      	mov	sp, r7
 800db46:	bd80      	pop	{r7, pc}

0800db48 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800db48:	b590      	push	{r4, r7, lr}
 800db4a:	b089      	sub	sp, #36	; 0x24
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	60f8      	str	r0, [r7, #12]
 800db50:	60b9      	str	r1, [r7, #8]
 800db52:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800db54:	2302      	movs	r3, #2
 800db56:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	2b01      	cmp	r3, #1
 800db5c:	f240 80d6 	bls.w	800dd0c <put_fat+0x1c4>
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	699b      	ldr	r3, [r3, #24]
 800db64:	68ba      	ldr	r2, [r7, #8]
 800db66:	429a      	cmp	r2, r3
 800db68:	f080 80d0 	bcs.w	800dd0c <put_fat+0x1c4>
		switch (fs->fs_type) {
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	781b      	ldrb	r3, [r3, #0]
 800db70:	2b02      	cmp	r3, #2
 800db72:	d073      	beq.n	800dc5c <put_fat+0x114>
 800db74:	2b03      	cmp	r3, #3
 800db76:	f000 8091 	beq.w	800dc9c <put_fat+0x154>
 800db7a:	2b01      	cmp	r3, #1
 800db7c:	f040 80c6 	bne.w	800dd0c <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800db80:	68bb      	ldr	r3, [r7, #8]
 800db82:	61bb      	str	r3, [r7, #24]
 800db84:	69bb      	ldr	r3, [r7, #24]
 800db86:	085b      	lsrs	r3, r3, #1
 800db88:	69ba      	ldr	r2, [r7, #24]
 800db8a:	4413      	add	r3, r2
 800db8c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800db92:	69bb      	ldr	r3, [r7, #24]
 800db94:	0a5b      	lsrs	r3, r3, #9
 800db96:	4413      	add	r3, r2
 800db98:	4619      	mov	r1, r3
 800db9a:	68f8      	ldr	r0, [r7, #12]
 800db9c:	f7ff fe74 	bl	800d888 <move_window>
 800dba0:	4603      	mov	r3, r0
 800dba2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dba4:	7ffb      	ldrb	r3, [r7, #31]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	f040 80a9 	bne.w	800dcfe <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dbb2:	69bb      	ldr	r3, [r7, #24]
 800dbb4:	1c59      	adds	r1, r3, #1
 800dbb6:	61b9      	str	r1, [r7, #24]
 800dbb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbbc:	4413      	add	r3, r2
 800dbbe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	f003 0301 	and.w	r3, r3, #1
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d00d      	beq.n	800dbe6 <put_fat+0x9e>
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	781b      	ldrb	r3, [r3, #0]
 800dbce:	b25b      	sxtb	r3, r3
 800dbd0:	f003 030f 	and.w	r3, r3, #15
 800dbd4:	b25a      	sxtb	r2, r3
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	b2db      	uxtb	r3, r3
 800dbda:	011b      	lsls	r3, r3, #4
 800dbdc:	b25b      	sxtb	r3, r3
 800dbde:	4313      	orrs	r3, r2
 800dbe0:	b25b      	sxtb	r3, r3
 800dbe2:	b2db      	uxtb	r3, r3
 800dbe4:	e001      	b.n	800dbea <put_fat+0xa2>
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	697a      	ldr	r2, [r7, #20]
 800dbec:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	2201      	movs	r2, #1
 800dbf2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dbf8:	69bb      	ldr	r3, [r7, #24]
 800dbfa:	0a5b      	lsrs	r3, r3, #9
 800dbfc:	4413      	add	r3, r2
 800dbfe:	4619      	mov	r1, r3
 800dc00:	68f8      	ldr	r0, [r7, #12]
 800dc02:	f7ff fe41 	bl	800d888 <move_window>
 800dc06:	4603      	mov	r3, r0
 800dc08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc0a:	7ffb      	ldrb	r3, [r7, #31]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d178      	bne.n	800dd02 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dc16:	69bb      	ldr	r3, [r7, #24]
 800dc18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc1c:	4413      	add	r3, r2
 800dc1e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	f003 0301 	and.w	r3, r3, #1
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d003      	beq.n	800dc32 <put_fat+0xea>
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	091b      	lsrs	r3, r3, #4
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	e00e      	b.n	800dc50 <put_fat+0x108>
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	b25b      	sxtb	r3, r3
 800dc38:	f023 030f 	bic.w	r3, r3, #15
 800dc3c:	b25a      	sxtb	r2, r3
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	0a1b      	lsrs	r3, r3, #8
 800dc42:	b25b      	sxtb	r3, r3
 800dc44:	f003 030f 	and.w	r3, r3, #15
 800dc48:	b25b      	sxtb	r3, r3
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	b25b      	sxtb	r3, r3
 800dc4e:	b2db      	uxtb	r3, r3
 800dc50:	697a      	ldr	r2, [r7, #20]
 800dc52:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	2201      	movs	r2, #1
 800dc58:	70da      	strb	r2, [r3, #3]
			break;
 800dc5a:	e057      	b.n	800dd0c <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc60:	68bb      	ldr	r3, [r7, #8]
 800dc62:	0a1b      	lsrs	r3, r3, #8
 800dc64:	4413      	add	r3, r2
 800dc66:	4619      	mov	r1, r3
 800dc68:	68f8      	ldr	r0, [r7, #12]
 800dc6a:	f7ff fe0d 	bl	800d888 <move_window>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dc72:	7ffb      	ldrb	r3, [r7, #31]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d146      	bne.n	800dd06 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	005b      	lsls	r3, r3, #1
 800dc82:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800dc86:	4413      	add	r3, r2
 800dc88:	687a      	ldr	r2, [r7, #4]
 800dc8a:	b292      	uxth	r2, r2
 800dc8c:	4611      	mov	r1, r2
 800dc8e:	4618      	mov	r0, r3
 800dc90:	f7ff fb55 	bl	800d33e <st_word>
			fs->wflag = 1;
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	2201      	movs	r2, #1
 800dc98:	70da      	strb	r2, [r3, #3]
			break;
 800dc9a:	e037      	b.n	800dd0c <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dca0:	68bb      	ldr	r3, [r7, #8]
 800dca2:	09db      	lsrs	r3, r3, #7
 800dca4:	4413      	add	r3, r2
 800dca6:	4619      	mov	r1, r3
 800dca8:	68f8      	ldr	r0, [r7, #12]
 800dcaa:	f7ff fded 	bl	800d888 <move_window>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800dcb2:	7ffb      	ldrb	r3, [r7, #31]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d128      	bne.n	800dd0a <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dcc4:	68bb      	ldr	r3, [r7, #8]
 800dcc6:	009b      	lsls	r3, r3, #2
 800dcc8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800dccc:	4413      	add	r3, r2
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f7ff fb12 	bl	800d2f8 <ld_dword>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dcda:	4323      	orrs	r3, r4
 800dcdc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800dce4:	68bb      	ldr	r3, [r7, #8]
 800dce6:	009b      	lsls	r3, r3, #2
 800dce8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800dcec:	4413      	add	r3, r2
 800dcee:	6879      	ldr	r1, [r7, #4]
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7ff fb3f 	bl	800d374 <st_dword>
			fs->wflag = 1;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	2201      	movs	r2, #1
 800dcfa:	70da      	strb	r2, [r3, #3]
			break;
 800dcfc:	e006      	b.n	800dd0c <put_fat+0x1c4>
			if (res != FR_OK) break;
 800dcfe:	bf00      	nop
 800dd00:	e004      	b.n	800dd0c <put_fat+0x1c4>
			if (res != FR_OK) break;
 800dd02:	bf00      	nop
 800dd04:	e002      	b.n	800dd0c <put_fat+0x1c4>
			if (res != FR_OK) break;
 800dd06:	bf00      	nop
 800dd08:	e000      	b.n	800dd0c <put_fat+0x1c4>
			if (res != FR_OK) break;
 800dd0a:	bf00      	nop
		}
	}
	return res;
 800dd0c:	7ffb      	ldrb	r3, [r7, #31]
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3724      	adds	r7, #36	; 0x24
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd90      	pop	{r4, r7, pc}

0800dd16 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800dd16:	b580      	push	{r7, lr}
 800dd18:	b088      	sub	sp, #32
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	60f8      	str	r0, [r7, #12]
 800dd1e:	60b9      	str	r1, [r7, #8]
 800dd20:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800dd22:	2300      	movs	r3, #0
 800dd24:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	d904      	bls.n	800dd3c <remove_chain+0x26>
 800dd32:	69bb      	ldr	r3, [r7, #24]
 800dd34:	699b      	ldr	r3, [r3, #24]
 800dd36:	68ba      	ldr	r2, [r7, #8]
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	d301      	bcc.n	800dd40 <remove_chain+0x2a>
 800dd3c:	2302      	movs	r3, #2
 800dd3e:	e04b      	b.n	800ddd8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d00c      	beq.n	800dd60 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800dd46:	f04f 32ff 	mov.w	r2, #4294967295
 800dd4a:	6879      	ldr	r1, [r7, #4]
 800dd4c:	69b8      	ldr	r0, [r7, #24]
 800dd4e:	f7ff fefb 	bl	800db48 <put_fat>
 800dd52:	4603      	mov	r3, r0
 800dd54:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800dd56:	7ffb      	ldrb	r3, [r7, #31]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d001      	beq.n	800dd60 <remove_chain+0x4a>
 800dd5c:	7ffb      	ldrb	r3, [r7, #31]
 800dd5e:	e03b      	b.n	800ddd8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800dd60:	68b9      	ldr	r1, [r7, #8]
 800dd62:	68f8      	ldr	r0, [r7, #12]
 800dd64:	f7ff fe4b 	bl	800d9fe <get_fat>
 800dd68:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800dd6a:	697b      	ldr	r3, [r7, #20]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d031      	beq.n	800ddd4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	2b01      	cmp	r3, #1
 800dd74:	d101      	bne.n	800dd7a <remove_chain+0x64>
 800dd76:	2302      	movs	r3, #2
 800dd78:	e02e      	b.n	800ddd8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd80:	d101      	bne.n	800dd86 <remove_chain+0x70>
 800dd82:	2301      	movs	r3, #1
 800dd84:	e028      	b.n	800ddd8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800dd86:	2200      	movs	r2, #0
 800dd88:	68b9      	ldr	r1, [r7, #8]
 800dd8a:	69b8      	ldr	r0, [r7, #24]
 800dd8c:	f7ff fedc 	bl	800db48 <put_fat>
 800dd90:	4603      	mov	r3, r0
 800dd92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800dd94:	7ffb      	ldrb	r3, [r7, #31]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d001      	beq.n	800dd9e <remove_chain+0x88>
 800dd9a:	7ffb      	ldrb	r3, [r7, #31]
 800dd9c:	e01c      	b.n	800ddd8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800dd9e:	69bb      	ldr	r3, [r7, #24]
 800dda0:	695a      	ldr	r2, [r3, #20]
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	699b      	ldr	r3, [r3, #24]
 800dda6:	3b02      	subs	r3, #2
 800dda8:	429a      	cmp	r2, r3
 800ddaa:	d20b      	bcs.n	800ddc4 <remove_chain+0xae>
			fs->free_clst++;
 800ddac:	69bb      	ldr	r3, [r7, #24]
 800ddae:	695b      	ldr	r3, [r3, #20]
 800ddb0:	1c5a      	adds	r2, r3, #1
 800ddb2:	69bb      	ldr	r3, [r7, #24]
 800ddb4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800ddb6:	69bb      	ldr	r3, [r7, #24]
 800ddb8:	791b      	ldrb	r3, [r3, #4]
 800ddba:	f043 0301 	orr.w	r3, r3, #1
 800ddbe:	b2da      	uxtb	r2, r3
 800ddc0:	69bb      	ldr	r3, [r7, #24]
 800ddc2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ddc8:	69bb      	ldr	r3, [r7, #24]
 800ddca:	699b      	ldr	r3, [r3, #24]
 800ddcc:	68ba      	ldr	r2, [r7, #8]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d3c6      	bcc.n	800dd60 <remove_chain+0x4a>
 800ddd2:	e000      	b.n	800ddd6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ddd4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ddd6:	2300      	movs	r3, #0
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	3720      	adds	r7, #32
 800dddc:	46bd      	mov	sp, r7
 800ddde:	bd80      	pop	{r7, pc}

0800dde0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b088      	sub	sp, #32
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	6078      	str	r0, [r7, #4]
 800dde8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ddf0:	683b      	ldr	r3, [r7, #0]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d10d      	bne.n	800de12 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ddfc:	69bb      	ldr	r3, [r7, #24]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d004      	beq.n	800de0c <create_chain+0x2c>
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	699b      	ldr	r3, [r3, #24]
 800de06:	69ba      	ldr	r2, [r7, #24]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d31b      	bcc.n	800de44 <create_chain+0x64>
 800de0c:	2301      	movs	r3, #1
 800de0e:	61bb      	str	r3, [r7, #24]
 800de10:	e018      	b.n	800de44 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800de12:	6839      	ldr	r1, [r7, #0]
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f7ff fdf2 	bl	800d9fe <get_fat>
 800de1a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	2b01      	cmp	r3, #1
 800de20:	d801      	bhi.n	800de26 <create_chain+0x46>
 800de22:	2301      	movs	r3, #1
 800de24:	e070      	b.n	800df08 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de2c:	d101      	bne.n	800de32 <create_chain+0x52>
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	e06a      	b.n	800df08 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800de32:	693b      	ldr	r3, [r7, #16]
 800de34:	699b      	ldr	r3, [r3, #24]
 800de36:	68fa      	ldr	r2, [r7, #12]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d201      	bcs.n	800de40 <create_chain+0x60>
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	e063      	b.n	800df08 <create_chain+0x128>
		scl = clst;
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800de44:	69bb      	ldr	r3, [r7, #24]
 800de46:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800de48:	69fb      	ldr	r3, [r7, #28]
 800de4a:	3301      	adds	r3, #1
 800de4c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	699b      	ldr	r3, [r3, #24]
 800de52:	69fa      	ldr	r2, [r7, #28]
 800de54:	429a      	cmp	r2, r3
 800de56:	d307      	bcc.n	800de68 <create_chain+0x88>
				ncl = 2;
 800de58:	2302      	movs	r3, #2
 800de5a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800de5c:	69fa      	ldr	r2, [r7, #28]
 800de5e:	69bb      	ldr	r3, [r7, #24]
 800de60:	429a      	cmp	r2, r3
 800de62:	d901      	bls.n	800de68 <create_chain+0x88>
 800de64:	2300      	movs	r3, #0
 800de66:	e04f      	b.n	800df08 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800de68:	69f9      	ldr	r1, [r7, #28]
 800de6a:	6878      	ldr	r0, [r7, #4]
 800de6c:	f7ff fdc7 	bl	800d9fe <get_fat>
 800de70:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d00e      	beq.n	800de96 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	2b01      	cmp	r3, #1
 800de7c:	d003      	beq.n	800de86 <create_chain+0xa6>
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de84:	d101      	bne.n	800de8a <create_chain+0xaa>
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	e03e      	b.n	800df08 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800de8a:	69fa      	ldr	r2, [r7, #28]
 800de8c:	69bb      	ldr	r3, [r7, #24]
 800de8e:	429a      	cmp	r2, r3
 800de90:	d1da      	bne.n	800de48 <create_chain+0x68>
 800de92:	2300      	movs	r3, #0
 800de94:	e038      	b.n	800df08 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800de96:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800de98:	f04f 32ff 	mov.w	r2, #4294967295
 800de9c:	69f9      	ldr	r1, [r7, #28]
 800de9e:	6938      	ldr	r0, [r7, #16]
 800dea0:	f7ff fe52 	bl	800db48 <put_fat>
 800dea4:	4603      	mov	r3, r0
 800dea6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800dea8:	7dfb      	ldrb	r3, [r7, #23]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d109      	bne.n	800dec2 <create_chain+0xe2>
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d006      	beq.n	800dec2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800deb4:	69fa      	ldr	r2, [r7, #28]
 800deb6:	6839      	ldr	r1, [r7, #0]
 800deb8:	6938      	ldr	r0, [r7, #16]
 800deba:	f7ff fe45 	bl	800db48 <put_fat>
 800debe:	4603      	mov	r3, r0
 800dec0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800dec2:	7dfb      	ldrb	r3, [r7, #23]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d116      	bne.n	800def6 <create_chain+0x116>
		fs->last_clst = ncl;
 800dec8:	693b      	ldr	r3, [r7, #16]
 800deca:	69fa      	ldr	r2, [r7, #28]
 800decc:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800dece:	693b      	ldr	r3, [r7, #16]
 800ded0:	695a      	ldr	r2, [r3, #20]
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	699b      	ldr	r3, [r3, #24]
 800ded6:	3b02      	subs	r3, #2
 800ded8:	429a      	cmp	r2, r3
 800deda:	d804      	bhi.n	800dee6 <create_chain+0x106>
 800dedc:	693b      	ldr	r3, [r7, #16]
 800dede:	695b      	ldr	r3, [r3, #20]
 800dee0:	1e5a      	subs	r2, r3, #1
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800dee6:	693b      	ldr	r3, [r7, #16]
 800dee8:	791b      	ldrb	r3, [r3, #4]
 800deea:	f043 0301 	orr.w	r3, r3, #1
 800deee:	b2da      	uxtb	r2, r3
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	711a      	strb	r2, [r3, #4]
 800def4:	e007      	b.n	800df06 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800def6:	7dfb      	ldrb	r3, [r7, #23]
 800def8:	2b01      	cmp	r3, #1
 800defa:	d102      	bne.n	800df02 <create_chain+0x122>
 800defc:	f04f 33ff 	mov.w	r3, #4294967295
 800df00:	e000      	b.n	800df04 <create_chain+0x124>
 800df02:	2301      	movs	r3, #1
 800df04:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800df06:	69fb      	ldr	r3, [r7, #28]
}
 800df08:	4618      	mov	r0, r3
 800df0a:	3720      	adds	r7, #32
 800df0c:	46bd      	mov	sp, r7
 800df0e:	bd80      	pop	{r7, pc}

0800df10 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800df10:	b480      	push	{r7}
 800df12:	b087      	sub	sp, #28
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df24:	3304      	adds	r3, #4
 800df26:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	0a5b      	lsrs	r3, r3, #9
 800df2c:	68fa      	ldr	r2, [r7, #12]
 800df2e:	8952      	ldrh	r2, [r2, #10]
 800df30:	fbb3 f3f2 	udiv	r3, r3, r2
 800df34:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df36:	693b      	ldr	r3, [r7, #16]
 800df38:	1d1a      	adds	r2, r3, #4
 800df3a:	613a      	str	r2, [r7, #16]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800df40:	68bb      	ldr	r3, [r7, #8]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d101      	bne.n	800df4a <clmt_clust+0x3a>
 800df46:	2300      	movs	r3, #0
 800df48:	e010      	b.n	800df6c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800df4a:	697a      	ldr	r2, [r7, #20]
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	429a      	cmp	r2, r3
 800df50:	d307      	bcc.n	800df62 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800df52:	697a      	ldr	r2, [r7, #20]
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	1ad3      	subs	r3, r2, r3
 800df58:	617b      	str	r3, [r7, #20]
 800df5a:	693b      	ldr	r3, [r7, #16]
 800df5c:	3304      	adds	r3, #4
 800df5e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800df60:	e7e9      	b.n	800df36 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800df62:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	681a      	ldr	r2, [r3, #0]
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	4413      	add	r3, r2
}
 800df6c:	4618      	mov	r0, r3
 800df6e:	371c      	adds	r7, #28
 800df70:	46bd      	mov	sp, r7
 800df72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df76:	4770      	bx	lr

0800df78 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b086      	sub	sp, #24
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	6078      	str	r0, [r7, #4]
 800df80:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800df8e:	d204      	bcs.n	800df9a <dir_sdi+0x22>
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	f003 031f 	and.w	r3, r3, #31
 800df96:	2b00      	cmp	r3, #0
 800df98:	d001      	beq.n	800df9e <dir_sdi+0x26>
		return FR_INT_ERR;
 800df9a:	2302      	movs	r3, #2
 800df9c:	e063      	b.n	800e066 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	683a      	ldr	r2, [r7, #0]
 800dfa2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	689b      	ldr	r3, [r3, #8]
 800dfa8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800dfaa:	697b      	ldr	r3, [r7, #20]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d106      	bne.n	800dfbe <dir_sdi+0x46>
 800dfb0:	693b      	ldr	r3, [r7, #16]
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	2b02      	cmp	r3, #2
 800dfb6:	d902      	bls.n	800dfbe <dir_sdi+0x46>
		clst = fs->dirbase;
 800dfb8:	693b      	ldr	r3, [r7, #16]
 800dfba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfbc:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800dfbe:	697b      	ldr	r3, [r7, #20]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d10c      	bne.n	800dfde <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800dfc4:	683b      	ldr	r3, [r7, #0]
 800dfc6:	095b      	lsrs	r3, r3, #5
 800dfc8:	693a      	ldr	r2, [r7, #16]
 800dfca:	8912      	ldrh	r2, [r2, #8]
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d301      	bcc.n	800dfd4 <dir_sdi+0x5c>
 800dfd0:	2302      	movs	r3, #2
 800dfd2:	e048      	b.n	800e066 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	61da      	str	r2, [r3, #28]
 800dfdc:	e029      	b.n	800e032 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	895b      	ldrh	r3, [r3, #10]
 800dfe2:	025b      	lsls	r3, r3, #9
 800dfe4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800dfe6:	e019      	b.n	800e01c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	6979      	ldr	r1, [r7, #20]
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7ff fd06 	bl	800d9fe <get_fat>
 800dff2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800dff4:	697b      	ldr	r3, [r7, #20]
 800dff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dffa:	d101      	bne.n	800e000 <dir_sdi+0x88>
 800dffc:	2301      	movs	r3, #1
 800dffe:	e032      	b.n	800e066 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	2b01      	cmp	r3, #1
 800e004:	d904      	bls.n	800e010 <dir_sdi+0x98>
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	699b      	ldr	r3, [r3, #24]
 800e00a:	697a      	ldr	r2, [r7, #20]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d301      	bcc.n	800e014 <dir_sdi+0x9c>
 800e010:	2302      	movs	r3, #2
 800e012:	e028      	b.n	800e066 <dir_sdi+0xee>
			ofs -= csz;
 800e014:	683a      	ldr	r2, [r7, #0]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	1ad3      	subs	r3, r2, r3
 800e01a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e01c:	683a      	ldr	r2, [r7, #0]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	429a      	cmp	r2, r3
 800e022:	d2e1      	bcs.n	800dfe8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e024:	6979      	ldr	r1, [r7, #20]
 800e026:	6938      	ldr	r0, [r7, #16]
 800e028:	f7ff fcca 	bl	800d9c0 <clust2sect>
 800e02c:	4602      	mov	r2, r0
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	697a      	ldr	r2, [r7, #20]
 800e036:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	69db      	ldr	r3, [r3, #28]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d101      	bne.n	800e044 <dir_sdi+0xcc>
 800e040:	2302      	movs	r3, #2
 800e042:	e010      	b.n	800e066 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	69da      	ldr	r2, [r3, #28]
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	0a5b      	lsrs	r3, r3, #9
 800e04c:	441a      	add	r2, r3
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e052:	693b      	ldr	r3, [r7, #16]
 800e054:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e05e:	441a      	add	r2, r3
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e064:	2300      	movs	r3, #0
}
 800e066:	4618      	mov	r0, r3
 800e068:	3718      	adds	r7, #24
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd80      	pop	{r7, pc}

0800e06e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e06e:	b580      	push	{r7, lr}
 800e070:	b086      	sub	sp, #24
 800e072:	af00      	add	r7, sp, #0
 800e074:	6078      	str	r0, [r7, #4]
 800e076:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	695b      	ldr	r3, [r3, #20]
 800e082:	3320      	adds	r3, #32
 800e084:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	69db      	ldr	r3, [r3, #28]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d003      	beq.n	800e096 <dir_next+0x28>
 800e08e:	68bb      	ldr	r3, [r7, #8]
 800e090:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e094:	d301      	bcc.n	800e09a <dir_next+0x2c>
 800e096:	2304      	movs	r3, #4
 800e098:	e0aa      	b.n	800e1f0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e09a:	68bb      	ldr	r3, [r7, #8]
 800e09c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	f040 8098 	bne.w	800e1d6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	69db      	ldr	r3, [r3, #28]
 800e0aa:	1c5a      	adds	r2, r3, #1
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	699b      	ldr	r3, [r3, #24]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d10b      	bne.n	800e0d0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	095b      	lsrs	r3, r3, #5
 800e0bc:	68fa      	ldr	r2, [r7, #12]
 800e0be:	8912      	ldrh	r2, [r2, #8]
 800e0c0:	4293      	cmp	r3, r2
 800e0c2:	f0c0 8088 	bcc.w	800e1d6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	61da      	str	r2, [r3, #28]
 800e0cc:	2304      	movs	r3, #4
 800e0ce:	e08f      	b.n	800e1f0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	0a5b      	lsrs	r3, r3, #9
 800e0d4:	68fa      	ldr	r2, [r7, #12]
 800e0d6:	8952      	ldrh	r2, [r2, #10]
 800e0d8:	3a01      	subs	r2, #1
 800e0da:	4013      	ands	r3, r2
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d17a      	bne.n	800e1d6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e0e0:	687a      	ldr	r2, [r7, #4]
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	699b      	ldr	r3, [r3, #24]
 800e0e6:	4619      	mov	r1, r3
 800e0e8:	4610      	mov	r0, r2
 800e0ea:	f7ff fc88 	bl	800d9fe <get_fat>
 800e0ee:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	2b01      	cmp	r3, #1
 800e0f4:	d801      	bhi.n	800e0fa <dir_next+0x8c>
 800e0f6:	2302      	movs	r3, #2
 800e0f8:	e07a      	b.n	800e1f0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e100:	d101      	bne.n	800e106 <dir_next+0x98>
 800e102:	2301      	movs	r3, #1
 800e104:	e074      	b.n	800e1f0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	699b      	ldr	r3, [r3, #24]
 800e10a:	697a      	ldr	r2, [r7, #20]
 800e10c:	429a      	cmp	r2, r3
 800e10e:	d358      	bcc.n	800e1c2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d104      	bne.n	800e120 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	2200      	movs	r2, #0
 800e11a:	61da      	str	r2, [r3, #28]
 800e11c:	2304      	movs	r3, #4
 800e11e:	e067      	b.n	800e1f0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e120:	687a      	ldr	r2, [r7, #4]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	699b      	ldr	r3, [r3, #24]
 800e126:	4619      	mov	r1, r3
 800e128:	4610      	mov	r0, r2
 800e12a:	f7ff fe59 	bl	800dde0 <create_chain>
 800e12e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d101      	bne.n	800e13a <dir_next+0xcc>
 800e136:	2307      	movs	r3, #7
 800e138:	e05a      	b.n	800e1f0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	d101      	bne.n	800e144 <dir_next+0xd6>
 800e140:	2302      	movs	r3, #2
 800e142:	e055      	b.n	800e1f0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e144:	697b      	ldr	r3, [r7, #20]
 800e146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e14a:	d101      	bne.n	800e150 <dir_next+0xe2>
 800e14c:	2301      	movs	r3, #1
 800e14e:	e04f      	b.n	800e1f0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e150:	68f8      	ldr	r0, [r7, #12]
 800e152:	f7ff fb55 	bl	800d800 <sync_window>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d001      	beq.n	800e160 <dir_next+0xf2>
 800e15c:	2301      	movs	r3, #1
 800e15e:	e047      	b.n	800e1f0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	3334      	adds	r3, #52	; 0x34
 800e164:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e168:	2100      	movs	r1, #0
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7ff f94f 	bl	800d40e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e170:	2300      	movs	r3, #0
 800e172:	613b      	str	r3, [r7, #16]
 800e174:	6979      	ldr	r1, [r7, #20]
 800e176:	68f8      	ldr	r0, [r7, #12]
 800e178:	f7ff fc22 	bl	800d9c0 <clust2sect>
 800e17c:	4602      	mov	r2, r0
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	631a      	str	r2, [r3, #48]	; 0x30
 800e182:	e012      	b.n	800e1aa <dir_next+0x13c>
						fs->wflag = 1;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	2201      	movs	r2, #1
 800e188:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e18a:	68f8      	ldr	r0, [r7, #12]
 800e18c:	f7ff fb38 	bl	800d800 <sync_window>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d001      	beq.n	800e19a <dir_next+0x12c>
 800e196:	2301      	movs	r3, #1
 800e198:	e02a      	b.n	800e1f0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	3301      	adds	r3, #1
 800e19e:	613b      	str	r3, [r7, #16]
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1a4:	1c5a      	adds	r2, r3, #1
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	631a      	str	r2, [r3, #48]	; 0x30
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	895b      	ldrh	r3, [r3, #10]
 800e1ae:	461a      	mov	r2, r3
 800e1b0:	693b      	ldr	r3, [r7, #16]
 800e1b2:	4293      	cmp	r3, r2
 800e1b4:	d3e6      	bcc.n	800e184 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e1ba:	693b      	ldr	r3, [r7, #16]
 800e1bc:	1ad2      	subs	r2, r2, r3
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	697a      	ldr	r2, [r7, #20]
 800e1c6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e1c8:	6979      	ldr	r1, [r7, #20]
 800e1ca:	68f8      	ldr	r0, [r7, #12]
 800e1cc:	f7ff fbf8 	bl	800d9c0 <clust2sect>
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	68ba      	ldr	r2, [r7, #8]
 800e1da:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1e8:	441a      	add	r2, r3
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e1ee:	2300      	movs	r3, #0
}
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	3718      	adds	r7, #24
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	bd80      	pop	{r7, pc}

0800e1f8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b086      	sub	sp, #24
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
 800e200:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e208:	2100      	movs	r1, #0
 800e20a:	6878      	ldr	r0, [r7, #4]
 800e20c:	f7ff feb4 	bl	800df78 <dir_sdi>
 800e210:	4603      	mov	r3, r0
 800e212:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e214:	7dfb      	ldrb	r3, [r7, #23]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d12b      	bne.n	800e272 <dir_alloc+0x7a>
		n = 0;
 800e21a:	2300      	movs	r3, #0
 800e21c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	69db      	ldr	r3, [r3, #28]
 800e222:	4619      	mov	r1, r3
 800e224:	68f8      	ldr	r0, [r7, #12]
 800e226:	f7ff fb2f 	bl	800d888 <move_window>
 800e22a:	4603      	mov	r3, r0
 800e22c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e22e:	7dfb      	ldrb	r3, [r7, #23]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d11d      	bne.n	800e270 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6a1b      	ldr	r3, [r3, #32]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	2be5      	cmp	r3, #229	; 0xe5
 800e23c:	d004      	beq.n	800e248 <dir_alloc+0x50>
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6a1b      	ldr	r3, [r3, #32]
 800e242:	781b      	ldrb	r3, [r3, #0]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d107      	bne.n	800e258 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	3301      	adds	r3, #1
 800e24c:	613b      	str	r3, [r7, #16]
 800e24e:	693a      	ldr	r2, [r7, #16]
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	429a      	cmp	r2, r3
 800e254:	d102      	bne.n	800e25c <dir_alloc+0x64>
 800e256:	e00c      	b.n	800e272 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e258:	2300      	movs	r3, #0
 800e25a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e25c:	2101      	movs	r1, #1
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f7ff ff05 	bl	800e06e <dir_next>
 800e264:	4603      	mov	r3, r0
 800e266:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e268:	7dfb      	ldrb	r3, [r7, #23]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d0d7      	beq.n	800e21e <dir_alloc+0x26>
 800e26e:	e000      	b.n	800e272 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e270:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e272:	7dfb      	ldrb	r3, [r7, #23]
 800e274:	2b04      	cmp	r3, #4
 800e276:	d101      	bne.n	800e27c <dir_alloc+0x84>
 800e278:	2307      	movs	r3, #7
 800e27a:	75fb      	strb	r3, [r7, #23]
	return res;
 800e27c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e27e:	4618      	mov	r0, r3
 800e280:	3718      	adds	r7, #24
 800e282:	46bd      	mov	sp, r7
 800e284:	bd80      	pop	{r7, pc}

0800e286 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e286:	b580      	push	{r7, lr}
 800e288:	b084      	sub	sp, #16
 800e28a:	af00      	add	r7, sp, #0
 800e28c:	6078      	str	r0, [r7, #4]
 800e28e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	331a      	adds	r3, #26
 800e294:	4618      	mov	r0, r3
 800e296:	f7ff f817 	bl	800d2c8 <ld_word>
 800e29a:	4603      	mov	r3, r0
 800e29c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	781b      	ldrb	r3, [r3, #0]
 800e2a2:	2b03      	cmp	r3, #3
 800e2a4:	d109      	bne.n	800e2ba <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	3314      	adds	r3, #20
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	f7ff f80c 	bl	800d2c8 <ld_word>
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	041b      	lsls	r3, r3, #16
 800e2b4:	68fa      	ldr	r2, [r7, #12]
 800e2b6:	4313      	orrs	r3, r2
 800e2b8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	3710      	adds	r7, #16
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bd80      	pop	{r7, pc}

0800e2c4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b084      	sub	sp, #16
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	60f8      	str	r0, [r7, #12]
 800e2cc:	60b9      	str	r1, [r7, #8]
 800e2ce:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e2d0:	68bb      	ldr	r3, [r7, #8]
 800e2d2:	331a      	adds	r3, #26
 800e2d4:	687a      	ldr	r2, [r7, #4]
 800e2d6:	b292      	uxth	r2, r2
 800e2d8:	4611      	mov	r1, r2
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f7ff f82f 	bl	800d33e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	2b03      	cmp	r3, #3
 800e2e6:	d109      	bne.n	800e2fc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e2e8:	68bb      	ldr	r3, [r7, #8]
 800e2ea:	f103 0214 	add.w	r2, r3, #20
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	0c1b      	lsrs	r3, r3, #16
 800e2f2:	b29b      	uxth	r3, r3
 800e2f4:	4619      	mov	r1, r3
 800e2f6:	4610      	mov	r0, r2
 800e2f8:	f7ff f821 	bl	800d33e <st_word>
	}
}
 800e2fc:	bf00      	nop
 800e2fe:	3710      	adds	r7, #16
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b086      	sub	sp, #24
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e312:	2100      	movs	r1, #0
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f7ff fe2f 	bl	800df78 <dir_sdi>
 800e31a:	4603      	mov	r3, r0
 800e31c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e31e:	7dfb      	ldrb	r3, [r7, #23]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d001      	beq.n	800e328 <dir_find+0x24>
 800e324:	7dfb      	ldrb	r3, [r7, #23]
 800e326:	e03e      	b.n	800e3a6 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	69db      	ldr	r3, [r3, #28]
 800e32c:	4619      	mov	r1, r3
 800e32e:	6938      	ldr	r0, [r7, #16]
 800e330:	f7ff faaa 	bl	800d888 <move_window>
 800e334:	4603      	mov	r3, r0
 800e336:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e338:	7dfb      	ldrb	r3, [r7, #23]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d12f      	bne.n	800e39e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6a1b      	ldr	r3, [r3, #32]
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e346:	7bfb      	ldrb	r3, [r7, #15]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d102      	bne.n	800e352 <dir_find+0x4e>
 800e34c:	2304      	movs	r3, #4
 800e34e:	75fb      	strb	r3, [r7, #23]
 800e350:	e028      	b.n	800e3a4 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	6a1b      	ldr	r3, [r3, #32]
 800e356:	330b      	adds	r3, #11
 800e358:	781b      	ldrb	r3, [r3, #0]
 800e35a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e35e:	b2da      	uxtb	r2, r3
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	6a1b      	ldr	r3, [r3, #32]
 800e368:	330b      	adds	r3, #11
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	f003 0308 	and.w	r3, r3, #8
 800e370:	2b00      	cmp	r3, #0
 800e372:	d10a      	bne.n	800e38a <dir_find+0x86>
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	6a18      	ldr	r0, [r3, #32]
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	3324      	adds	r3, #36	; 0x24
 800e37c:	220b      	movs	r2, #11
 800e37e:	4619      	mov	r1, r3
 800e380:	f7ff f85f 	bl	800d442 <mem_cmp>
 800e384:	4603      	mov	r3, r0
 800e386:	2b00      	cmp	r3, #0
 800e388:	d00b      	beq.n	800e3a2 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e38a:	2100      	movs	r1, #0
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f7ff fe6e 	bl	800e06e <dir_next>
 800e392:	4603      	mov	r3, r0
 800e394:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800e396:	7dfb      	ldrb	r3, [r7, #23]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d0c5      	beq.n	800e328 <dir_find+0x24>
 800e39c:	e002      	b.n	800e3a4 <dir_find+0xa0>
		if (res != FR_OK) break;
 800e39e:	bf00      	nop
 800e3a0:	e000      	b.n	800e3a4 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800e3a2:	bf00      	nop

	return res;
 800e3a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3718      	adds	r7, #24
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}

0800e3ae <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800e3ae:	b580      	push	{r7, lr}
 800e3b0:	b084      	sub	sp, #16
 800e3b2:	af00      	add	r7, sp, #0
 800e3b4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800e3bc:	2101      	movs	r1, #1
 800e3be:	6878      	ldr	r0, [r7, #4]
 800e3c0:	f7ff ff1a 	bl	800e1f8 <dir_alloc>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e3c8:	7bfb      	ldrb	r3, [r7, #15]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d11c      	bne.n	800e408 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	69db      	ldr	r3, [r3, #28]
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	68b8      	ldr	r0, [r7, #8]
 800e3d6:	f7ff fa57 	bl	800d888 <move_window>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e3de:	7bfb      	ldrb	r3, [r7, #15]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d111      	bne.n	800e408 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6a1b      	ldr	r3, [r3, #32]
 800e3e8:	2220      	movs	r2, #32
 800e3ea:	2100      	movs	r1, #0
 800e3ec:	4618      	mov	r0, r3
 800e3ee:	f7ff f80e 	bl	800d40e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6a18      	ldr	r0, [r3, #32]
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	3324      	adds	r3, #36	; 0x24
 800e3fa:	220b      	movs	r2, #11
 800e3fc:	4619      	mov	r1, r3
 800e3fe:	f7fe ffe5 	bl	800d3cc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	2201      	movs	r2, #1
 800e406:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e408:	7bfb      	ldrb	r3, [r7, #15]
}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3710      	adds	r7, #16
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
	...

0800e414 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b088      	sub	sp, #32
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
 800e41c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	60fb      	str	r3, [r7, #12]
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	3324      	adds	r3, #36	; 0x24
 800e428:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800e42a:	220b      	movs	r2, #11
 800e42c:	2120      	movs	r1, #32
 800e42e:	68b8      	ldr	r0, [r7, #8]
 800e430:	f7fe ffed 	bl	800d40e <mem_set>
	si = i = 0; ni = 8;
 800e434:	2300      	movs	r3, #0
 800e436:	613b      	str	r3, [r7, #16]
 800e438:	693b      	ldr	r3, [r7, #16]
 800e43a:	617b      	str	r3, [r7, #20]
 800e43c:	2308      	movs	r3, #8
 800e43e:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	1c5a      	adds	r2, r3, #1
 800e444:	617a      	str	r2, [r7, #20]
 800e446:	68fa      	ldr	r2, [r7, #12]
 800e448:	4413      	add	r3, r2
 800e44a:	781b      	ldrb	r3, [r3, #0]
 800e44c:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e44e:	7ffb      	ldrb	r3, [r7, #31]
 800e450:	2b20      	cmp	r3, #32
 800e452:	d94e      	bls.n	800e4f2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800e454:	7ffb      	ldrb	r3, [r7, #31]
 800e456:	2b2f      	cmp	r3, #47	; 0x2f
 800e458:	d006      	beq.n	800e468 <create_name+0x54>
 800e45a:	7ffb      	ldrb	r3, [r7, #31]
 800e45c:	2b5c      	cmp	r3, #92	; 0x5c
 800e45e:	d110      	bne.n	800e482 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800e460:	e002      	b.n	800e468 <create_name+0x54>
 800e462:	697b      	ldr	r3, [r7, #20]
 800e464:	3301      	adds	r3, #1
 800e466:	617b      	str	r3, [r7, #20]
 800e468:	68fa      	ldr	r2, [r7, #12]
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	4413      	add	r3, r2
 800e46e:	781b      	ldrb	r3, [r3, #0]
 800e470:	2b2f      	cmp	r3, #47	; 0x2f
 800e472:	d0f6      	beq.n	800e462 <create_name+0x4e>
 800e474:	68fa      	ldr	r2, [r7, #12]
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	4413      	add	r3, r2
 800e47a:	781b      	ldrb	r3, [r3, #0]
 800e47c:	2b5c      	cmp	r3, #92	; 0x5c
 800e47e:	d0f0      	beq.n	800e462 <create_name+0x4e>
			break;
 800e480:	e038      	b.n	800e4f4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800e482:	7ffb      	ldrb	r3, [r7, #31]
 800e484:	2b2e      	cmp	r3, #46	; 0x2e
 800e486:	d003      	beq.n	800e490 <create_name+0x7c>
 800e488:	693a      	ldr	r2, [r7, #16]
 800e48a:	69bb      	ldr	r3, [r7, #24]
 800e48c:	429a      	cmp	r2, r3
 800e48e:	d30c      	bcc.n	800e4aa <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800e490:	69bb      	ldr	r3, [r7, #24]
 800e492:	2b0b      	cmp	r3, #11
 800e494:	d002      	beq.n	800e49c <create_name+0x88>
 800e496:	7ffb      	ldrb	r3, [r7, #31]
 800e498:	2b2e      	cmp	r3, #46	; 0x2e
 800e49a:	d001      	beq.n	800e4a0 <create_name+0x8c>
 800e49c:	2306      	movs	r3, #6
 800e49e:	e044      	b.n	800e52a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800e4a0:	2308      	movs	r3, #8
 800e4a2:	613b      	str	r3, [r7, #16]
 800e4a4:	230b      	movs	r3, #11
 800e4a6:	61bb      	str	r3, [r7, #24]
			continue;
 800e4a8:	e022      	b.n	800e4f0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800e4aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	da04      	bge.n	800e4bc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800e4b2:	7ffb      	ldrb	r3, [r7, #31]
 800e4b4:	3b80      	subs	r3, #128	; 0x80
 800e4b6:	4a1f      	ldr	r2, [pc, #124]	; (800e534 <create_name+0x120>)
 800e4b8:	5cd3      	ldrb	r3, [r2, r3]
 800e4ba:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800e4bc:	7ffb      	ldrb	r3, [r7, #31]
 800e4be:	4619      	mov	r1, r3
 800e4c0:	481d      	ldr	r0, [pc, #116]	; (800e538 <create_name+0x124>)
 800e4c2:	f7fe ffe5 	bl	800d490 <chk_chr>
 800e4c6:	4603      	mov	r3, r0
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d001      	beq.n	800e4d0 <create_name+0xbc>
 800e4cc:	2306      	movs	r3, #6
 800e4ce:	e02c      	b.n	800e52a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800e4d0:	7ffb      	ldrb	r3, [r7, #31]
 800e4d2:	2b60      	cmp	r3, #96	; 0x60
 800e4d4:	d905      	bls.n	800e4e2 <create_name+0xce>
 800e4d6:	7ffb      	ldrb	r3, [r7, #31]
 800e4d8:	2b7a      	cmp	r3, #122	; 0x7a
 800e4da:	d802      	bhi.n	800e4e2 <create_name+0xce>
 800e4dc:	7ffb      	ldrb	r3, [r7, #31]
 800e4de:	3b20      	subs	r3, #32
 800e4e0:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	1c5a      	adds	r2, r3, #1
 800e4e6:	613a      	str	r2, [r7, #16]
 800e4e8:	68ba      	ldr	r2, [r7, #8]
 800e4ea:	4413      	add	r3, r2
 800e4ec:	7ffa      	ldrb	r2, [r7, #31]
 800e4ee:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800e4f0:	e7a6      	b.n	800e440 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800e4f2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800e4f4:	68fa      	ldr	r2, [r7, #12]
 800e4f6:	697b      	ldr	r3, [r7, #20]
 800e4f8:	441a      	add	r2, r3
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d101      	bne.n	800e508 <create_name+0xf4>
 800e504:	2306      	movs	r3, #6
 800e506:	e010      	b.n	800e52a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	781b      	ldrb	r3, [r3, #0]
 800e50c:	2be5      	cmp	r3, #229	; 0xe5
 800e50e:	d102      	bne.n	800e516 <create_name+0x102>
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	2205      	movs	r2, #5
 800e514:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800e516:	7ffb      	ldrb	r3, [r7, #31]
 800e518:	2b20      	cmp	r3, #32
 800e51a:	d801      	bhi.n	800e520 <create_name+0x10c>
 800e51c:	2204      	movs	r2, #4
 800e51e:	e000      	b.n	800e522 <create_name+0x10e>
 800e520:	2200      	movs	r2, #0
 800e522:	68bb      	ldr	r3, [r7, #8]
 800e524:	330b      	adds	r3, #11
 800e526:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800e528:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800e52a:	4618      	mov	r0, r3
 800e52c:	3720      	adds	r7, #32
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd80      	pop	{r7, pc}
 800e532:	bf00      	nop
 800e534:	08016970 	.word	0x08016970
 800e538:	08016870 	.word	0x08016870

0800e53c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b086      	sub	sp, #24
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
 800e544:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800e54a:	693b      	ldr	r3, [r7, #16]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800e550:	e002      	b.n	800e558 <follow_path+0x1c>
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	3301      	adds	r3, #1
 800e556:	603b      	str	r3, [r7, #0]
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	781b      	ldrb	r3, [r3, #0]
 800e55c:	2b2f      	cmp	r3, #47	; 0x2f
 800e55e:	d0f8      	beq.n	800e552 <follow_path+0x16>
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	781b      	ldrb	r3, [r3, #0]
 800e564:	2b5c      	cmp	r3, #92	; 0x5c
 800e566:	d0f4      	beq.n	800e552 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800e568:	693b      	ldr	r3, [r7, #16]
 800e56a:	2200      	movs	r2, #0
 800e56c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	781b      	ldrb	r3, [r3, #0]
 800e572:	2b1f      	cmp	r3, #31
 800e574:	d80a      	bhi.n	800e58c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2280      	movs	r2, #128	; 0x80
 800e57a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800e57e:	2100      	movs	r1, #0
 800e580:	6878      	ldr	r0, [r7, #4]
 800e582:	f7ff fcf9 	bl	800df78 <dir_sdi>
 800e586:	4603      	mov	r3, r0
 800e588:	75fb      	strb	r3, [r7, #23]
 800e58a:	e043      	b.n	800e614 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e58c:	463b      	mov	r3, r7
 800e58e:	4619      	mov	r1, r3
 800e590:	6878      	ldr	r0, [r7, #4]
 800e592:	f7ff ff3f 	bl	800e414 <create_name>
 800e596:	4603      	mov	r3, r0
 800e598:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e59a:	7dfb      	ldrb	r3, [r7, #23]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d134      	bne.n	800e60a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f7ff feaf 	bl	800e304 <dir_find>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e5b0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e5b2:	7dfb      	ldrb	r3, [r7, #23]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d00a      	beq.n	800e5ce <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e5b8:	7dfb      	ldrb	r3, [r7, #23]
 800e5ba:	2b04      	cmp	r3, #4
 800e5bc:	d127      	bne.n	800e60e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e5be:	7afb      	ldrb	r3, [r7, #11]
 800e5c0:	f003 0304 	and.w	r3, r3, #4
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d122      	bne.n	800e60e <follow_path+0xd2>
 800e5c8:	2305      	movs	r3, #5
 800e5ca:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e5cc:	e01f      	b.n	800e60e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e5ce:	7afb      	ldrb	r3, [r7, #11]
 800e5d0:	f003 0304 	and.w	r3, r3, #4
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d11c      	bne.n	800e612 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e5d8:	693b      	ldr	r3, [r7, #16]
 800e5da:	799b      	ldrb	r3, [r3, #6]
 800e5dc:	f003 0310 	and.w	r3, r3, #16
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d102      	bne.n	800e5ea <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e5e4:	2305      	movs	r3, #5
 800e5e6:	75fb      	strb	r3, [r7, #23]
 800e5e8:	e014      	b.n	800e614 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	695b      	ldr	r3, [r3, #20]
 800e5f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5f8:	4413      	add	r3, r2
 800e5fa:	4619      	mov	r1, r3
 800e5fc:	68f8      	ldr	r0, [r7, #12]
 800e5fe:	f7ff fe42 	bl	800e286 <ld_clust>
 800e602:	4602      	mov	r2, r0
 800e604:	693b      	ldr	r3, [r7, #16]
 800e606:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e608:	e7c0      	b.n	800e58c <follow_path+0x50>
			if (res != FR_OK) break;
 800e60a:	bf00      	nop
 800e60c:	e002      	b.n	800e614 <follow_path+0xd8>
				break;
 800e60e:	bf00      	nop
 800e610:	e000      	b.n	800e614 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e612:	bf00      	nop
			}
		}
	}

	return res;
 800e614:	7dfb      	ldrb	r3, [r7, #23]
}
 800e616:	4618      	mov	r0, r3
 800e618:	3718      	adds	r7, #24
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}

0800e61e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e61e:	b480      	push	{r7}
 800e620:	b087      	sub	sp, #28
 800e622:	af00      	add	r7, sp, #0
 800e624:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e626:	f04f 33ff 	mov.w	r3, #4294967295
 800e62a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d031      	beq.n	800e698 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	617b      	str	r3, [r7, #20]
 800e63a:	e002      	b.n	800e642 <get_ldnumber+0x24>
 800e63c:	697b      	ldr	r3, [r7, #20]
 800e63e:	3301      	adds	r3, #1
 800e640:	617b      	str	r3, [r7, #20]
 800e642:	697b      	ldr	r3, [r7, #20]
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	2b20      	cmp	r3, #32
 800e648:	d903      	bls.n	800e652 <get_ldnumber+0x34>
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	2b3a      	cmp	r3, #58	; 0x3a
 800e650:	d1f4      	bne.n	800e63c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e652:	697b      	ldr	r3, [r7, #20]
 800e654:	781b      	ldrb	r3, [r3, #0]
 800e656:	2b3a      	cmp	r3, #58	; 0x3a
 800e658:	d11c      	bne.n	800e694 <get_ldnumber+0x76>
			tp = *path;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	1c5a      	adds	r2, r3, #1
 800e664:	60fa      	str	r2, [r7, #12]
 800e666:	781b      	ldrb	r3, [r3, #0]
 800e668:	3b30      	subs	r3, #48	; 0x30
 800e66a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	2b09      	cmp	r3, #9
 800e670:	d80e      	bhi.n	800e690 <get_ldnumber+0x72>
 800e672:	68fa      	ldr	r2, [r7, #12]
 800e674:	697b      	ldr	r3, [r7, #20]
 800e676:	429a      	cmp	r2, r3
 800e678:	d10a      	bne.n	800e690 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e67a:	68bb      	ldr	r3, [r7, #8]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d107      	bne.n	800e690 <get_ldnumber+0x72>
					vol = (int)i;
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	3301      	adds	r3, #1
 800e688:	617b      	str	r3, [r7, #20]
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	697a      	ldr	r2, [r7, #20]
 800e68e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e690:	693b      	ldr	r3, [r7, #16]
 800e692:	e002      	b.n	800e69a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e694:	2300      	movs	r3, #0
 800e696:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e698:	693b      	ldr	r3, [r7, #16]
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	371c      	adds	r7, #28
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6a4:	4770      	bx	lr
	...

0800e6a8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b082      	sub	sp, #8
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
 800e6b0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	70da      	strb	r2, [r3, #3]
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e6be:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e6c0:	6839      	ldr	r1, [r7, #0]
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f7ff f8e0 	bl	800d888 <move_window>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d001      	beq.n	800e6d2 <check_fs+0x2a>
 800e6ce:	2304      	movs	r3, #4
 800e6d0:	e038      	b.n	800e744 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	3334      	adds	r3, #52	; 0x34
 800e6d6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e6da:	4618      	mov	r0, r3
 800e6dc:	f7fe fdf4 	bl	800d2c8 <ld_word>
 800e6e0:	4603      	mov	r3, r0
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d001      	beq.n	800e6f0 <check_fs+0x48>
 800e6ec:	2303      	movs	r3, #3
 800e6ee:	e029      	b.n	800e744 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e6f6:	2be9      	cmp	r3, #233	; 0xe9
 800e6f8:	d009      	beq.n	800e70e <check_fs+0x66>
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e700:	2beb      	cmp	r3, #235	; 0xeb
 800e702:	d11e      	bne.n	800e742 <check_fs+0x9a>
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800e70a:	2b90      	cmp	r3, #144	; 0x90
 800e70c:	d119      	bne.n	800e742 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	3334      	adds	r3, #52	; 0x34
 800e712:	3336      	adds	r3, #54	; 0x36
 800e714:	4618      	mov	r0, r3
 800e716:	f7fe fdef 	bl	800d2f8 <ld_dword>
 800e71a:	4603      	mov	r3, r0
 800e71c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e720:	4a0a      	ldr	r2, [pc, #40]	; (800e74c <check_fs+0xa4>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d101      	bne.n	800e72a <check_fs+0x82>
 800e726:	2300      	movs	r3, #0
 800e728:	e00c      	b.n	800e744 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	3334      	adds	r3, #52	; 0x34
 800e72e:	3352      	adds	r3, #82	; 0x52
 800e730:	4618      	mov	r0, r3
 800e732:	f7fe fde1 	bl	800d2f8 <ld_dword>
 800e736:	4602      	mov	r2, r0
 800e738:	4b05      	ldr	r3, [pc, #20]	; (800e750 <check_fs+0xa8>)
 800e73a:	429a      	cmp	r2, r3
 800e73c:	d101      	bne.n	800e742 <check_fs+0x9a>
 800e73e:	2300      	movs	r3, #0
 800e740:	e000      	b.n	800e744 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e742:	2302      	movs	r3, #2
}
 800e744:	4618      	mov	r0, r3
 800e746:	3708      	adds	r7, #8
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}
 800e74c:	00544146 	.word	0x00544146
 800e750:	33544146 	.word	0x33544146

0800e754 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b096      	sub	sp, #88	; 0x58
 800e758:	af00      	add	r7, sp, #0
 800e75a:	60f8      	str	r0, [r7, #12]
 800e75c:	60b9      	str	r1, [r7, #8]
 800e75e:	4613      	mov	r3, r2
 800e760:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e762:	68bb      	ldr	r3, [r7, #8]
 800e764:	2200      	movs	r2, #0
 800e766:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e768:	68f8      	ldr	r0, [r7, #12]
 800e76a:	f7ff ff58 	bl	800e61e <get_ldnumber>
 800e76e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e772:	2b00      	cmp	r3, #0
 800e774:	da01      	bge.n	800e77a <find_volume+0x26>
 800e776:	230b      	movs	r3, #11
 800e778:	e236      	b.n	800ebe8 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e77a:	4aac      	ldr	r2, [pc, #688]	; (800ea2c <find_volume+0x2d8>)
 800e77c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e77e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e782:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e786:	2b00      	cmp	r3, #0
 800e788:	d101      	bne.n	800e78e <find_volume+0x3a>
 800e78a:	230c      	movs	r3, #12
 800e78c:	e22c      	b.n	800ebe8 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 800e78e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e790:	f7fe fe99 	bl	800d4c6 <lock_fs>
 800e794:	4603      	mov	r3, r0
 800e796:	2b00      	cmp	r3, #0
 800e798:	d101      	bne.n	800e79e <find_volume+0x4a>
 800e79a:	230f      	movs	r3, #15
 800e79c:	e224      	b.n	800ebe8 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 800e79e:	68bb      	ldr	r3, [r7, #8]
 800e7a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e7a4:	79fb      	ldrb	r3, [r7, #7]
 800e7a6:	f023 0301 	bic.w	r3, r3, #1
 800e7aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d01a      	beq.n	800e7ea <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7b6:	785b      	ldrb	r3, [r3, #1]
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f7fe fce7 	bl	800d18c <disk_status>
 800e7be:	4603      	mov	r3, r0
 800e7c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e7c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e7c8:	f003 0301 	and.w	r3, r3, #1
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d10c      	bne.n	800e7ea <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e7d0:	79fb      	ldrb	r3, [r7, #7]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d007      	beq.n	800e7e6 <find_volume+0x92>
 800e7d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e7da:	f003 0304 	and.w	r3, r3, #4
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d001      	beq.n	800e7e6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800e7e2:	230a      	movs	r3, #10
 800e7e4:	e200      	b.n	800ebe8 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	e1fe      	b.n	800ebe8 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e7f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e7f2:	b2da      	uxtb	r2, r3
 800e7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7f6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7fa:	785b      	ldrb	r3, [r3, #1]
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f7fe fcdf 	bl	800d1c0 <disk_initialize>
 800e802:	4603      	mov	r3, r0
 800e804:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e808:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e80c:	f003 0301 	and.w	r3, r3, #1
 800e810:	2b00      	cmp	r3, #0
 800e812:	d001      	beq.n	800e818 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e814:	2303      	movs	r3, #3
 800e816:	e1e7      	b.n	800ebe8 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e818:	79fb      	ldrb	r3, [r7, #7]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d007      	beq.n	800e82e <find_volume+0xda>
 800e81e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e822:	f003 0304 	and.w	r3, r3, #4
 800e826:	2b00      	cmp	r3, #0
 800e828:	d001      	beq.n	800e82e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800e82a:	230a      	movs	r3, #10
 800e82c:	e1dc      	b.n	800ebe8 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e82e:	2300      	movs	r3, #0
 800e830:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e832:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e834:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e836:	f7ff ff37 	bl	800e6a8 <check_fs>
 800e83a:	4603      	mov	r3, r0
 800e83c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e840:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e844:	2b02      	cmp	r3, #2
 800e846:	d14b      	bne.n	800e8e0 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e848:	2300      	movs	r3, #0
 800e84a:	643b      	str	r3, [r7, #64]	; 0x40
 800e84c:	e01f      	b.n	800e88e <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e850:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e854:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e856:	011b      	lsls	r3, r3, #4
 800e858:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800e85c:	4413      	add	r3, r2
 800e85e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e862:	3304      	adds	r3, #4
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d006      	beq.n	800e878 <find_volume+0x124>
 800e86a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e86c:	3308      	adds	r3, #8
 800e86e:	4618      	mov	r0, r3
 800e870:	f7fe fd42 	bl	800d2f8 <ld_dword>
 800e874:	4602      	mov	r2, r0
 800e876:	e000      	b.n	800e87a <find_volume+0x126>
 800e878:	2200      	movs	r2, #0
 800e87a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e87c:	009b      	lsls	r3, r3, #2
 800e87e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800e882:	440b      	add	r3, r1
 800e884:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e88a:	3301      	adds	r3, #1
 800e88c:	643b      	str	r3, [r7, #64]	; 0x40
 800e88e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e890:	2b03      	cmp	r3, #3
 800e892:	d9dc      	bls.n	800e84e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e894:	2300      	movs	r3, #0
 800e896:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800e898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d002      	beq.n	800e8a4 <find_volume+0x150>
 800e89e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8a0:	3b01      	subs	r3, #1
 800e8a2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e8a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8a6:	009b      	lsls	r3, r3, #2
 800e8a8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800e8ac:	4413      	add	r3, r2
 800e8ae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e8b2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e8b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d005      	beq.n	800e8c6 <find_volume+0x172>
 800e8ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e8bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e8be:	f7ff fef3 	bl	800e6a8 <check_fs>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	e000      	b.n	800e8c8 <find_volume+0x174>
 800e8c6:	2303      	movs	r3, #3
 800e8c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e8cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e8d0:	2b01      	cmp	r3, #1
 800e8d2:	d905      	bls.n	800e8e0 <find_volume+0x18c>
 800e8d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8d6:	3301      	adds	r3, #1
 800e8d8:	643b      	str	r3, [r7, #64]	; 0x40
 800e8da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8dc:	2b03      	cmp	r3, #3
 800e8de:	d9e1      	bls.n	800e8a4 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e8e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e8e4:	2b04      	cmp	r3, #4
 800e8e6:	d101      	bne.n	800e8ec <find_volume+0x198>
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	e17d      	b.n	800ebe8 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e8ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800e8f0:	2b01      	cmp	r3, #1
 800e8f2:	d901      	bls.n	800e8f8 <find_volume+0x1a4>
 800e8f4:	230d      	movs	r3, #13
 800e8f6:	e177      	b.n	800ebe8 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8fa:	3334      	adds	r3, #52	; 0x34
 800e8fc:	330b      	adds	r3, #11
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fe fce2 	bl	800d2c8 <ld_word>
 800e904:	4603      	mov	r3, r0
 800e906:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e90a:	d001      	beq.n	800e910 <find_volume+0x1bc>
 800e90c:	230d      	movs	r3, #13
 800e90e:	e16b      	b.n	800ebe8 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e912:	3334      	adds	r3, #52	; 0x34
 800e914:	3316      	adds	r3, #22
 800e916:	4618      	mov	r0, r3
 800e918:	f7fe fcd6 	bl	800d2c8 <ld_word>
 800e91c:	4603      	mov	r3, r0
 800e91e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e922:	2b00      	cmp	r3, #0
 800e924:	d106      	bne.n	800e934 <find_volume+0x1e0>
 800e926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e928:	3334      	adds	r3, #52	; 0x34
 800e92a:	3324      	adds	r3, #36	; 0x24
 800e92c:	4618      	mov	r0, r3
 800e92e:	f7fe fce3 	bl	800d2f8 <ld_dword>
 800e932:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800e934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e936:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e938:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e93a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e93c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800e940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e942:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e946:	789b      	ldrb	r3, [r3, #2]
 800e948:	2b01      	cmp	r3, #1
 800e94a:	d005      	beq.n	800e958 <find_volume+0x204>
 800e94c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e94e:	789b      	ldrb	r3, [r3, #2]
 800e950:	2b02      	cmp	r3, #2
 800e952:	d001      	beq.n	800e958 <find_volume+0x204>
 800e954:	230d      	movs	r3, #13
 800e956:	e147      	b.n	800ebe8 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e95a:	789b      	ldrb	r3, [r3, #2]
 800e95c:	461a      	mov	r2, r3
 800e95e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e960:	fb02 f303 	mul.w	r3, r2, r3
 800e964:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e968:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e96c:	b29a      	uxth	r2, r3
 800e96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e970:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e974:	895b      	ldrh	r3, [r3, #10]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d008      	beq.n	800e98c <find_volume+0x238>
 800e97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e97c:	895b      	ldrh	r3, [r3, #10]
 800e97e:	461a      	mov	r2, r3
 800e980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e982:	895b      	ldrh	r3, [r3, #10]
 800e984:	3b01      	subs	r3, #1
 800e986:	4013      	ands	r3, r2
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d001      	beq.n	800e990 <find_volume+0x23c>
 800e98c:	230d      	movs	r3, #13
 800e98e:	e12b      	b.n	800ebe8 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e992:	3334      	adds	r3, #52	; 0x34
 800e994:	3311      	adds	r3, #17
 800e996:	4618      	mov	r0, r3
 800e998:	f7fe fc96 	bl	800d2c8 <ld_word>
 800e99c:	4603      	mov	r3, r0
 800e99e:	461a      	mov	r2, r3
 800e9a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9a2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9a6:	891b      	ldrh	r3, [r3, #8]
 800e9a8:	f003 030f 	and.w	r3, r3, #15
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d001      	beq.n	800e9b6 <find_volume+0x262>
 800e9b2:	230d      	movs	r3, #13
 800e9b4:	e118      	b.n	800ebe8 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e9b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9b8:	3334      	adds	r3, #52	; 0x34
 800e9ba:	3313      	adds	r3, #19
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f7fe fc83 	bl	800d2c8 <ld_word>
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e9c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d106      	bne.n	800e9da <find_volume+0x286>
 800e9cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9ce:	3334      	adds	r3, #52	; 0x34
 800e9d0:	3320      	adds	r3, #32
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f7fe fc90 	bl	800d2f8 <ld_dword>
 800e9d8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e9da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9dc:	3334      	adds	r3, #52	; 0x34
 800e9de:	330e      	adds	r3, #14
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f7fe fc71 	bl	800d2c8 <ld_word>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e9ea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d101      	bne.n	800e9f4 <find_volume+0x2a0>
 800e9f0:	230d      	movs	r3, #13
 800e9f2:	e0f9      	b.n	800ebe8 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e9f4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800e9f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e9f8:	4413      	add	r3, r2
 800e9fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e9fc:	8912      	ldrh	r2, [r2, #8]
 800e9fe:	0912      	lsrs	r2, r2, #4
 800ea00:	b292      	uxth	r2, r2
 800ea02:	4413      	add	r3, r2
 800ea04:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800ea06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ea08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea0a:	429a      	cmp	r2, r3
 800ea0c:	d201      	bcs.n	800ea12 <find_volume+0x2be>
 800ea0e:	230d      	movs	r3, #13
 800ea10:	e0ea      	b.n	800ebe8 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ea12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ea14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea16:	1ad3      	subs	r3, r2, r3
 800ea18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ea1a:	8952      	ldrh	r2, [r2, #10]
 800ea1c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea20:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800ea22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d103      	bne.n	800ea30 <find_volume+0x2dc>
 800ea28:	230d      	movs	r3, #13
 800ea2a:	e0dd      	b.n	800ebe8 <find_volume+0x494>
 800ea2c:	200000b4 	.word	0x200000b4
		fmt = FS_FAT32;
 800ea30:	2303      	movs	r3, #3
 800ea32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ea36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea38:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ea3c:	4293      	cmp	r3, r2
 800ea3e:	d802      	bhi.n	800ea46 <find_volume+0x2f2>
 800ea40:	2302      	movs	r3, #2
 800ea42:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ea46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea48:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	d802      	bhi.n	800ea56 <find_volume+0x302>
 800ea50:	2301      	movs	r3, #1
 800ea52:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ea56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea58:	1c9a      	adds	r2, r3, #2
 800ea5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea5c:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800ea5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea60:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ea62:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ea64:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ea66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ea68:	441a      	add	r2, r3
 800ea6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea6c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800ea6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ea70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea72:	441a      	add	r2, r3
 800ea74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea76:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800ea78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ea7c:	2b03      	cmp	r3, #3
 800ea7e:	d11e      	bne.n	800eabe <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ea80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea82:	3334      	adds	r3, #52	; 0x34
 800ea84:	332a      	adds	r3, #42	; 0x2a
 800ea86:	4618      	mov	r0, r3
 800ea88:	f7fe fc1e 	bl	800d2c8 <ld_word>
 800ea8c:	4603      	mov	r3, r0
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d001      	beq.n	800ea96 <find_volume+0x342>
 800ea92:	230d      	movs	r3, #13
 800ea94:	e0a8      	b.n	800ebe8 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ea96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea98:	891b      	ldrh	r3, [r3, #8]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d001      	beq.n	800eaa2 <find_volume+0x34e>
 800ea9e:	230d      	movs	r3, #13
 800eaa0:	e0a2      	b.n	800ebe8 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800eaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaa4:	3334      	adds	r3, #52	; 0x34
 800eaa6:	332c      	adds	r3, #44	; 0x2c
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f7fe fc25 	bl	800d2f8 <ld_dword>
 800eaae:	4602      	mov	r2, r0
 800eab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800eab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab6:	699b      	ldr	r3, [r3, #24]
 800eab8:	009b      	lsls	r3, r3, #2
 800eaba:	647b      	str	r3, [r7, #68]	; 0x44
 800eabc:	e01f      	b.n	800eafe <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800eabe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac0:	891b      	ldrh	r3, [r3, #8]
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d101      	bne.n	800eaca <find_volume+0x376>
 800eac6:	230d      	movs	r3, #13
 800eac8:	e08e      	b.n	800ebe8 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800eaca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eacc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eace:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ead0:	441a      	add	r2, r3
 800ead2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ead4:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ead6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eada:	2b02      	cmp	r3, #2
 800eadc:	d103      	bne.n	800eae6 <find_volume+0x392>
 800eade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eae0:	699b      	ldr	r3, [r3, #24]
 800eae2:	005b      	lsls	r3, r3, #1
 800eae4:	e00a      	b.n	800eafc <find_volume+0x3a8>
 800eae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eae8:	699a      	ldr	r2, [r3, #24]
 800eaea:	4613      	mov	r3, r2
 800eaec:	005b      	lsls	r3, r3, #1
 800eaee:	4413      	add	r3, r2
 800eaf0:	085a      	lsrs	r2, r3, #1
 800eaf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaf4:	699b      	ldr	r3, [r3, #24]
 800eaf6:	f003 0301 	and.w	r3, r3, #1
 800eafa:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800eafc:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800eafe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb00:	69da      	ldr	r2, [r3, #28]
 800eb02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb04:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800eb08:	0a5b      	lsrs	r3, r3, #9
 800eb0a:	429a      	cmp	r2, r3
 800eb0c:	d201      	bcs.n	800eb12 <find_volume+0x3be>
 800eb0e:	230d      	movs	r3, #13
 800eb10:	e06a      	b.n	800ebe8 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800eb12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb14:	f04f 32ff 	mov.w	r2, #4294967295
 800eb18:	615a      	str	r2, [r3, #20]
 800eb1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb1c:	695a      	ldr	r2, [r3, #20]
 800eb1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb20:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800eb22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb24:	2280      	movs	r2, #128	; 0x80
 800eb26:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800eb28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800eb2c:	2b03      	cmp	r3, #3
 800eb2e:	d149      	bne.n	800ebc4 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800eb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb32:	3334      	adds	r3, #52	; 0x34
 800eb34:	3330      	adds	r3, #48	; 0x30
 800eb36:	4618      	mov	r0, r3
 800eb38:	f7fe fbc6 	bl	800d2c8 <ld_word>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	2b01      	cmp	r3, #1
 800eb40:	d140      	bne.n	800ebc4 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 800eb42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eb44:	3301      	adds	r3, #1
 800eb46:	4619      	mov	r1, r3
 800eb48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800eb4a:	f7fe fe9d 	bl	800d888 <move_window>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d137      	bne.n	800ebc4 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 800eb54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb56:	2200      	movs	r2, #0
 800eb58:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800eb5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb5c:	3334      	adds	r3, #52	; 0x34
 800eb5e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7fe fbb0 	bl	800d2c8 <ld_word>
 800eb68:	4603      	mov	r3, r0
 800eb6a:	461a      	mov	r2, r3
 800eb6c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800eb70:	429a      	cmp	r2, r3
 800eb72:	d127      	bne.n	800ebc4 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800eb74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb76:	3334      	adds	r3, #52	; 0x34
 800eb78:	4618      	mov	r0, r3
 800eb7a:	f7fe fbbd 	bl	800d2f8 <ld_dword>
 800eb7e:	4602      	mov	r2, r0
 800eb80:	4b1b      	ldr	r3, [pc, #108]	; (800ebf0 <find_volume+0x49c>)
 800eb82:	429a      	cmp	r2, r3
 800eb84:	d11e      	bne.n	800ebc4 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800eb86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb88:	3334      	adds	r3, #52	; 0x34
 800eb8a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f7fe fbb2 	bl	800d2f8 <ld_dword>
 800eb94:	4602      	mov	r2, r0
 800eb96:	4b17      	ldr	r3, [pc, #92]	; (800ebf4 <find_volume+0x4a0>)
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d113      	bne.n	800ebc4 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800eb9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb9e:	3334      	adds	r3, #52	; 0x34
 800eba0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800eba4:	4618      	mov	r0, r3
 800eba6:	f7fe fba7 	bl	800d2f8 <ld_dword>
 800ebaa:	4602      	mov	r2, r0
 800ebac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebae:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ebb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebb2:	3334      	adds	r3, #52	; 0x34
 800ebb4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ebb8:	4618      	mov	r0, r3
 800ebba:	f7fe fb9d 	bl	800d2f8 <ld_dword>
 800ebbe:	4602      	mov	r2, r0
 800ebc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc2:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ebc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ebca:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ebcc:	4b0a      	ldr	r3, [pc, #40]	; (800ebf8 <find_volume+0x4a4>)
 800ebce:	881b      	ldrh	r3, [r3, #0]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	b29a      	uxth	r2, r3
 800ebd4:	4b08      	ldr	r3, [pc, #32]	; (800ebf8 <find_volume+0x4a4>)
 800ebd6:	801a      	strh	r2, [r3, #0]
 800ebd8:	4b07      	ldr	r3, [pc, #28]	; (800ebf8 <find_volume+0x4a4>)
 800ebda:	881a      	ldrh	r2, [r3, #0]
 800ebdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebde:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ebe0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ebe2:	f7fe fde9 	bl	800d7b8 <clear_lock>
#endif
	return FR_OK;
 800ebe6:	2300      	movs	r3, #0
}
 800ebe8:	4618      	mov	r0, r3
 800ebea:	3758      	adds	r7, #88	; 0x58
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}
 800ebf0:	41615252 	.word	0x41615252
 800ebf4:	61417272 	.word	0x61417272
 800ebf8:	200000b8 	.word	0x200000b8

0800ebfc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b084      	sub	sp, #16
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
 800ec04:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ec06:	2309      	movs	r3, #9
 800ec08:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d02e      	beq.n	800ec6e <validate+0x72>
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d02a      	beq.n	800ec6e <validate+0x72>
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d025      	beq.n	800ec6e <validate+0x72>
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	889a      	ldrh	r2, [r3, #4]
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	88db      	ldrh	r3, [r3, #6]
 800ec2c:	429a      	cmp	r2, r3
 800ec2e:	d11e      	bne.n	800ec6e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	4618      	mov	r0, r3
 800ec36:	f7fe fc46 	bl	800d4c6 <lock_fs>
 800ec3a:	4603      	mov	r3, r0
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d014      	beq.n	800ec6a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	785b      	ldrb	r3, [r3, #1]
 800ec46:	4618      	mov	r0, r3
 800ec48:	f7fe faa0 	bl	800d18c <disk_status>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	f003 0301 	and.w	r3, r3, #1
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d102      	bne.n	800ec5c <validate+0x60>
				res = FR_OK;
 800ec56:	2300      	movs	r3, #0
 800ec58:	73fb      	strb	r3, [r7, #15]
 800ec5a:	e008      	b.n	800ec6e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	2100      	movs	r1, #0
 800ec62:	4618      	mov	r0, r3
 800ec64:	f7fe fc45 	bl	800d4f2 <unlock_fs>
 800ec68:	e001      	b.n	800ec6e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800ec6a:	230f      	movs	r3, #15
 800ec6c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ec6e:	7bfb      	ldrb	r3, [r7, #15]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d102      	bne.n	800ec7a <validate+0x7e>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	e000      	b.n	800ec7c <validate+0x80>
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	683a      	ldr	r2, [r7, #0]
 800ec7e:	6013      	str	r3, [r2, #0]
	return res;
 800ec80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3710      	adds	r7, #16
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}
	...

0800ec8c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b088      	sub	sp, #32
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	60f8      	str	r0, [r7, #12]
 800ec94:	60b9      	str	r1, [r7, #8]
 800ec96:	4613      	mov	r3, r2
 800ec98:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ec9a:	68bb      	ldr	r3, [r7, #8]
 800ec9c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ec9e:	f107 0310 	add.w	r3, r7, #16
 800eca2:	4618      	mov	r0, r3
 800eca4:	f7ff fcbb 	bl	800e61e <get_ldnumber>
 800eca8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ecaa:	69fb      	ldr	r3, [r7, #28]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	da01      	bge.n	800ecb4 <f_mount+0x28>
 800ecb0:	230b      	movs	r3, #11
 800ecb2:	e048      	b.n	800ed46 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ecb4:	4a26      	ldr	r2, [pc, #152]	; (800ed50 <f_mount+0xc4>)
 800ecb6:	69fb      	ldr	r3, [r7, #28]
 800ecb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ecbc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ecbe:	69bb      	ldr	r3, [r7, #24]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d00f      	beq.n	800ece4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ecc4:	69b8      	ldr	r0, [r7, #24]
 800ecc6:	f7fe fd77 	bl	800d7b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800ecca:	69bb      	ldr	r3, [r7, #24]
 800eccc:	68db      	ldr	r3, [r3, #12]
 800ecce:	4618      	mov	r0, r3
 800ecd0:	f001 fa75 	bl	80101be <ff_del_syncobj>
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d101      	bne.n	800ecde <f_mount+0x52>
 800ecda:	2302      	movs	r3, #2
 800ecdc:	e033      	b.n	800ed46 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ecde:	69bb      	ldr	r3, [r7, #24]
 800ece0:	2200      	movs	r2, #0
 800ece2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d00f      	beq.n	800ed0a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	2200      	movs	r2, #0
 800ecee:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800ecf0:	69fb      	ldr	r3, [r7, #28]
 800ecf2:	b2da      	uxtb	r2, r3
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	330c      	adds	r3, #12
 800ecf8:	4619      	mov	r1, r3
 800ecfa:	4610      	mov	r0, r2
 800ecfc:	f001 fa41 	bl	8010182 <ff_cre_syncobj>
 800ed00:	4603      	mov	r3, r0
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d101      	bne.n	800ed0a <f_mount+0x7e>
 800ed06:	2302      	movs	r3, #2
 800ed08:	e01d      	b.n	800ed46 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ed0a:	68fa      	ldr	r2, [r7, #12]
 800ed0c:	4910      	ldr	r1, [pc, #64]	; (800ed50 <f_mount+0xc4>)
 800ed0e:	69fb      	ldr	r3, [r7, #28]
 800ed10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d002      	beq.n	800ed20 <f_mount+0x94>
 800ed1a:	79fb      	ldrb	r3, [r7, #7]
 800ed1c:	2b01      	cmp	r3, #1
 800ed1e:	d001      	beq.n	800ed24 <f_mount+0x98>
 800ed20:	2300      	movs	r3, #0
 800ed22:	e010      	b.n	800ed46 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ed24:	f107 010c 	add.w	r1, r7, #12
 800ed28:	f107 0308 	add.w	r3, r7, #8
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f7ff fd10 	bl	800e754 <find_volume>
 800ed34:	4603      	mov	r3, r0
 800ed36:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	7dfa      	ldrb	r2, [r7, #23]
 800ed3c:	4611      	mov	r1, r2
 800ed3e:	4618      	mov	r0, r3
 800ed40:	f7fe fbd7 	bl	800d4f2 <unlock_fs>
 800ed44:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3720      	adds	r7, #32
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	200000b4 	.word	0x200000b4

0800ed54 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b098      	sub	sp, #96	; 0x60
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	60f8      	str	r0, [r7, #12]
 800ed5c:	60b9      	str	r1, [r7, #8]
 800ed5e:	4613      	mov	r3, r2
 800ed60:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d101      	bne.n	800ed6c <f_open+0x18>
 800ed68:	2309      	movs	r3, #9
 800ed6a:	e1b4      	b.n	800f0d6 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ed6c:	79fb      	ldrb	r3, [r7, #7]
 800ed6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ed72:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ed74:	79fa      	ldrb	r2, [r7, #7]
 800ed76:	f107 0110 	add.w	r1, r7, #16
 800ed7a:	f107 0308 	add.w	r3, r7, #8
 800ed7e:	4618      	mov	r0, r3
 800ed80:	f7ff fce8 	bl	800e754 <find_volume>
 800ed84:	4603      	mov	r3, r0
 800ed86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800ed8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	f040 8191 	bne.w	800f0b6 <f_open+0x362>
		dj.obj.fs = fs;
 800ed94:	693b      	ldr	r3, [r7, #16]
 800ed96:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ed98:	68ba      	ldr	r2, [r7, #8]
 800ed9a:	f107 0314 	add.w	r3, r7, #20
 800ed9e:	4611      	mov	r1, r2
 800eda0:	4618      	mov	r0, r3
 800eda2:	f7ff fbcb 	bl	800e53c <follow_path>
 800eda6:	4603      	mov	r3, r0
 800eda8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800edac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d11a      	bne.n	800edea <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800edb4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800edb8:	b25b      	sxtb	r3, r3
 800edba:	2b00      	cmp	r3, #0
 800edbc:	da03      	bge.n	800edc6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800edbe:	2306      	movs	r3, #6
 800edc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800edc4:	e011      	b.n	800edea <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800edc6:	79fb      	ldrb	r3, [r7, #7]
 800edc8:	f023 0301 	bic.w	r3, r3, #1
 800edcc:	2b00      	cmp	r3, #0
 800edce:	bf14      	ite	ne
 800edd0:	2301      	movne	r3, #1
 800edd2:	2300      	moveq	r3, #0
 800edd4:	b2db      	uxtb	r3, r3
 800edd6:	461a      	mov	r2, r3
 800edd8:	f107 0314 	add.w	r3, r7, #20
 800eddc:	4611      	mov	r1, r2
 800edde:	4618      	mov	r0, r3
 800ede0:	f7fe fba2 	bl	800d528 <chk_lock>
 800ede4:	4603      	mov	r3, r0
 800ede6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800edea:	79fb      	ldrb	r3, [r7, #7]
 800edec:	f003 031c 	and.w	r3, r3, #28
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d07f      	beq.n	800eef4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800edf4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d017      	beq.n	800ee2c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800edfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ee00:	2b04      	cmp	r3, #4
 800ee02:	d10e      	bne.n	800ee22 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ee04:	f7fe fbec 	bl	800d5e0 <enq_lock>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d006      	beq.n	800ee1c <f_open+0xc8>
 800ee0e:	f107 0314 	add.w	r3, r7, #20
 800ee12:	4618      	mov	r0, r3
 800ee14:	f7ff facb 	bl	800e3ae <dir_register>
 800ee18:	4603      	mov	r3, r0
 800ee1a:	e000      	b.n	800ee1e <f_open+0xca>
 800ee1c:	2312      	movs	r3, #18
 800ee1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ee22:	79fb      	ldrb	r3, [r7, #7]
 800ee24:	f043 0308 	orr.w	r3, r3, #8
 800ee28:	71fb      	strb	r3, [r7, #7]
 800ee2a:	e010      	b.n	800ee4e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ee2c:	7ebb      	ldrb	r3, [r7, #26]
 800ee2e:	f003 0311 	and.w	r3, r3, #17
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d003      	beq.n	800ee3e <f_open+0xea>
					res = FR_DENIED;
 800ee36:	2307      	movs	r3, #7
 800ee38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ee3c:	e007      	b.n	800ee4e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ee3e:	79fb      	ldrb	r3, [r7, #7]
 800ee40:	f003 0304 	and.w	r3, r3, #4
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d002      	beq.n	800ee4e <f_open+0xfa>
 800ee48:	2308      	movs	r3, #8
 800ee4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ee4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d168      	bne.n	800ef28 <f_open+0x1d4>
 800ee56:	79fb      	ldrb	r3, [r7, #7]
 800ee58:	f003 0308 	and.w	r3, r3, #8
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d063      	beq.n	800ef28 <f_open+0x1d4>
				dw = GET_FATTIME();
 800ee60:	f004 f852 	bl	8012f08 <get_fattime>
 800ee64:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ee66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee68:	330e      	adds	r3, #14
 800ee6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	f7fe fa81 	bl	800d374 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ee72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee74:	3316      	adds	r3, #22
 800ee76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7fe fa7b 	bl	800d374 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ee7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee80:	330b      	adds	r3, #11
 800ee82:	2220      	movs	r2, #32
 800ee84:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ee86:	693b      	ldr	r3, [r7, #16]
 800ee88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ee8a:	4611      	mov	r1, r2
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f7ff f9fa 	bl	800e286 <ld_clust>
 800ee92:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ee94:	693b      	ldr	r3, [r7, #16]
 800ee96:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ee98:	2200      	movs	r2, #0
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	f7ff fa12 	bl	800e2c4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800eea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eea2:	331c      	adds	r3, #28
 800eea4:	2100      	movs	r1, #0
 800eea6:	4618      	mov	r0, r3
 800eea8:	f7fe fa64 	bl	800d374 <st_dword>
					fs->wflag = 1;
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	2201      	movs	r2, #1
 800eeb0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800eeb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d037      	beq.n	800ef28 <f_open+0x1d4>
						dw = fs->winsect;
 800eeb8:	693b      	ldr	r3, [r7, #16]
 800eeba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eebc:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800eebe:	f107 0314 	add.w	r3, r7, #20
 800eec2:	2200      	movs	r2, #0
 800eec4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800eec6:	4618      	mov	r0, r3
 800eec8:	f7fe ff25 	bl	800dd16 <remove_chain>
 800eecc:	4603      	mov	r3, r0
 800eece:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800eed2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d126      	bne.n	800ef28 <f_open+0x1d4>
							res = move_window(fs, dw);
 800eeda:	693b      	ldr	r3, [r7, #16]
 800eedc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eede:	4618      	mov	r0, r3
 800eee0:	f7fe fcd2 	bl	800d888 <move_window>
 800eee4:	4603      	mov	r3, r0
 800eee6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800eeea:	693b      	ldr	r3, [r7, #16]
 800eeec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eeee:	3a01      	subs	r2, #1
 800eef0:	611a      	str	r2, [r3, #16]
 800eef2:	e019      	b.n	800ef28 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800eef4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d115      	bne.n	800ef28 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800eefc:	7ebb      	ldrb	r3, [r7, #26]
 800eefe:	f003 0310 	and.w	r3, r3, #16
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d003      	beq.n	800ef0e <f_open+0x1ba>
					res = FR_NO_FILE;
 800ef06:	2304      	movs	r3, #4
 800ef08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ef0c:	e00c      	b.n	800ef28 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ef0e:	79fb      	ldrb	r3, [r7, #7]
 800ef10:	f003 0302 	and.w	r3, r3, #2
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d007      	beq.n	800ef28 <f_open+0x1d4>
 800ef18:	7ebb      	ldrb	r3, [r7, #26]
 800ef1a:	f003 0301 	and.w	r3, r3, #1
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d002      	beq.n	800ef28 <f_open+0x1d4>
						res = FR_DENIED;
 800ef22:	2307      	movs	r3, #7
 800ef24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ef28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d128      	bne.n	800ef82 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ef30:	79fb      	ldrb	r3, [r7, #7]
 800ef32:	f003 0308 	and.w	r3, r3, #8
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d003      	beq.n	800ef42 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800ef3a:	79fb      	ldrb	r3, [r7, #7]
 800ef3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef40:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ef4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ef50:	79fb      	ldrb	r3, [r7, #7]
 800ef52:	f023 0301 	bic.w	r3, r3, #1
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	bf14      	ite	ne
 800ef5a:	2301      	movne	r3, #1
 800ef5c:	2300      	moveq	r3, #0
 800ef5e:	b2db      	uxtb	r3, r3
 800ef60:	461a      	mov	r2, r3
 800ef62:	f107 0314 	add.w	r3, r7, #20
 800ef66:	4611      	mov	r1, r2
 800ef68:	4618      	mov	r0, r3
 800ef6a:	f7fe fb5b 	bl	800d624 <inc_lock>
 800ef6e:	4602      	mov	r2, r0
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	691b      	ldr	r3, [r3, #16]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d102      	bne.n	800ef82 <f_open+0x22e>
 800ef7c:	2302      	movs	r3, #2
 800ef7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ef82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	f040 8095 	bne.w	800f0b6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ef8c:	693b      	ldr	r3, [r7, #16]
 800ef8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ef90:	4611      	mov	r1, r2
 800ef92:	4618      	mov	r0, r3
 800ef94:	f7ff f977 	bl	800e286 <ld_clust>
 800ef98:	4602      	mov	r2, r0
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ef9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efa0:	331c      	adds	r3, #28
 800efa2:	4618      	mov	r0, r3
 800efa4:	f7fe f9a8 	bl	800d2f8 <ld_dword>
 800efa8:	4602      	mov	r2, r0
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	2200      	movs	r2, #0
 800efb2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800efb4:	693a      	ldr	r2, [r7, #16]
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800efba:	693b      	ldr	r3, [r7, #16]
 800efbc:	88da      	ldrh	r2, [r3, #6]
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	79fa      	ldrb	r2, [r7, #7]
 800efc6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	2200      	movs	r2, #0
 800efcc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	2200      	movs	r2, #0
 800efd2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	2200      	movs	r2, #0
 800efd8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	3330      	adds	r3, #48	; 0x30
 800efde:	f44f 7200 	mov.w	r2, #512	; 0x200
 800efe2:	2100      	movs	r1, #0
 800efe4:	4618      	mov	r0, r3
 800efe6:	f7fe fa12 	bl	800d40e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800efea:	79fb      	ldrb	r3, [r7, #7]
 800efec:	f003 0320 	and.w	r3, r3, #32
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d060      	beq.n	800f0b6 <f_open+0x362>
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	68db      	ldr	r3, [r3, #12]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d05c      	beq.n	800f0b6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	68da      	ldr	r2, [r3, #12]
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800f004:	693b      	ldr	r3, [r7, #16]
 800f006:	895b      	ldrh	r3, [r3, #10]
 800f008:	025b      	lsls	r3, r3, #9
 800f00a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	689b      	ldr	r3, [r3, #8]
 800f010:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	68db      	ldr	r3, [r3, #12]
 800f016:	657b      	str	r3, [r7, #84]	; 0x54
 800f018:	e016      	b.n	800f048 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f01e:	4618      	mov	r0, r3
 800f020:	f7fe fced 	bl	800d9fe <get_fat>
 800f024:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800f026:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f028:	2b01      	cmp	r3, #1
 800f02a:	d802      	bhi.n	800f032 <f_open+0x2de>
 800f02c:	2302      	movs	r3, #2
 800f02e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800f032:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f034:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f038:	d102      	bne.n	800f040 <f_open+0x2ec>
 800f03a:	2301      	movs	r3, #1
 800f03c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800f040:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f042:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f044:	1ad3      	subs	r3, r2, r3
 800f046:	657b      	str	r3, [r7, #84]	; 0x54
 800f048:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d103      	bne.n	800f058 <f_open+0x304>
 800f050:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f052:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f054:	429a      	cmp	r2, r3
 800f056:	d8e0      	bhi.n	800f01a <f_open+0x2c6>
				}
				fp->clust = clst;
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f05c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800f05e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f062:	2b00      	cmp	r3, #0
 800f064:	d127      	bne.n	800f0b6 <f_open+0x362>
 800f066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d022      	beq.n	800f0b6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800f070:	693b      	ldr	r3, [r7, #16]
 800f072:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f074:	4618      	mov	r0, r3
 800f076:	f7fe fca3 	bl	800d9c0 <clust2sect>
 800f07a:	6478      	str	r0, [r7, #68]	; 0x44
 800f07c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d103      	bne.n	800f08a <f_open+0x336>
						res = FR_INT_ERR;
 800f082:	2302      	movs	r3, #2
 800f084:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800f088:	e015      	b.n	800f0b6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800f08a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f08c:	0a5a      	lsrs	r2, r3, #9
 800f08e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f090:	441a      	add	r2, r3
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800f096:	693b      	ldr	r3, [r7, #16]
 800f098:	7858      	ldrb	r0, [r3, #1]
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	6a1a      	ldr	r2, [r3, #32]
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	f7fe f8b1 	bl	800d20c <disk_read>
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d002      	beq.n	800f0b6 <f_open+0x362>
 800f0b0:	2301      	movs	r3, #1
 800f0b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800f0b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d002      	beq.n	800f0c4 <f_open+0x370>
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f0c4:	693b      	ldr	r3, [r7, #16]
 800f0c6:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800f0ca:	4611      	mov	r1, r2
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	f7fe fa10 	bl	800d4f2 <unlock_fs>
 800f0d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3760      	adds	r7, #96	; 0x60
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	bd80      	pop	{r7, pc}

0800f0de <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800f0de:	b580      	push	{r7, lr}
 800f0e0:	b08e      	sub	sp, #56	; 0x38
 800f0e2:	af00      	add	r7, sp, #0
 800f0e4:	60f8      	str	r0, [r7, #12]
 800f0e6:	60b9      	str	r1, [r7, #8]
 800f0e8:	607a      	str	r2, [r7, #4]
 800f0ea:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800f0f0:	683b      	ldr	r3, [r7, #0]
 800f0f2:	2200      	movs	r2, #0
 800f0f4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	f107 0214 	add.w	r2, r7, #20
 800f0fc:	4611      	mov	r1, r2
 800f0fe:	4618      	mov	r0, r3
 800f100:	f7ff fd7c 	bl	800ebfc <validate>
 800f104:	4603      	mov	r3, r0
 800f106:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f10a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d107      	bne.n	800f122 <f_read+0x44>
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	7d5b      	ldrb	r3, [r3, #21]
 800f116:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800f11a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d009      	beq.n	800f136 <f_read+0x58>
 800f122:	697b      	ldr	r3, [r7, #20]
 800f124:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800f128:	4611      	mov	r1, r2
 800f12a:	4618      	mov	r0, r3
 800f12c:	f7fe f9e1 	bl	800d4f2 <unlock_fs>
 800f130:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f134:	e13d      	b.n	800f3b2 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	7d1b      	ldrb	r3, [r3, #20]
 800f13a:	f003 0301 	and.w	r3, r3, #1
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d106      	bne.n	800f150 <f_read+0x72>
 800f142:	697b      	ldr	r3, [r7, #20]
 800f144:	2107      	movs	r1, #7
 800f146:	4618      	mov	r0, r3
 800f148:	f7fe f9d3 	bl	800d4f2 <unlock_fs>
 800f14c:	2307      	movs	r3, #7
 800f14e:	e130      	b.n	800f3b2 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	68da      	ldr	r2, [r3, #12]
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	699b      	ldr	r3, [r3, #24]
 800f158:	1ad3      	subs	r3, r2, r3
 800f15a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800f15c:	687a      	ldr	r2, [r7, #4]
 800f15e:	6a3b      	ldr	r3, [r7, #32]
 800f160:	429a      	cmp	r2, r3
 800f162:	f240 811c 	bls.w	800f39e <f_read+0x2c0>
 800f166:	6a3b      	ldr	r3, [r7, #32]
 800f168:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800f16a:	e118      	b.n	800f39e <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	699b      	ldr	r3, [r3, #24]
 800f170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f174:	2b00      	cmp	r3, #0
 800f176:	f040 80e4 	bne.w	800f342 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	699b      	ldr	r3, [r3, #24]
 800f17e:	0a5b      	lsrs	r3, r3, #9
 800f180:	697a      	ldr	r2, [r7, #20]
 800f182:	8952      	ldrh	r2, [r2, #10]
 800f184:	3a01      	subs	r2, #1
 800f186:	4013      	ands	r3, r2
 800f188:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800f18a:	69fb      	ldr	r3, [r7, #28]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d139      	bne.n	800f204 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	699b      	ldr	r3, [r3, #24]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d103      	bne.n	800f1a0 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	689b      	ldr	r3, [r3, #8]
 800f19c:	633b      	str	r3, [r7, #48]	; 0x30
 800f19e:	e013      	b.n	800f1c8 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f1a0:	68fb      	ldr	r3, [r7, #12]
 800f1a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d007      	beq.n	800f1b8 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	699b      	ldr	r3, [r3, #24]
 800f1ac:	4619      	mov	r1, r3
 800f1ae:	68f8      	ldr	r0, [r7, #12]
 800f1b0:	f7fe feae 	bl	800df10 <clmt_clust>
 800f1b4:	6338      	str	r0, [r7, #48]	; 0x30
 800f1b6:	e007      	b.n	800f1c8 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800f1b8:	68fa      	ldr	r2, [r7, #12]
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	69db      	ldr	r3, [r3, #28]
 800f1be:	4619      	mov	r1, r3
 800f1c0:	4610      	mov	r0, r2
 800f1c2:	f7fe fc1c 	bl	800d9fe <get_fat>
 800f1c6:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800f1c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ca:	2b01      	cmp	r3, #1
 800f1cc:	d809      	bhi.n	800f1e2 <f_read+0x104>
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	2202      	movs	r2, #2
 800f1d2:	755a      	strb	r2, [r3, #21]
 800f1d4:	697b      	ldr	r3, [r7, #20]
 800f1d6:	2102      	movs	r1, #2
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7fe f98a 	bl	800d4f2 <unlock_fs>
 800f1de:	2302      	movs	r3, #2
 800f1e0:	e0e7      	b.n	800f3b2 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f1e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1e8:	d109      	bne.n	800f1fe <f_read+0x120>
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	2201      	movs	r2, #1
 800f1ee:	755a      	strb	r2, [r3, #21]
 800f1f0:	697b      	ldr	r3, [r7, #20]
 800f1f2:	2101      	movs	r1, #1
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f7fe f97c 	bl	800d4f2 <unlock_fs>
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	e0d9      	b.n	800f3b2 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f202:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f204:	697a      	ldr	r2, [r7, #20]
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	69db      	ldr	r3, [r3, #28]
 800f20a:	4619      	mov	r1, r3
 800f20c:	4610      	mov	r0, r2
 800f20e:	f7fe fbd7 	bl	800d9c0 <clust2sect>
 800f212:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f214:	69bb      	ldr	r3, [r7, #24]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d109      	bne.n	800f22e <f_read+0x150>
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	2202      	movs	r2, #2
 800f21e:	755a      	strb	r2, [r3, #21]
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	2102      	movs	r1, #2
 800f224:	4618      	mov	r0, r3
 800f226:	f7fe f964 	bl	800d4f2 <unlock_fs>
 800f22a:	2302      	movs	r3, #2
 800f22c:	e0c1      	b.n	800f3b2 <f_read+0x2d4>
			sect += csect;
 800f22e:	69ba      	ldr	r2, [r7, #24]
 800f230:	69fb      	ldr	r3, [r7, #28]
 800f232:	4413      	add	r3, r2
 800f234:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	0a5b      	lsrs	r3, r3, #9
 800f23a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800f23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d03e      	beq.n	800f2c0 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f242:	69fa      	ldr	r2, [r7, #28]
 800f244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f246:	4413      	add	r3, r2
 800f248:	697a      	ldr	r2, [r7, #20]
 800f24a:	8952      	ldrh	r2, [r2, #10]
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d905      	bls.n	800f25c <f_read+0x17e>
					cc = fs->csize - csect;
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	895b      	ldrh	r3, [r3, #10]
 800f254:	461a      	mov	r2, r3
 800f256:	69fb      	ldr	r3, [r7, #28]
 800f258:	1ad3      	subs	r3, r2, r3
 800f25a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f25c:	697b      	ldr	r3, [r7, #20]
 800f25e:	7858      	ldrb	r0, [r3, #1]
 800f260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f262:	69ba      	ldr	r2, [r7, #24]
 800f264:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f266:	f7fd ffd1 	bl	800d20c <disk_read>
 800f26a:	4603      	mov	r3, r0
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d009      	beq.n	800f284 <f_read+0x1a6>
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	2201      	movs	r2, #1
 800f274:	755a      	strb	r2, [r3, #21]
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	2101      	movs	r1, #1
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7fe f939 	bl	800d4f2 <unlock_fs>
 800f280:	2301      	movs	r3, #1
 800f282:	e096      	b.n	800f3b2 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	7d1b      	ldrb	r3, [r3, #20]
 800f288:	b25b      	sxtb	r3, r3
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	da14      	bge.n	800f2b8 <f_read+0x1da>
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	6a1a      	ldr	r2, [r3, #32]
 800f292:	69bb      	ldr	r3, [r7, #24]
 800f294:	1ad3      	subs	r3, r2, r3
 800f296:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f298:	429a      	cmp	r2, r3
 800f29a:	d90d      	bls.n	800f2b8 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	6a1a      	ldr	r2, [r3, #32]
 800f2a0:	69bb      	ldr	r3, [r7, #24]
 800f2a2:	1ad3      	subs	r3, r2, r3
 800f2a4:	025b      	lsls	r3, r3, #9
 800f2a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f2a8:	18d0      	adds	r0, r2, r3
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	3330      	adds	r3, #48	; 0x30
 800f2ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f2b2:	4619      	mov	r1, r3
 800f2b4:	f7fe f88a 	bl	800d3cc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800f2b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2ba:	025b      	lsls	r3, r3, #9
 800f2bc:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800f2be:	e05a      	b.n	800f376 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	6a1b      	ldr	r3, [r3, #32]
 800f2c4:	69ba      	ldr	r2, [r7, #24]
 800f2c6:	429a      	cmp	r2, r3
 800f2c8:	d038      	beq.n	800f33c <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	7d1b      	ldrb	r3, [r3, #20]
 800f2ce:	b25b      	sxtb	r3, r3
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	da1d      	bge.n	800f310 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f2d4:	697b      	ldr	r3, [r7, #20]
 800f2d6:	7858      	ldrb	r0, [r3, #1]
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	6a1a      	ldr	r2, [r3, #32]
 800f2e2:	2301      	movs	r3, #1
 800f2e4:	f7fd ffb2 	bl	800d24c <disk_write>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d009      	beq.n	800f302 <f_read+0x224>
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	2201      	movs	r2, #1
 800f2f2:	755a      	strb	r2, [r3, #21]
 800f2f4:	697b      	ldr	r3, [r7, #20]
 800f2f6:	2101      	movs	r1, #1
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f7fe f8fa 	bl	800d4f2 <unlock_fs>
 800f2fe:	2301      	movs	r3, #1
 800f300:	e057      	b.n	800f3b2 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	7d1b      	ldrb	r3, [r3, #20]
 800f306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f30a:	b2da      	uxtb	r2, r3
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f310:	697b      	ldr	r3, [r7, #20]
 800f312:	7858      	ldrb	r0, [r3, #1]
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f31a:	2301      	movs	r3, #1
 800f31c:	69ba      	ldr	r2, [r7, #24]
 800f31e:	f7fd ff75 	bl	800d20c <disk_read>
 800f322:	4603      	mov	r3, r0
 800f324:	2b00      	cmp	r3, #0
 800f326:	d009      	beq.n	800f33c <f_read+0x25e>
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	2201      	movs	r2, #1
 800f32c:	755a      	strb	r2, [r3, #21]
 800f32e:	697b      	ldr	r3, [r7, #20]
 800f330:	2101      	movs	r1, #1
 800f332:	4618      	mov	r0, r3
 800f334:	f7fe f8dd 	bl	800d4f2 <unlock_fs>
 800f338:	2301      	movs	r3, #1
 800f33a:	e03a      	b.n	800f3b2 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	69ba      	ldr	r2, [r7, #24]
 800f340:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	699b      	ldr	r3, [r3, #24]
 800f346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f34a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f34e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800f350:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	429a      	cmp	r2, r3
 800f356:	d901      	bls.n	800f35c <f_read+0x27e>
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	699b      	ldr	r3, [r3, #24]
 800f366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f36a:	4413      	add	r3, r2
 800f36c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f36e:	4619      	mov	r1, r3
 800f370:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f372:	f7fe f82b 	bl	800d3cc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800f376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f37a:	4413      	add	r3, r2
 800f37c:	627b      	str	r3, [r7, #36]	; 0x24
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	699a      	ldr	r2, [r3, #24]
 800f382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f384:	441a      	add	r2, r3
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	619a      	str	r2, [r3, #24]
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	681a      	ldr	r2, [r3, #0]
 800f38e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f390:	441a      	add	r2, r3
 800f392:	683b      	ldr	r3, [r7, #0]
 800f394:	601a      	str	r2, [r3, #0]
 800f396:	687a      	ldr	r2, [r7, #4]
 800f398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f39a:	1ad3      	subs	r3, r2, r3
 800f39c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	f47f aee3 	bne.w	800f16c <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800f3a6:	697b      	ldr	r3, [r7, #20]
 800f3a8:	2100      	movs	r1, #0
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f7fe f8a1 	bl	800d4f2 <unlock_fs>
 800f3b0:	2300      	movs	r3, #0
}
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	3738      	adds	r7, #56	; 0x38
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}

0800f3ba <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800f3ba:	b580      	push	{r7, lr}
 800f3bc:	b08c      	sub	sp, #48	; 0x30
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	60f8      	str	r0, [r7, #12]
 800f3c2:	60b9      	str	r1, [r7, #8]
 800f3c4:	607a      	str	r2, [r7, #4]
 800f3c6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800f3c8:	68bb      	ldr	r3, [r7, #8]
 800f3ca:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	2200      	movs	r2, #0
 800f3d0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	f107 0210 	add.w	r2, r7, #16
 800f3d8:	4611      	mov	r1, r2
 800f3da:	4618      	mov	r0, r3
 800f3dc:	f7ff fc0e 	bl	800ebfc <validate>
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800f3e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d107      	bne.n	800f3fe <f_write+0x44>
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	7d5b      	ldrb	r3, [r3, #21]
 800f3f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800f3f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d009      	beq.n	800f412 <f_write+0x58>
 800f3fe:	693b      	ldr	r3, [r7, #16]
 800f400:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800f404:	4611      	mov	r1, r2
 800f406:	4618      	mov	r0, r3
 800f408:	f7fe f873 	bl	800d4f2 <unlock_fs>
 800f40c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f410:	e173      	b.n	800f6fa <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	7d1b      	ldrb	r3, [r3, #20]
 800f416:	f003 0302 	and.w	r3, r3, #2
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d106      	bne.n	800f42c <f_write+0x72>
 800f41e:	693b      	ldr	r3, [r7, #16]
 800f420:	2107      	movs	r1, #7
 800f422:	4618      	mov	r0, r3
 800f424:	f7fe f865 	bl	800d4f2 <unlock_fs>
 800f428:	2307      	movs	r3, #7
 800f42a:	e166      	b.n	800f6fa <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	699a      	ldr	r2, [r3, #24]
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	441a      	add	r2, r3
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	699b      	ldr	r3, [r3, #24]
 800f438:	429a      	cmp	r2, r3
 800f43a:	f080 814b 	bcs.w	800f6d4 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	699b      	ldr	r3, [r3, #24]
 800f442:	43db      	mvns	r3, r3
 800f444:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800f446:	e145      	b.n	800f6d4 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	699b      	ldr	r3, [r3, #24]
 800f44c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f450:	2b00      	cmp	r3, #0
 800f452:	f040 8101 	bne.w	800f658 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	699b      	ldr	r3, [r3, #24]
 800f45a:	0a5b      	lsrs	r3, r3, #9
 800f45c:	693a      	ldr	r2, [r7, #16]
 800f45e:	8952      	ldrh	r2, [r2, #10]
 800f460:	3a01      	subs	r2, #1
 800f462:	4013      	ands	r3, r2
 800f464:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800f466:	69bb      	ldr	r3, [r7, #24]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d14d      	bne.n	800f508 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	699b      	ldr	r3, [r3, #24]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d10c      	bne.n	800f48e <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	689b      	ldr	r3, [r3, #8]
 800f478:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800f47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d11a      	bne.n	800f4b6 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	2100      	movs	r1, #0
 800f484:	4618      	mov	r0, r3
 800f486:	f7fe fcab 	bl	800dde0 <create_chain>
 800f48a:	62b8      	str	r0, [r7, #40]	; 0x28
 800f48c:	e013      	b.n	800f4b6 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f492:	2b00      	cmp	r3, #0
 800f494:	d007      	beq.n	800f4a6 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	699b      	ldr	r3, [r3, #24]
 800f49a:	4619      	mov	r1, r3
 800f49c:	68f8      	ldr	r0, [r7, #12]
 800f49e:	f7fe fd37 	bl	800df10 <clmt_clust>
 800f4a2:	62b8      	str	r0, [r7, #40]	; 0x28
 800f4a4:	e007      	b.n	800f4b6 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800f4a6:	68fa      	ldr	r2, [r7, #12]
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	69db      	ldr	r3, [r3, #28]
 800f4ac:	4619      	mov	r1, r3
 800f4ae:	4610      	mov	r0, r2
 800f4b0:	f7fe fc96 	bl	800dde0 <create_chain>
 800f4b4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f4b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	f000 8110 	beq.w	800f6de <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f4be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c0:	2b01      	cmp	r3, #1
 800f4c2:	d109      	bne.n	800f4d8 <f_write+0x11e>
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	2202      	movs	r2, #2
 800f4c8:	755a      	strb	r2, [r3, #21]
 800f4ca:	693b      	ldr	r3, [r7, #16]
 800f4cc:	2102      	movs	r1, #2
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f7fe f80f 	bl	800d4f2 <unlock_fs>
 800f4d4:	2302      	movs	r3, #2
 800f4d6:	e110      	b.n	800f6fa <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4de:	d109      	bne.n	800f4f4 <f_write+0x13a>
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	2201      	movs	r2, #1
 800f4e4:	755a      	strb	r2, [r3, #21]
 800f4e6:	693b      	ldr	r3, [r7, #16]
 800f4e8:	2101      	movs	r1, #1
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	f7fe f801 	bl	800d4f2 <unlock_fs>
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	e102      	b.n	800f6fa <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f4f8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	689b      	ldr	r3, [r3, #8]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d102      	bne.n	800f508 <f_write+0x14e>
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f506:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	7d1b      	ldrb	r3, [r3, #20]
 800f50c:	b25b      	sxtb	r3, r3
 800f50e:	2b00      	cmp	r3, #0
 800f510:	da1d      	bge.n	800f54e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f512:	693b      	ldr	r3, [r7, #16]
 800f514:	7858      	ldrb	r0, [r3, #1]
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	6a1a      	ldr	r2, [r3, #32]
 800f520:	2301      	movs	r3, #1
 800f522:	f7fd fe93 	bl	800d24c <disk_write>
 800f526:	4603      	mov	r3, r0
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d009      	beq.n	800f540 <f_write+0x186>
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	2201      	movs	r2, #1
 800f530:	755a      	strb	r2, [r3, #21]
 800f532:	693b      	ldr	r3, [r7, #16]
 800f534:	2101      	movs	r1, #1
 800f536:	4618      	mov	r0, r3
 800f538:	f7fd ffdb 	bl	800d4f2 <unlock_fs>
 800f53c:	2301      	movs	r3, #1
 800f53e:	e0dc      	b.n	800f6fa <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	7d1b      	ldrb	r3, [r3, #20]
 800f544:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f548:	b2da      	uxtb	r2, r3
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800f54e:	693a      	ldr	r2, [r7, #16]
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	69db      	ldr	r3, [r3, #28]
 800f554:	4619      	mov	r1, r3
 800f556:	4610      	mov	r0, r2
 800f558:	f7fe fa32 	bl	800d9c0 <clust2sect>
 800f55c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800f55e:	697b      	ldr	r3, [r7, #20]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d109      	bne.n	800f578 <f_write+0x1be>
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	2202      	movs	r2, #2
 800f568:	755a      	strb	r2, [r3, #21]
 800f56a:	693b      	ldr	r3, [r7, #16]
 800f56c:	2102      	movs	r1, #2
 800f56e:	4618      	mov	r0, r3
 800f570:	f7fd ffbf 	bl	800d4f2 <unlock_fs>
 800f574:	2302      	movs	r3, #2
 800f576:	e0c0      	b.n	800f6fa <f_write+0x340>
			sect += csect;
 800f578:	697a      	ldr	r2, [r7, #20]
 800f57a:	69bb      	ldr	r3, [r7, #24]
 800f57c:	4413      	add	r3, r2
 800f57e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	0a5b      	lsrs	r3, r3, #9
 800f584:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800f586:	6a3b      	ldr	r3, [r7, #32]
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d041      	beq.n	800f610 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800f58c:	69ba      	ldr	r2, [r7, #24]
 800f58e:	6a3b      	ldr	r3, [r7, #32]
 800f590:	4413      	add	r3, r2
 800f592:	693a      	ldr	r2, [r7, #16]
 800f594:	8952      	ldrh	r2, [r2, #10]
 800f596:	4293      	cmp	r3, r2
 800f598:	d905      	bls.n	800f5a6 <f_write+0x1ec>
					cc = fs->csize - csect;
 800f59a:	693b      	ldr	r3, [r7, #16]
 800f59c:	895b      	ldrh	r3, [r3, #10]
 800f59e:	461a      	mov	r2, r3
 800f5a0:	69bb      	ldr	r3, [r7, #24]
 800f5a2:	1ad3      	subs	r3, r2, r3
 800f5a4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f5a6:	693b      	ldr	r3, [r7, #16]
 800f5a8:	7858      	ldrb	r0, [r3, #1]
 800f5aa:	6a3b      	ldr	r3, [r7, #32]
 800f5ac:	697a      	ldr	r2, [r7, #20]
 800f5ae:	69f9      	ldr	r1, [r7, #28]
 800f5b0:	f7fd fe4c 	bl	800d24c <disk_write>
 800f5b4:	4603      	mov	r3, r0
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d009      	beq.n	800f5ce <f_write+0x214>
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	2201      	movs	r2, #1
 800f5be:	755a      	strb	r2, [r3, #21]
 800f5c0:	693b      	ldr	r3, [r7, #16]
 800f5c2:	2101      	movs	r1, #1
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	f7fd ff94 	bl	800d4f2 <unlock_fs>
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	e095      	b.n	800f6fa <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	6a1a      	ldr	r2, [r3, #32]
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	1ad3      	subs	r3, r2, r3
 800f5d6:	6a3a      	ldr	r2, [r7, #32]
 800f5d8:	429a      	cmp	r2, r3
 800f5da:	d915      	bls.n	800f608 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	6a1a      	ldr	r2, [r3, #32]
 800f5e6:	697b      	ldr	r3, [r7, #20]
 800f5e8:	1ad3      	subs	r3, r2, r3
 800f5ea:	025b      	lsls	r3, r3, #9
 800f5ec:	69fa      	ldr	r2, [r7, #28]
 800f5ee:	4413      	add	r3, r2
 800f5f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f5f4:	4619      	mov	r1, r3
 800f5f6:	f7fd fee9 	bl	800d3cc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	7d1b      	ldrb	r3, [r3, #20]
 800f5fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f602:	b2da      	uxtb	r2, r3
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800f608:	6a3b      	ldr	r3, [r7, #32]
 800f60a:	025b      	lsls	r3, r3, #9
 800f60c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800f60e:	e044      	b.n	800f69a <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	6a1b      	ldr	r3, [r3, #32]
 800f614:	697a      	ldr	r2, [r7, #20]
 800f616:	429a      	cmp	r2, r3
 800f618:	d01b      	beq.n	800f652 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	699a      	ldr	r2, [r3, #24]
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800f622:	429a      	cmp	r2, r3
 800f624:	d215      	bcs.n	800f652 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	7858      	ldrb	r0, [r3, #1]
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f630:	2301      	movs	r3, #1
 800f632:	697a      	ldr	r2, [r7, #20]
 800f634:	f7fd fdea 	bl	800d20c <disk_read>
 800f638:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d009      	beq.n	800f652 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2201      	movs	r2, #1
 800f642:	755a      	strb	r2, [r3, #21]
 800f644:	693b      	ldr	r3, [r7, #16]
 800f646:	2101      	movs	r1, #1
 800f648:	4618      	mov	r0, r3
 800f64a:	f7fd ff52 	bl	800d4f2 <unlock_fs>
 800f64e:	2301      	movs	r3, #1
 800f650:	e053      	b.n	800f6fa <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	697a      	ldr	r2, [r7, #20]
 800f656:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	699b      	ldr	r3, [r3, #24]
 800f65c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f660:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f664:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800f666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d901      	bls.n	800f672 <f_write+0x2b8>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	699b      	ldr	r3, [r3, #24]
 800f67c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f680:	4413      	add	r3, r2
 800f682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f684:	69f9      	ldr	r1, [r7, #28]
 800f686:	4618      	mov	r0, r3
 800f688:	f7fd fea0 	bl	800d3cc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	7d1b      	ldrb	r3, [r3, #20]
 800f690:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f694:	b2da      	uxtb	r2, r3
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800f69a:	69fa      	ldr	r2, [r7, #28]
 800f69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f69e:	4413      	add	r3, r2
 800f6a0:	61fb      	str	r3, [r7, #28]
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	699a      	ldr	r2, [r3, #24]
 800f6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6a8:	441a      	add	r2, r3
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	619a      	str	r2, [r3, #24]
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	68da      	ldr	r2, [r3, #12]
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	699b      	ldr	r3, [r3, #24]
 800f6b6:	429a      	cmp	r2, r3
 800f6b8:	bf38      	it	cc
 800f6ba:	461a      	movcc	r2, r3
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	60da      	str	r2, [r3, #12]
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	681a      	ldr	r2, [r3, #0]
 800f6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6c6:	441a      	add	r2, r3
 800f6c8:	683b      	ldr	r3, [r7, #0]
 800f6ca:	601a      	str	r2, [r3, #0]
 800f6cc:	687a      	ldr	r2, [r7, #4]
 800f6ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6d0:	1ad3      	subs	r3, r2, r3
 800f6d2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f47f aeb6 	bne.w	800f448 <f_write+0x8e>
 800f6dc:	e000      	b.n	800f6e0 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f6de:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	7d1b      	ldrb	r3, [r3, #20]
 800f6e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6e8:	b2da      	uxtb	r2, r3
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f6ee:	693b      	ldr	r3, [r7, #16]
 800f6f0:	2100      	movs	r1, #0
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7fd fefd 	bl	800d4f2 <unlock_fs>
 800f6f8:	2300      	movs	r3, #0
}
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	3730      	adds	r7, #48	; 0x30
 800f6fe:	46bd      	mov	sp, r7
 800f700:	bd80      	pop	{r7, pc}

0800f702 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f702:	b580      	push	{r7, lr}
 800f704:	b086      	sub	sp, #24
 800f706:	af00      	add	r7, sp, #0
 800f708:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f107 0208 	add.w	r2, r7, #8
 800f710:	4611      	mov	r1, r2
 800f712:	4618      	mov	r0, r3
 800f714:	f7ff fa72 	bl	800ebfc <validate>
 800f718:	4603      	mov	r3, r0
 800f71a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f71c:	7dfb      	ldrb	r3, [r7, #23]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d16d      	bne.n	800f7fe <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	7d1b      	ldrb	r3, [r3, #20]
 800f726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d067      	beq.n	800f7fe <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	7d1b      	ldrb	r3, [r3, #20]
 800f732:	b25b      	sxtb	r3, r3
 800f734:	2b00      	cmp	r3, #0
 800f736:	da1a      	bge.n	800f76e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f738:	68bb      	ldr	r3, [r7, #8]
 800f73a:	7858      	ldrb	r0, [r3, #1]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6a1a      	ldr	r2, [r3, #32]
 800f746:	2301      	movs	r3, #1
 800f748:	f7fd fd80 	bl	800d24c <disk_write>
 800f74c:	4603      	mov	r3, r0
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d006      	beq.n	800f760 <f_sync+0x5e>
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	2101      	movs	r1, #1
 800f756:	4618      	mov	r0, r3
 800f758:	f7fd fecb 	bl	800d4f2 <unlock_fs>
 800f75c:	2301      	movs	r3, #1
 800f75e:	e055      	b.n	800f80c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	7d1b      	ldrb	r3, [r3, #20]
 800f764:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f768:	b2da      	uxtb	r2, r3
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f76e:	f003 fbcb 	bl	8012f08 <get_fattime>
 800f772:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f774:	68ba      	ldr	r2, [r7, #8]
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f77a:	4619      	mov	r1, r3
 800f77c:	4610      	mov	r0, r2
 800f77e:	f7fe f883 	bl	800d888 <move_window>
 800f782:	4603      	mov	r3, r0
 800f784:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f786:	7dfb      	ldrb	r3, [r7, #23]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d138      	bne.n	800f7fe <f_sync+0xfc>
					dir = fp->dir_ptr;
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f790:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	330b      	adds	r3, #11
 800f796:	781a      	ldrb	r2, [r3, #0]
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	330b      	adds	r3, #11
 800f79c:	f042 0220 	orr.w	r2, r2, #32
 800f7a0:	b2d2      	uxtb	r2, r2
 800f7a2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	6818      	ldr	r0, [r3, #0]
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	689b      	ldr	r3, [r3, #8]
 800f7ac:	461a      	mov	r2, r3
 800f7ae:	68f9      	ldr	r1, [r7, #12]
 800f7b0:	f7fe fd88 	bl	800e2c4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	f103 021c 	add.w	r2, r3, #28
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	68db      	ldr	r3, [r3, #12]
 800f7be:	4619      	mov	r1, r3
 800f7c0:	4610      	mov	r0, r2
 800f7c2:	f7fd fdd7 	bl	800d374 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	3316      	adds	r3, #22
 800f7ca:	6939      	ldr	r1, [r7, #16]
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	f7fd fdd1 	bl	800d374 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	3312      	adds	r3, #18
 800f7d6:	2100      	movs	r1, #0
 800f7d8:	4618      	mov	r0, r3
 800f7da:	f7fd fdb0 	bl	800d33e <st_word>
					fs->wflag = 1;
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	2201      	movs	r2, #1
 800f7e2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f7e4:	68bb      	ldr	r3, [r7, #8]
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	f7fe f87c 	bl	800d8e4 <sync_fs>
 800f7ec:	4603      	mov	r3, r0
 800f7ee:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	7d1b      	ldrb	r3, [r3, #20]
 800f7f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f7f8:	b2da      	uxtb	r2, r3
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f7fe:	68bb      	ldr	r3, [r7, #8]
 800f800:	7dfa      	ldrb	r2, [r7, #23]
 800f802:	4611      	mov	r1, r2
 800f804:	4618      	mov	r0, r3
 800f806:	f7fd fe74 	bl	800d4f2 <unlock_fs>
 800f80a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f80c:	4618      	mov	r0, r3
 800f80e:	3718      	adds	r7, #24
 800f810:	46bd      	mov	sp, r7
 800f812:	bd80      	pop	{r7, pc}

0800f814 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b084      	sub	sp, #16
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f81c:	6878      	ldr	r0, [r7, #4]
 800f81e:	f7ff ff70 	bl	800f702 <f_sync>
 800f822:	4603      	mov	r3, r0
 800f824:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f826:	7bfb      	ldrb	r3, [r7, #15]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d11d      	bne.n	800f868 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f107 0208 	add.w	r2, r7, #8
 800f832:	4611      	mov	r1, r2
 800f834:	4618      	mov	r0, r3
 800f836:	f7ff f9e1 	bl	800ebfc <validate>
 800f83a:	4603      	mov	r3, r0
 800f83c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f83e:	7bfb      	ldrb	r3, [r7, #15]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d111      	bne.n	800f868 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	691b      	ldr	r3, [r3, #16]
 800f848:	4618      	mov	r0, r3
 800f84a:	f7fd ff79 	bl	800d740 <dec_lock>
 800f84e:	4603      	mov	r3, r0
 800f850:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f852:	7bfb      	ldrb	r3, [r7, #15]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d102      	bne.n	800f85e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2200      	movs	r2, #0
 800f85c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f85e:	68bb      	ldr	r3, [r7, #8]
 800f860:	2100      	movs	r1, #0
 800f862:	4618      	mov	r0, r3
 800f864:	f7fd fe45 	bl	800d4f2 <unlock_fs>
#endif
		}
	}
	return res;
 800f868:	7bfb      	ldrb	r3, [r7, #15]
}
 800f86a:	4618      	mov	r0, r3
 800f86c:	3710      	adds	r7, #16
 800f86e:	46bd      	mov	sp, r7
 800f870:	bd80      	pop	{r7, pc}
	...

0800f874 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800f874:	b590      	push	{r4, r7, lr}
 800f876:	b09d      	sub	sp, #116	; 0x74
 800f878:	af00      	add	r7, sp, #0
 800f87a:	60f8      	str	r0, [r7, #12]
 800f87c:	607a      	str	r2, [r7, #4]
 800f87e:	603b      	str	r3, [r7, #0]
 800f880:	460b      	mov	r3, r1
 800f882:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800f884:	2301      	movs	r3, #1
 800f886:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800f888:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f88c:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800f88e:	f107 030c 	add.w	r3, r7, #12
 800f892:	4618      	mov	r0, r3
 800f894:	f7fe fec3 	bl	800e61e <get_ldnumber>
 800f898:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f89a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	da02      	bge.n	800f8a6 <f_mkfs+0x32>
 800f8a0:	230b      	movs	r3, #11
 800f8a2:	f000 bc0d 	b.w	80100c0 <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800f8a6:	4a94      	ldr	r2, [pc, #592]	; (800faf8 <f_mkfs+0x284>)
 800f8a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d005      	beq.n	800f8be <f_mkfs+0x4a>
 800f8b2:	4a91      	ldr	r2, [pc, #580]	; (800faf8 <f_mkfs+0x284>)
 800f8b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800f8be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8c0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800f8ca:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f7fd fc76 	bl	800d1c0 <disk_initialize>
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800f8da:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800f8de:	f003 0301 	and.w	r3, r3, #1
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d001      	beq.n	800f8ea <f_mkfs+0x76>
 800f8e6:	2303      	movs	r3, #3
 800f8e8:	e3ea      	b.n	80100c0 <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800f8ea:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800f8ee:	f003 0304 	and.w	r3, r3, #4
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d001      	beq.n	800f8fa <f_mkfs+0x86>
 800f8f6:	230a      	movs	r3, #10
 800f8f8:	e3e2      	b.n	80100c0 <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800f8fa:	f107 0214 	add.w	r2, r7, #20
 800f8fe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f902:	2103      	movs	r1, #3
 800f904:	4618      	mov	r0, r3
 800f906:	f7fd fcc1 	bl	800d28c <disk_ioctl>
 800f90a:	4603      	mov	r3, r0
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d10c      	bne.n	800f92a <f_mkfs+0xb6>
 800f910:	697b      	ldr	r3, [r7, #20]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d009      	beq.n	800f92a <f_mkfs+0xb6>
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f91c:	d805      	bhi.n	800f92a <f_mkfs+0xb6>
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	1e5a      	subs	r2, r3, #1
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	4013      	ands	r3, r2
 800f926:	2b00      	cmp	r3, #0
 800f928:	d001      	beq.n	800f92e <f_mkfs+0xba>
 800f92a:	2301      	movs	r3, #1
 800f92c:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800f92e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f932:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d003      	beq.n	800f942 <f_mkfs+0xce>
 800f93a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d309      	bcc.n	800f956 <f_mkfs+0xe2>
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f948:	d805      	bhi.n	800f956 <f_mkfs+0xe2>
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	1e5a      	subs	r2, r3, #1
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	4013      	ands	r3, r2
 800f952:	2b00      	cmp	r3, #0
 800f954:	d001      	beq.n	800f95a <f_mkfs+0xe6>
 800f956:	2313      	movs	r3, #19
 800f958:	e3b2      	b.n	80100c0 <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800f95a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f95c:	687a      	ldr	r2, [r7, #4]
 800f95e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f962:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800f968:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f96a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f96e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f972:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800f974:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800f976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f978:	fb02 f303 	mul.w	r3, r2, r3
 800f97c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800f97e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f980:	2b00      	cmp	r3, #0
 800f982:	d101      	bne.n	800f988 <f_mkfs+0x114>
 800f984:	230e      	movs	r3, #14
 800f986:	e39b      	b.n	80100c0 <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800f988:	f107 0210 	add.w	r2, r7, #16
 800f98c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f990:	2101      	movs	r1, #1
 800f992:	4618      	mov	r0, r3
 800f994:	f7fd fc7a 	bl	800d28c <disk_ioctl>
 800f998:	4603      	mov	r3, r0
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d001      	beq.n	800f9a2 <f_mkfs+0x12e>
 800f99e:	2301      	movs	r3, #1
 800f9a0:	e38e      	b.n	80100c0 <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800f9a2:	7afb      	ldrb	r3, [r7, #11]
 800f9a4:	f003 0308 	and.w	r3, r3, #8
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d001      	beq.n	800f9b0 <f_mkfs+0x13c>
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	e000      	b.n	800f9b2 <f_mkfs+0x13e>
 800f9b0:	233f      	movs	r3, #63	; 0x3f
 800f9b2:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d901      	bls.n	800f9c0 <f_mkfs+0x14c>
 800f9bc:	230e      	movs	r3, #14
 800f9be:	e37f      	b.n	80100c0 <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800f9c0:	693a      	ldr	r2, [r7, #16]
 800f9c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9c4:	1ad3      	subs	r3, r2, r3
 800f9c6:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800f9c8:	693b      	ldr	r3, [r7, #16]
 800f9ca:	2b7f      	cmp	r3, #127	; 0x7f
 800f9cc:	d801      	bhi.n	800f9d2 <f_mkfs+0x15e>
 800f9ce:	230e      	movs	r3, #14
 800f9d0:	e376      	b.n	80100c0 <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	2b80      	cmp	r3, #128	; 0x80
 800f9d6:	d901      	bls.n	800f9dc <f_mkfs+0x168>
 800f9d8:	2313      	movs	r3, #19
 800f9da:	e371      	b.n	80100c0 <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800f9dc:	7afb      	ldrb	r3, [r7, #11]
 800f9de:	f003 0302 	and.w	r3, r3, #2
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d00d      	beq.n	800fa02 <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800f9e6:	7afb      	ldrb	r3, [r7, #11]
 800f9e8:	f003 0307 	and.w	r3, r3, #7
 800f9ec:	2b02      	cmp	r3, #2
 800f9ee:	d004      	beq.n	800f9fa <f_mkfs+0x186>
 800f9f0:	7afb      	ldrb	r3, [r7, #11]
 800f9f2:	f003 0301 	and.w	r3, r3, #1
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d103      	bne.n	800fa02 <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800f9fa:	2303      	movs	r3, #3
 800f9fc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800fa00:	e009      	b.n	800fa16 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800fa02:	7afb      	ldrb	r3, [r7, #11]
 800fa04:	f003 0301 	and.w	r3, r3, #1
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d101      	bne.n	800fa10 <f_mkfs+0x19c>
 800fa0c:	2313      	movs	r3, #19
 800fa0e:	e357      	b.n	80100c0 <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800fa10:	2302      	movs	r3, #2
 800fa12:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	66fb      	str	r3, [r7, #108]	; 0x6c
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800fa1a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fa1e:	2b03      	cmp	r3, #3
 800fa20:	d13c      	bne.n	800fa9c <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800fa22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d11b      	bne.n	800fa60 <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800fa28:	693b      	ldr	r3, [r7, #16]
 800fa2a:	0c5b      	lsrs	r3, r3, #17
 800fa2c:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800fa2e:	2300      	movs	r3, #0
 800fa30:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa32:	2301      	movs	r3, #1
 800fa34:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fa36:	e005      	b.n	800fa44 <f_mkfs+0x1d0>
 800fa38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa3a:	3301      	adds	r3, #1
 800fa3c:	64bb      	str	r3, [r7, #72]	; 0x48
 800fa3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fa40:	005b      	lsls	r3, r3, #1
 800fa42:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fa44:	4a2d      	ldr	r2, [pc, #180]	; (800fafc <f_mkfs+0x288>)
 800fa46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d007      	beq.n	800fa60 <f_mkfs+0x1ec>
 800fa50:	4a2a      	ldr	r2, [pc, #168]	; (800fafc <f_mkfs+0x288>)
 800fa52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fa54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa58:	461a      	mov	r2, r3
 800fa5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa5c:	4293      	cmp	r3, r2
 800fa5e:	d2eb      	bcs.n	800fa38 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800fa60:	693a      	ldr	r2, [r7, #16]
 800fa62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fa64:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa68:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800fa6a:	6a3b      	ldr	r3, [r7, #32]
 800fa6c:	3302      	adds	r3, #2
 800fa6e:	009a      	lsls	r2, r3, #2
 800fa70:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fa72:	4413      	add	r3, r2
 800fa74:	1e5a      	subs	r2, r3, #1
 800fa76:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fa78:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa7c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 32;	/* Number of reserved sectors */
 800fa7e:	2320      	movs	r3, #32
 800fa80:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = 0;		/* No static directory */
 800fa82:	2300      	movs	r3, #0
 800fa84:	653b      	str	r3, [r7, #80]	; 0x50
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800fa86:	6a3b      	ldr	r3, [r7, #32]
 800fa88:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fa8c:	4293      	cmp	r3, r2
 800fa8e:	d903      	bls.n	800fa98 <f_mkfs+0x224>
 800fa90:	6a3b      	ldr	r3, [r7, #32]
 800fa92:	4a1b      	ldr	r2, [pc, #108]	; (800fb00 <f_mkfs+0x28c>)
 800fa94:	4293      	cmp	r3, r2
 800fa96:	d952      	bls.n	800fb3e <f_mkfs+0x2ca>
 800fa98:	230e      	movs	r3, #14
 800fa9a:	e311      	b.n	80100c0 <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800fa9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d11b      	bne.n	800fada <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800faa2:	693b      	ldr	r3, [r7, #16]
 800faa4:	0b1b      	lsrs	r3, r3, #12
 800faa6:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800faa8:	2300      	movs	r3, #0
 800faaa:	64bb      	str	r3, [r7, #72]	; 0x48
 800faac:	2301      	movs	r3, #1
 800faae:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fab0:	e005      	b.n	800fabe <f_mkfs+0x24a>
 800fab2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fab4:	3301      	adds	r3, #1
 800fab6:	64bb      	str	r3, [r7, #72]	; 0x48
 800fab8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800faba:	005b      	lsls	r3, r3, #1
 800fabc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fabe:	4a11      	ldr	r2, [pc, #68]	; (800fb04 <f_mkfs+0x290>)
 800fac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fac2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d007      	beq.n	800fada <f_mkfs+0x266>
 800faca:	4a0e      	ldr	r2, [pc, #56]	; (800fb04 <f_mkfs+0x290>)
 800facc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800face:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fad2:	461a      	mov	r2, r3
 800fad4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fad6:	4293      	cmp	r3, r2
 800fad8:	d2eb      	bcs.n	800fab2 <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800fada:	693a      	ldr	r2, [r7, #16]
 800fadc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fade:	fbb2 f3f3 	udiv	r3, r2, r3
 800fae2:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800fae4:	6a3b      	ldr	r3, [r7, #32]
 800fae6:	f640 72f5 	movw	r2, #4085	; 0xff5
 800faea:	4293      	cmp	r3, r2
 800faec:	d90c      	bls.n	800fb08 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800faee:	6a3b      	ldr	r3, [r7, #32]
 800faf0:	3302      	adds	r3, #2
 800faf2:	005b      	lsls	r3, r3, #1
 800faf4:	663b      	str	r3, [r7, #96]	; 0x60
 800faf6:	e012      	b.n	800fb1e <f_mkfs+0x2aa>
 800faf8:	200000b4 	.word	0x200000b4
 800fafc:	080169f0 	.word	0x080169f0
 800fb00:	0ffffff5 	.word	0x0ffffff5
 800fb04:	08016a00 	.word	0x08016a00
				} else {
					fmt = FS_FAT12;
 800fb08:	2301      	movs	r3, #1
 800fb0a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800fb0e:	6a3a      	ldr	r2, [r7, #32]
 800fb10:	4613      	mov	r3, r2
 800fb12:	005b      	lsls	r3, r3, #1
 800fb14:	4413      	add	r3, r2
 800fb16:	3301      	adds	r3, #1
 800fb18:	085b      	lsrs	r3, r3, #1
 800fb1a:	3303      	adds	r3, #3
 800fb1c:	663b      	str	r3, [r7, #96]	; 0x60
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800fb1e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800fb20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb22:	4413      	add	r3, r2
 800fb24:	1e5a      	subs	r2, r3, #1
 800fb26:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fb28:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb2c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 1;						/* Number of reserved sectors */
 800fb2e:	2301      	movs	r3, #1
 800fb30:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800fb32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fb34:	015a      	lsls	r2, r3, #5
 800fb36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fb38:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb3c:	653b      	str	r3, [r7, #80]	; 0x50
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800fb3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fb42:	4413      	add	r3, r2
 800fb44:	65fb      	str	r3, [r7, #92]	; 0x5c
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800fb46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb4a:	fb02 f203 	mul.w	r2, r2, r3
 800fb4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fb50:	4413      	add	r3, r2
 800fb52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fb54:	4413      	add	r3, r2
 800fb56:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800fb58:	697a      	ldr	r2, [r7, #20]
 800fb5a:	69fb      	ldr	r3, [r7, #28]
 800fb5c:	4413      	add	r3, r2
 800fb5e:	1e5a      	subs	r2, r3, #1
 800fb60:	697b      	ldr	r3, [r7, #20]
 800fb62:	425b      	negs	r3, r3
 800fb64:	401a      	ands	r2, r3
 800fb66:	69fb      	ldr	r3, [r7, #28]
 800fb68:	1ad3      	subs	r3, r2, r3
 800fb6a:	663b      	str	r3, [r7, #96]	; 0x60
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800fb6c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fb70:	2b03      	cmp	r3, #3
 800fb72:	d108      	bne.n	800fb86 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800fb74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fb76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb78:	4413      	add	r3, r2
 800fb7a:	65bb      	str	r3, [r7, #88]	; 0x58
 800fb7c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800fb7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb80:	4413      	add	r3, r2
 800fb82:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fb84:	e006      	b.n	800fb94 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800fb86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fb88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb8e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fb90:	4413      	add	r3, r2
 800fb92:	657b      	str	r3, [r7, #84]	; 0x54
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800fb94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fb96:	011a      	lsls	r2, r3, #4
 800fb98:	69fb      	ldr	r3, [r7, #28]
 800fb9a:	441a      	add	r2, r3
 800fb9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb9e:	1ad2      	subs	r2, r2, r3
 800fba0:	693b      	ldr	r3, [r7, #16]
 800fba2:	429a      	cmp	r2, r3
 800fba4:	d901      	bls.n	800fbaa <f_mkfs+0x336>
 800fba6:	230e      	movs	r3, #14
 800fba8:	e28a      	b.n	80100c0 <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800fbaa:	693a      	ldr	r2, [r7, #16]
 800fbac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fbae:	1ad2      	subs	r2, r2, r3
 800fbb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fbb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fbb4:	fb01 f303 	mul.w	r3, r1, r3
 800fbb8:	1ad2      	subs	r2, r2, r3
 800fbba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fbbc:	1ad2      	subs	r2, r2, r3
 800fbbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fbc0:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbc4:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800fbc6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fbca:	2b03      	cmp	r3, #3
 800fbcc:	d10f      	bne.n	800fbee <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800fbce:	6a3b      	ldr	r3, [r7, #32]
 800fbd0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fbd4:	4293      	cmp	r3, r2
 800fbd6:	d80a      	bhi.n	800fbee <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d105      	bne.n	800fbea <f_mkfs+0x376>
 800fbde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fbe0:	085b      	lsrs	r3, r3, #1
 800fbe2:	607b      	str	r3, [r7, #4]
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d144      	bne.n	800fc74 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800fbea:	230e      	movs	r3, #14
 800fbec:	e268      	b.n	80100c0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800fbee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fbf2:	2b02      	cmp	r3, #2
 800fbf4:	d133      	bne.n	800fc5e <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800fbf6:	6a3b      	ldr	r3, [r7, #32]
 800fbf8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fbfc:	4293      	cmp	r3, r2
 800fbfe:	d91e      	bls.n	800fc3e <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d107      	bne.n	800fc16 <f_mkfs+0x3a2>
 800fc06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fc08:	005b      	lsls	r3, r3, #1
 800fc0a:	2b40      	cmp	r3, #64	; 0x40
 800fc0c:	d803      	bhi.n	800fc16 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800fc0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fc10:	005b      	lsls	r3, r3, #1
 800fc12:	607b      	str	r3, [r7, #4]
 800fc14:	e033      	b.n	800fc7e <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800fc16:	7afb      	ldrb	r3, [r7, #11]
 800fc18:	f003 0302 	and.w	r3, r3, #2
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d003      	beq.n	800fc28 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800fc20:	2303      	movs	r3, #3
 800fc22:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800fc26:	e02a      	b.n	800fc7e <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d105      	bne.n	800fc3a <f_mkfs+0x3c6>
 800fc2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fc30:	005b      	lsls	r3, r3, #1
 800fc32:	607b      	str	r3, [r7, #4]
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2b80      	cmp	r3, #128	; 0x80
 800fc38:	d91e      	bls.n	800fc78 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800fc3a:	230e      	movs	r3, #14
 800fc3c:	e240      	b.n	80100c0 <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800fc3e:	6a3b      	ldr	r3, [r7, #32]
 800fc40:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fc44:	4293      	cmp	r3, r2
 800fc46:	d80a      	bhi.n	800fc5e <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d105      	bne.n	800fc5a <f_mkfs+0x3e6>
 800fc4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fc50:	005b      	lsls	r3, r3, #1
 800fc52:	607b      	str	r3, [r7, #4]
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	2b80      	cmp	r3, #128	; 0x80
 800fc58:	d910      	bls.n	800fc7c <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800fc5a:	230e      	movs	r3, #14
 800fc5c:	e230      	b.n	80100c0 <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800fc5e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fc62:	2b01      	cmp	r3, #1
 800fc64:	d10c      	bne.n	800fc80 <f_mkfs+0x40c>
 800fc66:	6a3b      	ldr	r3, [r7, #32]
 800fc68:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fc6c:	4293      	cmp	r3, r2
 800fc6e:	d907      	bls.n	800fc80 <f_mkfs+0x40c>
 800fc70:	230e      	movs	r3, #14
 800fc72:	e225      	b.n	80100c0 <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800fc74:	bf00      	nop
 800fc76:	e6ce      	b.n	800fa16 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc78:	bf00      	nop
 800fc7a:	e6cc      	b.n	800fa16 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800fc7c:	bf00      	nop
			pau = au;
 800fc7e:	e6ca      	b.n	800fa16 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800fc80:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800fc82:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fc84:	461a      	mov	r2, r3
 800fc86:	2100      	movs	r1, #0
 800fc88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fc8a:	f7fd fbc0 	bl	800d40e <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800fc8e:	220b      	movs	r2, #11
 800fc90:	49bc      	ldr	r1, [pc, #752]	; (800ff84 <f_mkfs+0x710>)
 800fc92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fc94:	f7fd fb9a 	bl	800d3cc <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800fc98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc9a:	330b      	adds	r3, #11
 800fc9c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800fc9e:	4611      	mov	r1, r2
 800fca0:	4618      	mov	r0, r3
 800fca2:	f7fd fb4c 	bl	800d33e <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800fca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fca8:	330d      	adds	r3, #13
 800fcaa:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800fcac:	b2d2      	uxtb	r2, r2
 800fcae:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800fcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcb2:	330e      	adds	r3, #14
 800fcb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fcb6:	b292      	uxth	r2, r2
 800fcb8:	4611      	mov	r1, r2
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f7fd fb3f 	bl	800d33e <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800fcc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcc2:	3310      	adds	r3, #16
 800fcc4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fcc6:	b2d2      	uxtb	r2, r2
 800fcc8:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800fcca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fccc:	f103 0211 	add.w	r2, r3, #17
 800fcd0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fcd4:	2b03      	cmp	r3, #3
 800fcd6:	d002      	beq.n	800fcde <f_mkfs+0x46a>
 800fcd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fcda:	b29b      	uxth	r3, r3
 800fcdc:	e000      	b.n	800fce0 <f_mkfs+0x46c>
 800fcde:	2300      	movs	r3, #0
 800fce0:	4619      	mov	r1, r3
 800fce2:	4610      	mov	r0, r2
 800fce4:	f7fd fb2b 	bl	800d33e <st_word>
		if (sz_vol < 0x10000) {
 800fce8:	693b      	ldr	r3, [r7, #16]
 800fcea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fcee:	d208      	bcs.n	800fd02 <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800fcf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf2:	3313      	adds	r3, #19
 800fcf4:	693a      	ldr	r2, [r7, #16]
 800fcf6:	b292      	uxth	r2, r2
 800fcf8:	4611      	mov	r1, r2
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	f7fd fb1f 	bl	800d33e <st_word>
 800fd00:	e006      	b.n	800fd10 <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800fd02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd04:	3320      	adds	r3, #32
 800fd06:	693a      	ldr	r2, [r7, #16]
 800fd08:	4611      	mov	r1, r2
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	f7fd fb32 	bl	800d374 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800fd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd12:	3315      	adds	r3, #21
 800fd14:	22f8      	movs	r2, #248	; 0xf8
 800fd16:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800fd18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd1a:	3318      	adds	r3, #24
 800fd1c:	213f      	movs	r1, #63	; 0x3f
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f7fd fb0d 	bl	800d33e <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800fd24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd26:	331a      	adds	r3, #26
 800fd28:	21ff      	movs	r1, #255	; 0xff
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7fd fb07 	bl	800d33e <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800fd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd32:	331c      	adds	r3, #28
 800fd34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7fd fb1c 	bl	800d374 <st_dword>
		if (fmt == FS_FAT32) {
 800fd3c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fd40:	2b03      	cmp	r3, #3
 800fd42:	d131      	bne.n	800fda8 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800fd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd46:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800fd4a:	f003 f8dd 	bl	8012f08 <get_fattime>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	4619      	mov	r1, r3
 800fd52:	4620      	mov	r0, r4
 800fd54:	f7fd fb0e 	bl	800d374 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800fd58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd5a:	3324      	adds	r3, #36	; 0x24
 800fd5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fd5e:	4618      	mov	r0, r3
 800fd60:	f7fd fb08 	bl	800d374 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800fd64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd66:	332c      	adds	r3, #44	; 0x2c
 800fd68:	2102      	movs	r1, #2
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f7fd fb02 	bl	800d374 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800fd70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd72:	3330      	adds	r3, #48	; 0x30
 800fd74:	2101      	movs	r1, #1
 800fd76:	4618      	mov	r0, r3
 800fd78:	f7fd fae1 	bl	800d33e <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800fd7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd7e:	3332      	adds	r3, #50	; 0x32
 800fd80:	2106      	movs	r1, #6
 800fd82:	4618      	mov	r0, r3
 800fd84:	f7fd fadb 	bl	800d33e <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800fd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8a:	3340      	adds	r3, #64	; 0x40
 800fd8c:	2280      	movs	r2, #128	; 0x80
 800fd8e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800fd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd92:	3342      	adds	r3, #66	; 0x42
 800fd94:	2229      	movs	r2, #41	; 0x29
 800fd96:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800fd98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9a:	3347      	adds	r3, #71	; 0x47
 800fd9c:	2213      	movs	r2, #19
 800fd9e:	497a      	ldr	r1, [pc, #488]	; (800ff88 <f_mkfs+0x714>)
 800fda0:	4618      	mov	r0, r3
 800fda2:	f7fd fb13 	bl	800d3cc <mem_cpy>
 800fda6:	e020      	b.n	800fdea <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800fda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdaa:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800fdae:	f003 f8ab 	bl	8012f08 <get_fattime>
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	4619      	mov	r1, r3
 800fdb6:	4620      	mov	r0, r4
 800fdb8:	f7fd fadc 	bl	800d374 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800fdbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdbe:	3316      	adds	r3, #22
 800fdc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fdc2:	b292      	uxth	r2, r2
 800fdc4:	4611      	mov	r1, r2
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	f7fd fab9 	bl	800d33e <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800fdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdce:	3324      	adds	r3, #36	; 0x24
 800fdd0:	2280      	movs	r2, #128	; 0x80
 800fdd2:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800fdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdd6:	3326      	adds	r3, #38	; 0x26
 800fdd8:	2229      	movs	r2, #41	; 0x29
 800fdda:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800fddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdde:	332b      	adds	r3, #43	; 0x2b
 800fde0:	2213      	movs	r2, #19
 800fde2:	496a      	ldr	r1, [pc, #424]	; (800ff8c <f_mkfs+0x718>)
 800fde4:	4618      	mov	r0, r3
 800fde6:	f7fd faf1 	bl	800d3cc <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800fdea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdec:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fdf0:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f7fd faa2 	bl	800d33e <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800fdfa:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fdfe:	2301      	movs	r3, #1
 800fe00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fe04:	f7fd fa22 	bl	800d24c <disk_write>
 800fe08:	4603      	mov	r3, r0
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d001      	beq.n	800fe12 <f_mkfs+0x59e>
 800fe0e:	2301      	movs	r3, #1
 800fe10:	e156      	b.n	80100c0 <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800fe12:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fe16:	2b03      	cmp	r3, #3
 800fe18:	d140      	bne.n	800fe9c <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800fe1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe1c:	1d9a      	adds	r2, r3, #6
 800fe1e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fe22:	2301      	movs	r3, #1
 800fe24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fe26:	f7fd fa11 	bl	800d24c <disk_write>
			mem_set(buf, 0, ss);
 800fe2a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fe2c:	461a      	mov	r2, r3
 800fe2e:	2100      	movs	r1, #0
 800fe30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe32:	f7fd faec 	bl	800d40e <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800fe36:	4956      	ldr	r1, [pc, #344]	; (800ff90 <f_mkfs+0x71c>)
 800fe38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fe3a:	f7fd fa9b 	bl	800d374 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800fe3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe40:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fe44:	4953      	ldr	r1, [pc, #332]	; (800ff94 <f_mkfs+0x720>)
 800fe46:	4618      	mov	r0, r3
 800fe48:	f7fd fa94 	bl	800d374 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800fe4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe4e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800fe52:	6a3b      	ldr	r3, [r7, #32]
 800fe54:	3b01      	subs	r3, #1
 800fe56:	4619      	mov	r1, r3
 800fe58:	4610      	mov	r0, r2
 800fe5a:	f7fd fa8b 	bl	800d374 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800fe5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe60:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fe64:	2102      	movs	r1, #2
 800fe66:	4618      	mov	r0, r3
 800fe68:	f7fd fa84 	bl	800d374 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800fe6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe6e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fe72:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fe76:	4618      	mov	r0, r3
 800fe78:	f7fd fa61 	bl	800d33e <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800fe7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe7e:	1dda      	adds	r2, r3, #7
 800fe80:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fe84:	2301      	movs	r3, #1
 800fe86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fe88:	f7fd f9e0 	bl	800d24c <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800fe8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe8e:	1c5a      	adds	r2, r3, #1
 800fe90:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800fe94:	2301      	movs	r3, #1
 800fe96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fe98:	f7fd f9d8 	bl	800d24c <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800fe9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe9e:	2100      	movs	r1, #0
 800fea0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fea2:	f7fd fab4 	bl	800d40e <mem_set>
		sect = b_fat;		/* FAT start sector */
 800fea6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fea8:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800feaa:	2300      	movs	r3, #0
 800feac:	64bb      	str	r3, [r7, #72]	; 0x48
 800feae:	e04b      	b.n	800ff48 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800feb0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800feb4:	2b03      	cmp	r3, #3
 800feb6:	d113      	bne.n	800fee0 <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800feb8:	f06f 0107 	mvn.w	r1, #7
 800febc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800febe:	f7fd fa59 	bl	800d374 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800fec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec4:	3304      	adds	r3, #4
 800fec6:	f04f 31ff 	mov.w	r1, #4294967295
 800feca:	4618      	mov	r0, r3
 800fecc:	f7fd fa52 	bl	800d374 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800fed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fed2:	3308      	adds	r3, #8
 800fed4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800fed8:	4618      	mov	r0, r3
 800feda:	f7fd fa4b 	bl	800d374 <st_dword>
 800fede:	e00b      	b.n	800fef8 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800fee0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800fee4:	2b01      	cmp	r3, #1
 800fee6:	d101      	bne.n	800feec <f_mkfs+0x678>
 800fee8:	4b2b      	ldr	r3, [pc, #172]	; (800ff98 <f_mkfs+0x724>)
 800feea:	e001      	b.n	800fef0 <f_mkfs+0x67c>
 800feec:	f06f 0307 	mvn.w	r3, #7
 800fef0:	4619      	mov	r1, r3
 800fef2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fef4:	f7fd fa3e 	bl	800d374 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800fef8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fefa:	667b      	str	r3, [r7, #100]	; 0x64
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800fefc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fefe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff00:	4293      	cmp	r3, r2
 800ff02:	bf28      	it	cs
 800ff04:	4613      	movcs	r3, r2
 800ff06:	663b      	str	r3, [r7, #96]	; 0x60
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800ff08:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ff0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ff10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ff12:	f7fd f99b 	bl	800d24c <disk_write>
 800ff16:	4603      	mov	r3, r0
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d001      	beq.n	800ff20 <f_mkfs+0x6ac>
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	e0cf      	b.n	80100c0 <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800ff20:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ff22:	461a      	mov	r2, r3
 800ff24:	2100      	movs	r1, #0
 800ff26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ff28:	f7fd fa71 	bl	800d40e <mem_set>
				sect += n; nsect -= n;
 800ff2c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ff2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff30:	4413      	add	r3, r2
 800ff32:	66bb      	str	r3, [r7, #104]	; 0x68
 800ff34:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff38:	1ad3      	subs	r3, r2, r3
 800ff3a:	667b      	str	r3, [r7, #100]	; 0x64
			} while (nsect);
 800ff3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d1dc      	bne.n	800fefc <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800ff42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff44:	3301      	adds	r3, #1
 800ff46:	64bb      	str	r3, [r7, #72]	; 0x48
 800ff48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ff4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ff4c:	429a      	cmp	r2, r3
 800ff4e:	d3af      	bcc.n	800feb0 <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800ff50:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ff54:	2b03      	cmp	r3, #3
 800ff56:	d101      	bne.n	800ff5c <f_mkfs+0x6e8>
 800ff58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ff5a:	e000      	b.n	800ff5e <f_mkfs+0x6ea>
 800ff5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff5e:	667b      	str	r3, [r7, #100]	; 0x64
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800ff60:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ff62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff64:	4293      	cmp	r3, r2
 800ff66:	bf28      	it	cs
 800ff68:	4613      	movcs	r3, r2
 800ff6a:	663b      	str	r3, [r7, #96]	; 0x60
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800ff6c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800ff70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ff72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ff74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ff76:	f7fd f969 	bl	800d24c <disk_write>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d00d      	beq.n	800ff9c <f_mkfs+0x728>
 800ff80:	2301      	movs	r3, #1
 800ff82:	e09d      	b.n	80100c0 <f_mkfs+0x84c>
 800ff84:	08016880 	.word	0x08016880
 800ff88:	0801688c 	.word	0x0801688c
 800ff8c:	080168a0 	.word	0x080168a0
 800ff90:	41615252 	.word	0x41615252
 800ff94:	61417272 	.word	0x61417272
 800ff98:	00fffff8 	.word	0x00fffff8
			sect += n; nsect -= n;
 800ff9c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ff9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ffa0:	4413      	add	r3, r2
 800ffa2:	66bb      	str	r3, [r7, #104]	; 0x68
 800ffa4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ffa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ffa8:	1ad3      	subs	r3, r2, r3
 800ffaa:	667b      	str	r3, [r7, #100]	; 0x64
		} while (nsect);
 800ffac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d1d6      	bne.n	800ff60 <f_mkfs+0x6ec>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800ffb2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ffb6:	2b03      	cmp	r3, #3
 800ffb8:	d103      	bne.n	800ffc2 <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800ffba:	230c      	movs	r3, #12
 800ffbc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800ffc0:	e010      	b.n	800ffe4 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800ffc2:	693b      	ldr	r3, [r7, #16]
 800ffc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ffc8:	d303      	bcc.n	800ffd2 <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800ffca:	2306      	movs	r3, #6
 800ffcc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800ffd0:	e008      	b.n	800ffe4 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800ffd2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ffd6:	2b02      	cmp	r3, #2
 800ffd8:	d101      	bne.n	800ffde <f_mkfs+0x76a>
 800ffda:	2304      	movs	r3, #4
 800ffdc:	e000      	b.n	800ffe0 <f_mkfs+0x76c>
 800ffde:	2301      	movs	r3, #1
 800ffe0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800ffe4:	7afb      	ldrb	r3, [r7, #11]
 800ffe6:	f003 0308 	and.w	r3, r3, #8
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d15b      	bne.n	80100a6 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800ffee:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fff0:	461a      	mov	r2, r3
 800fff2:	2100      	movs	r1, #0
 800fff4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fff6:	f7fd fa0a 	bl	800d40e <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800fffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fffc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010000:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8010004:	4618      	mov	r0, r3
 8010006:	f7fd f99a 	bl	800d33e <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 801000a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801000c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010010:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 8010012:	69bb      	ldr	r3, [r7, #24]
 8010014:	2200      	movs	r2, #0
 8010016:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 8010018:	69bb      	ldr	r3, [r7, #24]
 801001a:	3301      	adds	r3, #1
 801001c:	2201      	movs	r2, #1
 801001e:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 8010020:	69bb      	ldr	r3, [r7, #24]
 8010022:	3302      	adds	r3, #2
 8010024:	2201      	movs	r2, #1
 8010026:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 8010028:	69bb      	ldr	r3, [r7, #24]
 801002a:	3303      	adds	r3, #3
 801002c:	2200      	movs	r2, #0
 801002e:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 8010030:	69bb      	ldr	r3, [r7, #24]
 8010032:	3304      	adds	r3, #4
 8010034:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8010038:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 801003a:	693a      	ldr	r2, [r7, #16]
 801003c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801003e:	441a      	add	r2, r3
 8010040:	4b21      	ldr	r3, [pc, #132]	; (80100c8 <f_mkfs+0x854>)
 8010042:	fba3 1302 	umull	r1, r3, r3, r2
 8010046:	1ad2      	subs	r2, r2, r3
 8010048:	0852      	lsrs	r2, r2, #1
 801004a:	4413      	add	r3, r2
 801004c:	0b5b      	lsrs	r3, r3, #13
 801004e:	663b      	str	r3, [r7, #96]	; 0x60
			pte[PTE_EdHead] = 254;				/* End head */
 8010050:	69bb      	ldr	r3, [r7, #24]
 8010052:	3305      	adds	r3, #5
 8010054:	22fe      	movs	r2, #254	; 0xfe
 8010056:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 8010058:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801005a:	089b      	lsrs	r3, r3, #2
 801005c:	b2da      	uxtb	r2, r3
 801005e:	69bb      	ldr	r3, [r7, #24]
 8010060:	3306      	adds	r3, #6
 8010062:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8010066:	b2d2      	uxtb	r2, r2
 8010068:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 801006a:	69bb      	ldr	r3, [r7, #24]
 801006c:	3307      	adds	r3, #7
 801006e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010070:	b2d2      	uxtb	r2, r2
 8010072:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8010074:	69bb      	ldr	r3, [r7, #24]
 8010076:	3308      	adds	r3, #8
 8010078:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801007a:	4618      	mov	r0, r3
 801007c:	f7fd f97a 	bl	800d374 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 8010080:	69bb      	ldr	r3, [r7, #24]
 8010082:	330c      	adds	r3, #12
 8010084:	693a      	ldr	r2, [r7, #16]
 8010086:	4611      	mov	r1, r2
 8010088:	4618      	mov	r0, r3
 801008a:	f7fd f973 	bl	800d374 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801008e:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8010092:	2301      	movs	r3, #1
 8010094:	2200      	movs	r2, #0
 8010096:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010098:	f7fd f8d8 	bl	800d24c <disk_write>
 801009c:	4603      	mov	r3, r0
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d001      	beq.n	80100a6 <f_mkfs+0x832>
 80100a2:	2301      	movs	r3, #1
 80100a4:	e00c      	b.n	80100c0 <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 80100a6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80100aa:	2200      	movs	r2, #0
 80100ac:	2100      	movs	r1, #0
 80100ae:	4618      	mov	r0, r3
 80100b0:	f7fd f8ec 	bl	800d28c <disk_ioctl>
 80100b4:	4603      	mov	r3, r0
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d001      	beq.n	80100be <f_mkfs+0x84a>
 80100ba:	2301      	movs	r3, #1
 80100bc:	e000      	b.n	80100c0 <f_mkfs+0x84c>

	return FR_OK;
 80100be:	2300      	movs	r3, #0
}
 80100c0:	4618      	mov	r0, r3
 80100c2:	3774      	adds	r7, #116	; 0x74
 80100c4:	46bd      	mov	sp, r7
 80100c6:	bd90      	pop	{r4, r7, pc}
 80100c8:	0515565b 	.word	0x0515565b

080100cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80100cc:	b480      	push	{r7}
 80100ce:	b087      	sub	sp, #28
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	60f8      	str	r0, [r7, #12]
 80100d4:	60b9      	str	r1, [r7, #8]
 80100d6:	4613      	mov	r3, r2
 80100d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80100da:	2301      	movs	r3, #1
 80100dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80100de:	2300      	movs	r3, #0
 80100e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80100e2:	4b1f      	ldr	r3, [pc, #124]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 80100e4:	7a5b      	ldrb	r3, [r3, #9]
 80100e6:	b2db      	uxtb	r3, r3
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d131      	bne.n	8010150 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80100ec:	4b1c      	ldr	r3, [pc, #112]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 80100ee:	7a5b      	ldrb	r3, [r3, #9]
 80100f0:	b2db      	uxtb	r3, r3
 80100f2:	461a      	mov	r2, r3
 80100f4:	4b1a      	ldr	r3, [pc, #104]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 80100f6:	2100      	movs	r1, #0
 80100f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80100fa:	4b19      	ldr	r3, [pc, #100]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 80100fc:	7a5b      	ldrb	r3, [r3, #9]
 80100fe:	b2db      	uxtb	r3, r3
 8010100:	4a17      	ldr	r2, [pc, #92]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 8010102:	009b      	lsls	r3, r3, #2
 8010104:	4413      	add	r3, r2
 8010106:	68fa      	ldr	r2, [r7, #12]
 8010108:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801010a:	4b15      	ldr	r3, [pc, #84]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 801010c:	7a5b      	ldrb	r3, [r3, #9]
 801010e:	b2db      	uxtb	r3, r3
 8010110:	461a      	mov	r2, r3
 8010112:	4b13      	ldr	r3, [pc, #76]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 8010114:	4413      	add	r3, r2
 8010116:	79fa      	ldrb	r2, [r7, #7]
 8010118:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801011a:	4b11      	ldr	r3, [pc, #68]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 801011c:	7a5b      	ldrb	r3, [r3, #9]
 801011e:	b2db      	uxtb	r3, r3
 8010120:	1c5a      	adds	r2, r3, #1
 8010122:	b2d1      	uxtb	r1, r2
 8010124:	4a0e      	ldr	r2, [pc, #56]	; (8010160 <FATFS_LinkDriverEx+0x94>)
 8010126:	7251      	strb	r1, [r2, #9]
 8010128:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801012a:	7dbb      	ldrb	r3, [r7, #22]
 801012c:	3330      	adds	r3, #48	; 0x30
 801012e:	b2da      	uxtb	r2, r3
 8010130:	68bb      	ldr	r3, [r7, #8]
 8010132:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	3301      	adds	r3, #1
 8010138:	223a      	movs	r2, #58	; 0x3a
 801013a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801013c:	68bb      	ldr	r3, [r7, #8]
 801013e:	3302      	adds	r3, #2
 8010140:	222f      	movs	r2, #47	; 0x2f
 8010142:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010144:	68bb      	ldr	r3, [r7, #8]
 8010146:	3303      	adds	r3, #3
 8010148:	2200      	movs	r2, #0
 801014a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801014c:	2300      	movs	r3, #0
 801014e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010150:	7dfb      	ldrb	r3, [r7, #23]
}
 8010152:	4618      	mov	r0, r3
 8010154:	371c      	adds	r7, #28
 8010156:	46bd      	mov	sp, r7
 8010158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015c:	4770      	bx	lr
 801015e:	bf00      	nop
 8010160:	200000dc 	.word	0x200000dc

08010164 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b082      	sub	sp, #8
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
 801016c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801016e:	2200      	movs	r2, #0
 8010170:	6839      	ldr	r1, [r7, #0]
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f7ff ffaa 	bl	80100cc <FATFS_LinkDriverEx>
 8010178:	4603      	mov	r3, r0
}
 801017a:	4618      	mov	r0, r3
 801017c:	3708      	adds	r7, #8
 801017e:	46bd      	mov	sp, r7
 8010180:	bd80      	pop	{r7, pc}

08010182 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8010182:	b580      	push	{r7, lr}
 8010184:	b084      	sub	sp, #16
 8010186:	af00      	add	r7, sp, #0
 8010188:	4603      	mov	r3, r0
 801018a:	6039      	str	r1, [r7, #0]
 801018c:	71fb      	strb	r3, [r7, #7]

    int ret;

    osSemaphoreDef(SEM);
 801018e:	2300      	movs	r3, #0
 8010190:	60bb      	str	r3, [r7, #8]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8010192:	f107 0308 	add.w	r3, r7, #8
 8010196:	2101      	movs	r1, #1
 8010198:	4618      	mov	r0, r3
 801019a:	f000 f8c4 	bl	8010326 <osSemaphoreCreate>
 801019e:	4602      	mov	r2, r0
 80101a0:	683b      	ldr	r3, [r7, #0]
 80101a2:	601a      	str	r2, [r3, #0]
    ret = (*sobj != NULL);
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	bf14      	ite	ne
 80101ac:	2301      	movne	r3, #1
 80101ae:	2300      	moveq	r3, #0
 80101b0:	b2db      	uxtb	r3, r3
 80101b2:	60fb      	str	r3, [r7, #12]

    return ret;
 80101b4:	68fb      	ldr	r3, [r7, #12]
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	3710      	adds	r7, #16
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}

080101be <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80101be:	b580      	push	{r7, lr}
 80101c0:	b082      	sub	sp, #8
 80101c2:	af00      	add	r7, sp, #0
 80101c4:	6078      	str	r0, [r7, #4]
    osSemaphoreDelete (sobj);
 80101c6:	6878      	ldr	r0, [r7, #4]
 80101c8:	f000 f956 	bl	8010478 <osSemaphoreDelete>
    return 1;
 80101cc:	2301      	movs	r3, #1
}
 80101ce:	4618      	mov	r0, r3
 80101d0:	3708      	adds	r7, #8
 80101d2:	46bd      	mov	sp, r7
 80101d4:	bd80      	pop	{r7, pc}

080101d6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80101d6:	b580      	push	{r7, lr}
 80101d8:	b084      	sub	sp, #16
 80101da:	af00      	add	r7, sp, #0
 80101dc:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80101de:	2300      	movs	r3, #0
 80101e0:	60fb      	str	r3, [r7, #12]

  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 80101e2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80101e6:	6878      	ldr	r0, [r7, #4]
 80101e8:	f000 f8c2 	bl	8010370 <osSemaphoreWait>
 80101ec:	4603      	mov	r3, r0
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d101      	bne.n	80101f6 <ff_req_grant+0x20>
  {
    ret = 1;
 80101f2:	2301      	movs	r3, #1
 80101f4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80101f6:	68fb      	ldr	r3, [r7, #12]
}
 80101f8:	4618      	mov	r0, r3
 80101fa:	3710      	adds	r7, #16
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}

08010200 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b082      	sub	sp, #8
 8010204:	af00      	add	r7, sp, #0
 8010206:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(sobj);
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f000 f8ff 	bl	801040c <osSemaphoreRelease>
}
 801020e:	bf00      	nop
 8010210:	3708      	adds	r7, #8
 8010212:	46bd      	mov	sp, r7
 8010214:	bd80      	pop	{r7, pc}

08010216 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8010216:	b480      	push	{r7}
 8010218:	b085      	sub	sp, #20
 801021a:	af00      	add	r7, sp, #0
 801021c:	4603      	mov	r3, r0
 801021e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010220:	2300      	movs	r3, #0
 8010222:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8010224:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010228:	2b84      	cmp	r3, #132	; 0x84
 801022a:	d005      	beq.n	8010238 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 801022c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	4413      	add	r3, r2
 8010234:	3303      	adds	r3, #3
 8010236:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8010238:	68fb      	ldr	r3, [r7, #12]
}
 801023a:	4618      	mov	r0, r3
 801023c:	3714      	adds	r7, #20
 801023e:	46bd      	mov	sp, r7
 8010240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010244:	4770      	bx	lr

08010246 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8010246:	b480      	push	{r7}
 8010248:	b083      	sub	sp, #12
 801024a:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801024c:	f3ef 8305 	mrs	r3, IPSR
 8010250:	607b      	str	r3, [r7, #4]
  return(result);
 8010252:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8010254:	2b00      	cmp	r3, #0
 8010256:	bf14      	ite	ne
 8010258:	2301      	movne	r3, #1
 801025a:	2300      	moveq	r3, #0
 801025c:	b2db      	uxtb	r3, r3
}
 801025e:	4618      	mov	r0, r3
 8010260:	370c      	adds	r7, #12
 8010262:	46bd      	mov	sp, r7
 8010264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010268:	4770      	bx	lr

0801026a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801026a:	b580      	push	{r7, lr}
 801026c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801026e:	f001 fb0d 	bl	801188c <vTaskStartScheduler>
  
  return osOK;
 8010272:	2300      	movs	r3, #0
}
 8010274:	4618      	mov	r0, r3
 8010276:	bd80      	pop	{r7, pc}

08010278 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 801027c:	f001 ff2a 	bl	80120d4 <xTaskGetSchedulerState>
 8010280:	4603      	mov	r3, r0
 8010282:	2b01      	cmp	r3, #1
 8010284:	d101      	bne.n	801028a <osKernelRunning+0x12>
    return 0;
 8010286:	2300      	movs	r3, #0
 8010288:	e000      	b.n	801028c <osKernelRunning+0x14>
  else
    return 1;
 801028a:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 801028c:	4618      	mov	r0, r3
 801028e:	bd80      	pop	{r7, pc}

08010290 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8010294:	f7ff ffd7 	bl	8010246 <inHandlerMode>
 8010298:	4603      	mov	r3, r0
 801029a:	2b00      	cmp	r3, #0
 801029c:	d003      	beq.n	80102a6 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 801029e:	f001 fbfb 	bl	8011a98 <xTaskGetTickCountFromISR>
 80102a2:	4603      	mov	r3, r0
 80102a4:	e002      	b.n	80102ac <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 80102a6:	f001 fbe7 	bl	8011a78 <xTaskGetTickCount>
 80102aa:	4603      	mov	r3, r0
  }
}
 80102ac:	4618      	mov	r0, r3
 80102ae:	bd80      	pop	{r7, pc}

080102b0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80102b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80102b2:	b087      	sub	sp, #28
 80102b4:	af02      	add	r7, sp, #8
 80102b6:	6078      	str	r0, [r7, #4]
 80102b8:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	685c      	ldr	r4, [r3, #4]
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80102c6:	b29e      	uxth	r6, r3
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80102ce:	4618      	mov	r0, r3
 80102d0:	f7ff ffa1 	bl	8010216 <makeFreeRtosPriority>
 80102d4:	4602      	mov	r2, r0
 80102d6:	f107 030c 	add.w	r3, r7, #12
 80102da:	9301      	str	r3, [sp, #4]
 80102dc:	9200      	str	r2, [sp, #0]
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	4632      	mov	r2, r6
 80102e2:	4629      	mov	r1, r5
 80102e4:	4620      	mov	r0, r4
 80102e6:	f001 f965 	bl	80115b4 <xTaskCreate>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b01      	cmp	r3, #1
 80102ee:	d001      	beq.n	80102f4 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80102f0:	2300      	movs	r3, #0
 80102f2:	e000      	b.n	80102f6 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80102f4:	68fb      	ldr	r3, [r7, #12]
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3714      	adds	r7, #20
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080102fe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80102fe:	b580      	push	{r7, lr}
 8010300:	b084      	sub	sp, #16
 8010302:	af00      	add	r7, sp, #0
 8010304:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d001      	beq.n	8010314 <osDelay+0x16>
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	e000      	b.n	8010316 <osDelay+0x18>
 8010314:	2301      	movs	r3, #1
 8010316:	4618      	mov	r0, r3
 8010318:	f001 fa82 	bl	8011820 <vTaskDelay>
  
  return osOK;
 801031c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801031e:	4618      	mov	r0, r3
 8010320:	3710      	adds	r7, #16
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}

08010326 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8010326:	b580      	push	{r7, lr}
 8010328:	b084      	sub	sp, #16
 801032a:	af00      	add	r7, sp, #0
 801032c:	6078      	str	r0, [r7, #4]
 801032e:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 8010330:	683b      	ldr	r3, [r7, #0]
 8010332:	2b01      	cmp	r3, #1
 8010334:	d110      	bne.n	8010358 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 8010336:	2203      	movs	r2, #3
 8010338:	2100      	movs	r1, #0
 801033a:	2001      	movs	r0, #1
 801033c:	f000 fa94 	bl	8010868 <xQueueGenericCreate>
 8010340:	60f8      	str	r0, [r7, #12]
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d005      	beq.n	8010354 <osSemaphoreCreate+0x2e>
 8010348:	2300      	movs	r3, #0
 801034a:	2200      	movs	r2, #0
 801034c:	2100      	movs	r1, #0
 801034e:	68f8      	ldr	r0, [r7, #12]
 8010350:	f000 fb1a 	bl	8010988 <xQueueGenericSend>
    return sema;
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	e006      	b.n	8010366 <osSemaphoreCreate+0x40>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
 8010358:	683b      	ldr	r3, [r7, #0]
 801035a:	683a      	ldr	r2, [r7, #0]
 801035c:	4611      	mov	r1, r2
 801035e:	4618      	mov	r0, r3
 8010360:	f000 fadc 	bl	801091c <xQueueCreateCountingSemaphore>
 8010364:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8010366:	4618      	mov	r0, r3
 8010368:	3710      	adds	r7, #16
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}
	...

08010370 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b084      	sub	sp, #16
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801037a:	2300      	movs	r3, #0
 801037c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	2b00      	cmp	r3, #0
 8010382:	d101      	bne.n	8010388 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8010384:	2380      	movs	r3, #128	; 0x80
 8010386:	e03a      	b.n	80103fe <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8010388:	2300      	movs	r3, #0
 801038a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010392:	d103      	bne.n	801039c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8010394:	f04f 33ff 	mov.w	r3, #4294967295
 8010398:	60fb      	str	r3, [r7, #12]
 801039a:	e009      	b.n	80103b0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d006      	beq.n	80103b0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80103a2:	683b      	ldr	r3, [r7, #0]
 80103a4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d101      	bne.n	80103b0 <osSemaphoreWait+0x40>
      ticks = 1;
 80103ac:	2301      	movs	r3, #1
 80103ae:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80103b0:	f7ff ff49 	bl	8010246 <inHandlerMode>
 80103b4:	4603      	mov	r3, r0
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d017      	beq.n	80103ea <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80103ba:	f107 0308 	add.w	r3, r7, #8
 80103be:	461a      	mov	r2, r3
 80103c0:	2100      	movs	r1, #0
 80103c2:	6878      	ldr	r0, [r7, #4]
 80103c4:	f000 ff02 	bl	80111cc <xQueueReceiveFromISR>
 80103c8:	4603      	mov	r3, r0
 80103ca:	2b01      	cmp	r3, #1
 80103cc:	d001      	beq.n	80103d2 <osSemaphoreWait+0x62>
      return osErrorOS;
 80103ce:	23ff      	movs	r3, #255	; 0xff
 80103d0:	e015      	b.n	80103fe <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80103d2:	68bb      	ldr	r3, [r7, #8]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d011      	beq.n	80103fc <osSemaphoreWait+0x8c>
 80103d8:	4b0b      	ldr	r3, [pc, #44]	; (8010408 <osSemaphoreWait+0x98>)
 80103da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80103de:	601a      	str	r2, [r3, #0]
 80103e0:	f3bf 8f4f 	dsb	sy
 80103e4:	f3bf 8f6f 	isb	sy
 80103e8:	e008      	b.n	80103fc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80103ea:	68f9      	ldr	r1, [r7, #12]
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f000 fddd 	bl	8010fac <xQueueSemaphoreTake>
 80103f2:	4603      	mov	r3, r0
 80103f4:	2b01      	cmp	r3, #1
 80103f6:	d001      	beq.n	80103fc <osSemaphoreWait+0x8c>
    return osErrorOS;
 80103f8:	23ff      	movs	r3, #255	; 0xff
 80103fa:	e000      	b.n	80103fe <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80103fc:	2300      	movs	r3, #0
}
 80103fe:	4618      	mov	r0, r3
 8010400:	3710      	adds	r7, #16
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}
 8010406:	bf00      	nop
 8010408:	e000ed04 	.word	0xe000ed04

0801040c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b084      	sub	sp, #16
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8010414:	2300      	movs	r3, #0
 8010416:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8010418:	2300      	movs	r3, #0
 801041a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 801041c:	f7ff ff13 	bl	8010246 <inHandlerMode>
 8010420:	4603      	mov	r3, r0
 8010422:	2b00      	cmp	r3, #0
 8010424:	d016      	beq.n	8010454 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8010426:	f107 0308 	add.w	r3, r7, #8
 801042a:	4619      	mov	r1, r3
 801042c:	6878      	ldr	r0, [r7, #4]
 801042e:	f000 fc49 	bl	8010cc4 <xQueueGiveFromISR>
 8010432:	4603      	mov	r3, r0
 8010434:	2b01      	cmp	r3, #1
 8010436:	d001      	beq.n	801043c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8010438:	23ff      	movs	r3, #255	; 0xff
 801043a:	e017      	b.n	801046c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	2b00      	cmp	r3, #0
 8010440:	d013      	beq.n	801046a <osSemaphoreRelease+0x5e>
 8010442:	4b0c      	ldr	r3, [pc, #48]	; (8010474 <osSemaphoreRelease+0x68>)
 8010444:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010448:	601a      	str	r2, [r3, #0]
 801044a:	f3bf 8f4f 	dsb	sy
 801044e:	f3bf 8f6f 	isb	sy
 8010452:	e00a      	b.n	801046a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8010454:	2300      	movs	r3, #0
 8010456:	2200      	movs	r2, #0
 8010458:	2100      	movs	r1, #0
 801045a:	6878      	ldr	r0, [r7, #4]
 801045c:	f000 fa94 	bl	8010988 <xQueueGenericSend>
 8010460:	4603      	mov	r3, r0
 8010462:	2b01      	cmp	r3, #1
 8010464:	d001      	beq.n	801046a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8010466:	23ff      	movs	r3, #255	; 0xff
 8010468:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 801046a:	68fb      	ldr	r3, [r7, #12]
}
 801046c:	4618      	mov	r0, r3
 801046e:	3710      	adds	r7, #16
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}
 8010474:	e000ed04 	.word	0xe000ed04

08010478 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8010478:	b580      	push	{r7, lr}
 801047a:	b082      	sub	sp, #8
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8010480:	f7ff fee1 	bl	8010246 <inHandlerMode>
 8010484:	4603      	mov	r3, r0
 8010486:	2b00      	cmp	r3, #0
 8010488:	d001      	beq.n	801048e <osSemaphoreDelete+0x16>
    return osErrorISR;
 801048a:	2382      	movs	r3, #130	; 0x82
 801048c:	e003      	b.n	8010496 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 801048e:	6878      	ldr	r0, [r7, #4]
 8010490:	f000 ff1f 	bl	80112d2 <vQueueDelete>

  return osOK; 
 8010494:	2300      	movs	r3, #0
}
 8010496:	4618      	mov	r0, r3
 8010498:	3708      	adds	r7, #8
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}

0801049e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 801049e:	b580      	push	{r7, lr}
 80104a0:	b082      	sub	sp, #8
 80104a2:	af00      	add	r7, sp, #0
 80104a4:	6078      	str	r0, [r7, #4]
 80104a6:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	6818      	ldr	r0, [r3, #0]
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	685b      	ldr	r3, [r3, #4]
 80104b0:	2200      	movs	r2, #0
 80104b2:	4619      	mov	r1, r3
 80104b4:	f000 f9d8 	bl	8010868 <xQueueGenericCreate>
 80104b8:	4603      	mov	r3, r0
#endif
}
 80104ba:	4618      	mov	r0, r3
 80104bc:	3708      	adds	r7, #8
 80104be:	46bd      	mov	sp, r7
 80104c0:	bd80      	pop	{r7, pc}
	...

080104c4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b086      	sub	sp, #24
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	60f8      	str	r0, [r7, #12]
 80104cc:	60b9      	str	r1, [r7, #8]
 80104ce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80104d0:	2300      	movs	r3, #0
 80104d2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80104d8:	697b      	ldr	r3, [r7, #20]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d101      	bne.n	80104e2 <osMessagePut+0x1e>
    ticks = 1;
 80104de:	2301      	movs	r3, #1
 80104e0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80104e2:	f7ff feb0 	bl	8010246 <inHandlerMode>
 80104e6:	4603      	mov	r3, r0
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d018      	beq.n	801051e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80104ec:	f107 0210 	add.w	r2, r7, #16
 80104f0:	f107 0108 	add.w	r1, r7, #8
 80104f4:	2300      	movs	r3, #0
 80104f6:	68f8      	ldr	r0, [r7, #12]
 80104f8:	f000 fb48 	bl	8010b8c <xQueueGenericSendFromISR>
 80104fc:	4603      	mov	r3, r0
 80104fe:	2b01      	cmp	r3, #1
 8010500:	d001      	beq.n	8010506 <osMessagePut+0x42>
      return osErrorOS;
 8010502:	23ff      	movs	r3, #255	; 0xff
 8010504:	e018      	b.n	8010538 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010506:	693b      	ldr	r3, [r7, #16]
 8010508:	2b00      	cmp	r3, #0
 801050a:	d014      	beq.n	8010536 <osMessagePut+0x72>
 801050c:	4b0c      	ldr	r3, [pc, #48]	; (8010540 <osMessagePut+0x7c>)
 801050e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010512:	601a      	str	r2, [r3, #0]
 8010514:	f3bf 8f4f 	dsb	sy
 8010518:	f3bf 8f6f 	isb	sy
 801051c:	e00b      	b.n	8010536 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801051e:	f107 0108 	add.w	r1, r7, #8
 8010522:	2300      	movs	r3, #0
 8010524:	697a      	ldr	r2, [r7, #20]
 8010526:	68f8      	ldr	r0, [r7, #12]
 8010528:	f000 fa2e 	bl	8010988 <xQueueGenericSend>
 801052c:	4603      	mov	r3, r0
 801052e:	2b01      	cmp	r3, #1
 8010530:	d001      	beq.n	8010536 <osMessagePut+0x72>
      return osErrorOS;
 8010532:	23ff      	movs	r3, #255	; 0xff
 8010534:	e000      	b.n	8010538 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8010536:	2300      	movs	r3, #0
}
 8010538:	4618      	mov	r0, r3
 801053a:	3718      	adds	r7, #24
 801053c:	46bd      	mov	sp, r7
 801053e:	bd80      	pop	{r7, pc}
 8010540:	e000ed04 	.word	0xe000ed04

08010544 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8010544:	b590      	push	{r4, r7, lr}
 8010546:	b08b      	sub	sp, #44	; 0x2c
 8010548:	af00      	add	r7, sp, #0
 801054a:	60f8      	str	r0, [r7, #12]
 801054c:	60b9      	str	r1, [r7, #8]
 801054e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8010554:	2300      	movs	r3, #0
 8010556:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8010558:	68bb      	ldr	r3, [r7, #8]
 801055a:	2b00      	cmp	r3, #0
 801055c:	d10a      	bne.n	8010574 <osMessageGet+0x30>
    event.status = osErrorParameter;
 801055e:	2380      	movs	r3, #128	; 0x80
 8010560:	617b      	str	r3, [r7, #20]
    return event;
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	461c      	mov	r4, r3
 8010566:	f107 0314 	add.w	r3, r7, #20
 801056a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801056e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010572:	e054      	b.n	801061e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8010574:	2300      	movs	r3, #0
 8010576:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8010578:	2300      	movs	r3, #0
 801057a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010582:	d103      	bne.n	801058c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8010584:	f04f 33ff 	mov.w	r3, #4294967295
 8010588:	627b      	str	r3, [r7, #36]	; 0x24
 801058a:	e009      	b.n	80105a0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d006      	beq.n	80105a0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8010596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010598:	2b00      	cmp	r3, #0
 801059a:	d101      	bne.n	80105a0 <osMessageGet+0x5c>
      ticks = 1;
 801059c:	2301      	movs	r3, #1
 801059e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80105a0:	f7ff fe51 	bl	8010246 <inHandlerMode>
 80105a4:	4603      	mov	r3, r0
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d01c      	beq.n	80105e4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80105aa:	f107 0220 	add.w	r2, r7, #32
 80105ae:	f107 0314 	add.w	r3, r7, #20
 80105b2:	3304      	adds	r3, #4
 80105b4:	4619      	mov	r1, r3
 80105b6:	68b8      	ldr	r0, [r7, #8]
 80105b8:	f000 fe08 	bl	80111cc <xQueueReceiveFromISR>
 80105bc:	4603      	mov	r3, r0
 80105be:	2b01      	cmp	r3, #1
 80105c0:	d102      	bne.n	80105c8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80105c2:	2310      	movs	r3, #16
 80105c4:	617b      	str	r3, [r7, #20]
 80105c6:	e001      	b.n	80105cc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80105c8:	2300      	movs	r3, #0
 80105ca:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80105cc:	6a3b      	ldr	r3, [r7, #32]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d01d      	beq.n	801060e <osMessageGet+0xca>
 80105d2:	4b15      	ldr	r3, [pc, #84]	; (8010628 <osMessageGet+0xe4>)
 80105d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80105d8:	601a      	str	r2, [r3, #0]
 80105da:	f3bf 8f4f 	dsb	sy
 80105de:	f3bf 8f6f 	isb	sy
 80105e2:	e014      	b.n	801060e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80105e4:	f107 0314 	add.w	r3, r7, #20
 80105e8:	3304      	adds	r3, #4
 80105ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80105ec:	4619      	mov	r1, r3
 80105ee:	68b8      	ldr	r0, [r7, #8]
 80105f0:	f000 fbfa 	bl	8010de8 <xQueueReceive>
 80105f4:	4603      	mov	r3, r0
 80105f6:	2b01      	cmp	r3, #1
 80105f8:	d102      	bne.n	8010600 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80105fa:	2310      	movs	r3, #16
 80105fc:	617b      	str	r3, [r7, #20]
 80105fe:	e006      	b.n	801060e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8010600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010602:	2b00      	cmp	r3, #0
 8010604:	d101      	bne.n	801060a <osMessageGet+0xc6>
 8010606:	2300      	movs	r3, #0
 8010608:	e000      	b.n	801060c <osMessageGet+0xc8>
 801060a:	2340      	movs	r3, #64	; 0x40
 801060c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	461c      	mov	r4, r3
 8010612:	f107 0314 	add.w	r3, r7, #20
 8010616:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801061a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801061e:	68f8      	ldr	r0, [r7, #12]
 8010620:	372c      	adds	r7, #44	; 0x2c
 8010622:	46bd      	mov	sp, r7
 8010624:	bd90      	pop	{r4, r7, pc}
 8010626:	bf00      	nop
 8010628:	e000ed04 	.word	0xe000ed04

0801062c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801062c:	b480      	push	{r7}
 801062e:	b083      	sub	sp, #12
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	f103 0208 	add.w	r2, r3, #8
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	f04f 32ff 	mov.w	r2, #4294967295
 8010644:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	f103 0208 	add.w	r2, r3, #8
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	f103 0208 	add.w	r2, r3, #8
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2200      	movs	r2, #0
 801065e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010660:	bf00      	nop
 8010662:	370c      	adds	r7, #12
 8010664:	46bd      	mov	sp, r7
 8010666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066a:	4770      	bx	lr

0801066c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801066c:	b480      	push	{r7}
 801066e:	b083      	sub	sp, #12
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2200      	movs	r2, #0
 8010678:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801067a:	bf00      	nop
 801067c:	370c      	adds	r7, #12
 801067e:	46bd      	mov	sp, r7
 8010680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010684:	4770      	bx	lr

08010686 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010686:	b480      	push	{r7}
 8010688:	b085      	sub	sp, #20
 801068a:	af00      	add	r7, sp, #0
 801068c:	6078      	str	r0, [r7, #4]
 801068e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010696:	683b      	ldr	r3, [r7, #0]
 8010698:	68fa      	ldr	r2, [r7, #12]
 801069a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801069c:	68fb      	ldr	r3, [r7, #12]
 801069e:	689a      	ldr	r2, [r3, #8]
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	689b      	ldr	r3, [r3, #8]
 80106a8:	683a      	ldr	r2, [r7, #0]
 80106aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	683a      	ldr	r2, [r7, #0]
 80106b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	687a      	ldr	r2, [r7, #4]
 80106b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	1c5a      	adds	r2, r3, #1
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	601a      	str	r2, [r3, #0]
}
 80106c2:	bf00      	nop
 80106c4:	3714      	adds	r7, #20
 80106c6:	46bd      	mov	sp, r7
 80106c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106cc:	4770      	bx	lr

080106ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80106ce:	b480      	push	{r7}
 80106d0:	b085      	sub	sp, #20
 80106d2:	af00      	add	r7, sp, #0
 80106d4:	6078      	str	r0, [r7, #4]
 80106d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80106d8:	683b      	ldr	r3, [r7, #0]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80106de:	68bb      	ldr	r3, [r7, #8]
 80106e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106e4:	d103      	bne.n	80106ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	691b      	ldr	r3, [r3, #16]
 80106ea:	60fb      	str	r3, [r7, #12]
 80106ec:	e00c      	b.n	8010708 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	3308      	adds	r3, #8
 80106f2:	60fb      	str	r3, [r7, #12]
 80106f4:	e002      	b.n	80106fc <vListInsert+0x2e>
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	685b      	ldr	r3, [r3, #4]
 80106fa:	60fb      	str	r3, [r7, #12]
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	685b      	ldr	r3, [r3, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	68ba      	ldr	r2, [r7, #8]
 8010704:	429a      	cmp	r2, r3
 8010706:	d2f6      	bcs.n	80106f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	685a      	ldr	r2, [r3, #4]
 801070c:	683b      	ldr	r3, [r7, #0]
 801070e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010710:	683b      	ldr	r3, [r7, #0]
 8010712:	685b      	ldr	r3, [r3, #4]
 8010714:	683a      	ldr	r2, [r7, #0]
 8010716:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010718:	683b      	ldr	r3, [r7, #0]
 801071a:	68fa      	ldr	r2, [r7, #12]
 801071c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	683a      	ldr	r2, [r7, #0]
 8010722:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8010724:	683b      	ldr	r3, [r7, #0]
 8010726:	687a      	ldr	r2, [r7, #4]
 8010728:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	1c5a      	adds	r2, r3, #1
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	601a      	str	r2, [r3, #0]
}
 8010734:	bf00      	nop
 8010736:	3714      	adds	r7, #20
 8010738:	46bd      	mov	sp, r7
 801073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073e:	4770      	bx	lr

08010740 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010740:	b480      	push	{r7}
 8010742:	b085      	sub	sp, #20
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	691b      	ldr	r3, [r3, #16]
 801074c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	685b      	ldr	r3, [r3, #4]
 8010752:	687a      	ldr	r2, [r7, #4]
 8010754:	6892      	ldr	r2, [r2, #8]
 8010756:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	689b      	ldr	r3, [r3, #8]
 801075c:	687a      	ldr	r2, [r7, #4]
 801075e:	6852      	ldr	r2, [r2, #4]
 8010760:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	685b      	ldr	r3, [r3, #4]
 8010766:	687a      	ldr	r2, [r7, #4]
 8010768:	429a      	cmp	r2, r3
 801076a:	d103      	bne.n	8010774 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	689a      	ldr	r2, [r3, #8]
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	2200      	movs	r2, #0
 8010778:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	1e5a      	subs	r2, r3, #1
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	681b      	ldr	r3, [r3, #0]
}
 8010788:	4618      	mov	r0, r3
 801078a:	3714      	adds	r7, #20
 801078c:	46bd      	mov	sp, r7
 801078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010792:	4770      	bx	lr

08010794 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b084      	sub	sp, #16
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
 801079c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d10b      	bne.n	80107c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80107a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107ac:	b672      	cpsid	i
 80107ae:	f383 8811 	msr	BASEPRI, r3
 80107b2:	f3bf 8f6f 	isb	sy
 80107b6:	f3bf 8f4f 	dsb	sy
 80107ba:	b662      	cpsie	i
 80107bc:	60bb      	str	r3, [r7, #8]
 80107be:	e7fe      	b.n	80107be <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 80107c0:	f001 ffda 	bl	8012778 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	681a      	ldr	r2, [r3, #0]
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80107cc:	68f9      	ldr	r1, [r7, #12]
 80107ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80107d0:	fb01 f303 	mul.w	r3, r1, r3
 80107d4:	441a      	add	r2, r3
 80107d6:	68fb      	ldr	r3, [r7, #12]
 80107d8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	2200      	movs	r2, #0
 80107de:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	681a      	ldr	r2, [r3, #0]
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	681a      	ldr	r2, [r3, #0]
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80107f0:	3b01      	subs	r3, #1
 80107f2:	68f9      	ldr	r1, [r7, #12]
 80107f4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80107f6:	fb01 f303 	mul.w	r3, r1, r3
 80107fa:	441a      	add	r2, r3
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	22ff      	movs	r2, #255	; 0xff
 8010804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	22ff      	movs	r2, #255	; 0xff
 801080c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	2b00      	cmp	r3, #0
 8010814:	d114      	bne.n	8010840 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010816:	68fb      	ldr	r3, [r7, #12]
 8010818:	691b      	ldr	r3, [r3, #16]
 801081a:	2b00      	cmp	r3, #0
 801081c:	d01a      	beq.n	8010854 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	3310      	adds	r3, #16
 8010822:	4618      	mov	r0, r3
 8010824:	f001 fab0 	bl	8011d88 <xTaskRemoveFromEventList>
 8010828:	4603      	mov	r3, r0
 801082a:	2b00      	cmp	r3, #0
 801082c:	d012      	beq.n	8010854 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801082e:	4b0d      	ldr	r3, [pc, #52]	; (8010864 <xQueueGenericReset+0xd0>)
 8010830:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010834:	601a      	str	r2, [r3, #0]
 8010836:	f3bf 8f4f 	dsb	sy
 801083a:	f3bf 8f6f 	isb	sy
 801083e:	e009      	b.n	8010854 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	3310      	adds	r3, #16
 8010844:	4618      	mov	r0, r3
 8010846:	f7ff fef1 	bl	801062c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	3324      	adds	r3, #36	; 0x24
 801084e:	4618      	mov	r0, r3
 8010850:	f7ff feec 	bl	801062c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010854:	f001 ffc2 	bl	80127dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010858:	2301      	movs	r3, #1
}
 801085a:	4618      	mov	r0, r3
 801085c:	3710      	adds	r7, #16
 801085e:	46bd      	mov	sp, r7
 8010860:	bd80      	pop	{r7, pc}
 8010862:	bf00      	nop
 8010864:	e000ed04 	.word	0xe000ed04

08010868 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010868:	b580      	push	{r7, lr}
 801086a:	b08a      	sub	sp, #40	; 0x28
 801086c:	af02      	add	r7, sp, #8
 801086e:	60f8      	str	r0, [r7, #12]
 8010870:	60b9      	str	r1, [r7, #8]
 8010872:	4613      	mov	r3, r2
 8010874:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d10b      	bne.n	8010894 <xQueueGenericCreate+0x2c>
 801087c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010880:	b672      	cpsid	i
 8010882:	f383 8811 	msr	BASEPRI, r3
 8010886:	f3bf 8f6f 	isb	sy
 801088a:	f3bf 8f4f 	dsb	sy
 801088e:	b662      	cpsie	i
 8010890:	613b      	str	r3, [r7, #16]
 8010892:	e7fe      	b.n	8010892 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8010894:	68bb      	ldr	r3, [r7, #8]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d102      	bne.n	80108a0 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801089a:	2300      	movs	r3, #0
 801089c:	61fb      	str	r3, [r7, #28]
 801089e:	e004      	b.n	80108aa <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	68ba      	ldr	r2, [r7, #8]
 80108a4:	fb02 f303 	mul.w	r3, r2, r3
 80108a8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80108aa:	69fb      	ldr	r3, [r7, #28]
 80108ac:	3348      	adds	r3, #72	; 0x48
 80108ae:	4618      	mov	r0, r3
 80108b0:	f002 f884 	bl	80129bc <pvPortMalloc>
 80108b4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80108b6:	69bb      	ldr	r3, [r7, #24]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d00b      	beq.n	80108d4 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80108bc:	69bb      	ldr	r3, [r7, #24]
 80108be:	3348      	adds	r3, #72	; 0x48
 80108c0:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80108c2:	79fa      	ldrb	r2, [r7, #7]
 80108c4:	69bb      	ldr	r3, [r7, #24]
 80108c6:	9300      	str	r3, [sp, #0]
 80108c8:	4613      	mov	r3, r2
 80108ca:	697a      	ldr	r2, [r7, #20]
 80108cc:	68b9      	ldr	r1, [r7, #8]
 80108ce:	68f8      	ldr	r0, [r7, #12]
 80108d0:	f000 f805 	bl	80108de <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80108d4:	69bb      	ldr	r3, [r7, #24]
	}
 80108d6:	4618      	mov	r0, r3
 80108d8:	3720      	adds	r7, #32
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}

080108de <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80108de:	b580      	push	{r7, lr}
 80108e0:	b084      	sub	sp, #16
 80108e2:	af00      	add	r7, sp, #0
 80108e4:	60f8      	str	r0, [r7, #12]
 80108e6:	60b9      	str	r1, [r7, #8]
 80108e8:	607a      	str	r2, [r7, #4]
 80108ea:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80108ec:	68bb      	ldr	r3, [r7, #8]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d103      	bne.n	80108fa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80108f2:	69bb      	ldr	r3, [r7, #24]
 80108f4:	69ba      	ldr	r2, [r7, #24]
 80108f6:	601a      	str	r2, [r3, #0]
 80108f8:	e002      	b.n	8010900 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80108fa:	69bb      	ldr	r3, [r7, #24]
 80108fc:	687a      	ldr	r2, [r7, #4]
 80108fe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010900:	69bb      	ldr	r3, [r7, #24]
 8010902:	68fa      	ldr	r2, [r7, #12]
 8010904:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010906:	69bb      	ldr	r3, [r7, #24]
 8010908:	68ba      	ldr	r2, [r7, #8]
 801090a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801090c:	2101      	movs	r1, #1
 801090e:	69b8      	ldr	r0, [r7, #24]
 8010910:	f7ff ff40 	bl	8010794 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010914:	bf00      	nop
 8010916:	3710      	adds	r7, #16
 8010918:	46bd      	mov	sp, r7
 801091a:	bd80      	pop	{r7, pc}

0801091c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801091c:	b580      	push	{r7, lr}
 801091e:	b086      	sub	sp, #24
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
 8010924:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d10b      	bne.n	8010944 <xQueueCreateCountingSemaphore+0x28>
 801092c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010930:	b672      	cpsid	i
 8010932:	f383 8811 	msr	BASEPRI, r3
 8010936:	f3bf 8f6f 	isb	sy
 801093a:	f3bf 8f4f 	dsb	sy
 801093e:	b662      	cpsie	i
 8010940:	613b      	str	r3, [r7, #16]
 8010942:	e7fe      	b.n	8010942 <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010944:	683a      	ldr	r2, [r7, #0]
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	429a      	cmp	r2, r3
 801094a:	d90b      	bls.n	8010964 <xQueueCreateCountingSemaphore+0x48>
 801094c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010950:	b672      	cpsid	i
 8010952:	f383 8811 	msr	BASEPRI, r3
 8010956:	f3bf 8f6f 	isb	sy
 801095a:	f3bf 8f4f 	dsb	sy
 801095e:	b662      	cpsie	i
 8010960:	60fb      	str	r3, [r7, #12]
 8010962:	e7fe      	b.n	8010962 <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010964:	2202      	movs	r2, #2
 8010966:	2100      	movs	r1, #0
 8010968:	6878      	ldr	r0, [r7, #4]
 801096a:	f7ff ff7d 	bl	8010868 <xQueueGenericCreate>
 801096e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8010970:	697b      	ldr	r3, [r7, #20]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d002      	beq.n	801097c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	683a      	ldr	r2, [r7, #0]
 801097a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801097c:	697b      	ldr	r3, [r7, #20]
	}
 801097e:	4618      	mov	r0, r3
 8010980:	3718      	adds	r7, #24
 8010982:	46bd      	mov	sp, r7
 8010984:	bd80      	pop	{r7, pc}
	...

08010988 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010988:	b580      	push	{r7, lr}
 801098a:	b08e      	sub	sp, #56	; 0x38
 801098c:	af00      	add	r7, sp, #0
 801098e:	60f8      	str	r0, [r7, #12]
 8010990:	60b9      	str	r1, [r7, #8]
 8010992:	607a      	str	r2, [r7, #4]
 8010994:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010996:	2300      	movs	r3, #0
 8010998:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801099e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d10b      	bne.n	80109bc <xQueueGenericSend+0x34>
 80109a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109a8:	b672      	cpsid	i
 80109aa:	f383 8811 	msr	BASEPRI, r3
 80109ae:	f3bf 8f6f 	isb	sy
 80109b2:	f3bf 8f4f 	dsb	sy
 80109b6:	b662      	cpsie	i
 80109b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80109ba:	e7fe      	b.n	80109ba <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80109bc:	68bb      	ldr	r3, [r7, #8]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d103      	bne.n	80109ca <xQueueGenericSend+0x42>
 80109c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d101      	bne.n	80109ce <xQueueGenericSend+0x46>
 80109ca:	2301      	movs	r3, #1
 80109cc:	e000      	b.n	80109d0 <xQueueGenericSend+0x48>
 80109ce:	2300      	movs	r3, #0
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d10b      	bne.n	80109ec <xQueueGenericSend+0x64>
 80109d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d8:	b672      	cpsid	i
 80109da:	f383 8811 	msr	BASEPRI, r3
 80109de:	f3bf 8f6f 	isb	sy
 80109e2:	f3bf 8f4f 	dsb	sy
 80109e6:	b662      	cpsie	i
 80109e8:	627b      	str	r3, [r7, #36]	; 0x24
 80109ea:	e7fe      	b.n	80109ea <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80109ec:	683b      	ldr	r3, [r7, #0]
 80109ee:	2b02      	cmp	r3, #2
 80109f0:	d103      	bne.n	80109fa <xQueueGenericSend+0x72>
 80109f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109f6:	2b01      	cmp	r3, #1
 80109f8:	d101      	bne.n	80109fe <xQueueGenericSend+0x76>
 80109fa:	2301      	movs	r3, #1
 80109fc:	e000      	b.n	8010a00 <xQueueGenericSend+0x78>
 80109fe:	2300      	movs	r3, #0
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d10b      	bne.n	8010a1c <xQueueGenericSend+0x94>
 8010a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a08:	b672      	cpsid	i
 8010a0a:	f383 8811 	msr	BASEPRI, r3
 8010a0e:	f3bf 8f6f 	isb	sy
 8010a12:	f3bf 8f4f 	dsb	sy
 8010a16:	b662      	cpsie	i
 8010a18:	623b      	str	r3, [r7, #32]
 8010a1a:	e7fe      	b.n	8010a1a <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010a1c:	f001 fb5a 	bl	80120d4 <xTaskGetSchedulerState>
 8010a20:	4603      	mov	r3, r0
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d102      	bne.n	8010a2c <xQueueGenericSend+0xa4>
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d101      	bne.n	8010a30 <xQueueGenericSend+0xa8>
 8010a2c:	2301      	movs	r3, #1
 8010a2e:	e000      	b.n	8010a32 <xQueueGenericSend+0xaa>
 8010a30:	2300      	movs	r3, #0
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d10b      	bne.n	8010a4e <xQueueGenericSend+0xc6>
 8010a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a3a:	b672      	cpsid	i
 8010a3c:	f383 8811 	msr	BASEPRI, r3
 8010a40:	f3bf 8f6f 	isb	sy
 8010a44:	f3bf 8f4f 	dsb	sy
 8010a48:	b662      	cpsie	i
 8010a4a:	61fb      	str	r3, [r7, #28]
 8010a4c:	e7fe      	b.n	8010a4c <xQueueGenericSend+0xc4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010a4e:	f001 fe93 	bl	8012778 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d302      	bcc.n	8010a64 <xQueueGenericSend+0xdc>
 8010a5e:	683b      	ldr	r3, [r7, #0]
 8010a60:	2b02      	cmp	r3, #2
 8010a62:	d129      	bne.n	8010ab8 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010a64:	683a      	ldr	r2, [r7, #0]
 8010a66:	68b9      	ldr	r1, [r7, #8]
 8010a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a6a:	f000 fc69 	bl	8011340 <prvCopyDataToQueue>
 8010a6e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d010      	beq.n	8010a9a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a7a:	3324      	adds	r3, #36	; 0x24
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	f001 f983 	bl	8011d88 <xTaskRemoveFromEventList>
 8010a82:	4603      	mov	r3, r0
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d013      	beq.n	8010ab0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010a88:	4b3f      	ldr	r3, [pc, #252]	; (8010b88 <xQueueGenericSend+0x200>)
 8010a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a8e:	601a      	str	r2, [r3, #0]
 8010a90:	f3bf 8f4f 	dsb	sy
 8010a94:	f3bf 8f6f 	isb	sy
 8010a98:	e00a      	b.n	8010ab0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d007      	beq.n	8010ab0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010aa0:	4b39      	ldr	r3, [pc, #228]	; (8010b88 <xQueueGenericSend+0x200>)
 8010aa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010aa6:	601a      	str	r2, [r3, #0]
 8010aa8:	f3bf 8f4f 	dsb	sy
 8010aac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010ab0:	f001 fe94 	bl	80127dc <vPortExitCritical>
				return pdPASS;
 8010ab4:	2301      	movs	r3, #1
 8010ab6:	e063      	b.n	8010b80 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d103      	bne.n	8010ac6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010abe:	f001 fe8d 	bl	80127dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	e05c      	b.n	8010b80 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010ac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d106      	bne.n	8010ada <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010acc:	f107 0314 	add.w	r3, r7, #20
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	f001 f9bd 	bl	8011e50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010ad6:	2301      	movs	r3, #1
 8010ad8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010ada:	f001 fe7f 	bl	80127dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010ade:	f000 ff1f 	bl	8011920 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010ae2:	f001 fe49 	bl	8012778 <vPortEnterCritical>
 8010ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ae8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010aec:	b25b      	sxtb	r3, r3
 8010aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010af2:	d103      	bne.n	8010afc <xQueueGenericSend+0x174>
 8010af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010af6:	2200      	movs	r2, #0
 8010af8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010afe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010b02:	b25b      	sxtb	r3, r3
 8010b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b08:	d103      	bne.n	8010b12 <xQueueGenericSend+0x18a>
 8010b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b0c:	2200      	movs	r2, #0
 8010b0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010b12:	f001 fe63 	bl	80127dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010b16:	1d3a      	adds	r2, r7, #4
 8010b18:	f107 0314 	add.w	r3, r7, #20
 8010b1c:	4611      	mov	r1, r2
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f001 f9ac 	bl	8011e7c <xTaskCheckForTimeOut>
 8010b24:	4603      	mov	r3, r0
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d124      	bne.n	8010b74 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010b2a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b2c:	f000 fd00 	bl	8011530 <prvIsQueueFull>
 8010b30:	4603      	mov	r3, r0
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d018      	beq.n	8010b68 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b38:	3310      	adds	r3, #16
 8010b3a:	687a      	ldr	r2, [r7, #4]
 8010b3c:	4611      	mov	r1, r2
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f001 f8fc 	bl	8011d3c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010b44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b46:	f000 fc8b 	bl	8011460 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010b4a:	f000 fef7 	bl	801193c <xTaskResumeAll>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	f47f af7c 	bne.w	8010a4e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010b56:	4b0c      	ldr	r3, [pc, #48]	; (8010b88 <xQueueGenericSend+0x200>)
 8010b58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b5c:	601a      	str	r2, [r3, #0]
 8010b5e:	f3bf 8f4f 	dsb	sy
 8010b62:	f3bf 8f6f 	isb	sy
 8010b66:	e772      	b.n	8010a4e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010b68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b6a:	f000 fc79 	bl	8011460 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b6e:	f000 fee5 	bl	801193c <xTaskResumeAll>
 8010b72:	e76c      	b.n	8010a4e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010b74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b76:	f000 fc73 	bl	8011460 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b7a:	f000 fedf 	bl	801193c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010b7e:	2300      	movs	r3, #0
		}
	}
}
 8010b80:	4618      	mov	r0, r3
 8010b82:	3738      	adds	r7, #56	; 0x38
 8010b84:	46bd      	mov	sp, r7
 8010b86:	bd80      	pop	{r7, pc}
 8010b88:	e000ed04 	.word	0xe000ed04

08010b8c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b08e      	sub	sp, #56	; 0x38
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	60f8      	str	r0, [r7, #12]
 8010b94:	60b9      	str	r1, [r7, #8]
 8010b96:	607a      	str	r2, [r7, #4]
 8010b98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d10b      	bne.n	8010bbc <xQueueGenericSendFromISR+0x30>
 8010ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ba8:	b672      	cpsid	i
 8010baa:	f383 8811 	msr	BASEPRI, r3
 8010bae:	f3bf 8f6f 	isb	sy
 8010bb2:	f3bf 8f4f 	dsb	sy
 8010bb6:	b662      	cpsie	i
 8010bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8010bba:	e7fe      	b.n	8010bba <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bbc:	68bb      	ldr	r3, [r7, #8]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d103      	bne.n	8010bca <xQueueGenericSendFromISR+0x3e>
 8010bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d101      	bne.n	8010bce <xQueueGenericSendFromISR+0x42>
 8010bca:	2301      	movs	r3, #1
 8010bcc:	e000      	b.n	8010bd0 <xQueueGenericSendFromISR+0x44>
 8010bce:	2300      	movs	r3, #0
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d10b      	bne.n	8010bec <xQueueGenericSendFromISR+0x60>
 8010bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bd8:	b672      	cpsid	i
 8010bda:	f383 8811 	msr	BASEPRI, r3
 8010bde:	f3bf 8f6f 	isb	sy
 8010be2:	f3bf 8f4f 	dsb	sy
 8010be6:	b662      	cpsie	i
 8010be8:	623b      	str	r3, [r7, #32]
 8010bea:	e7fe      	b.n	8010bea <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010bec:	683b      	ldr	r3, [r7, #0]
 8010bee:	2b02      	cmp	r3, #2
 8010bf0:	d103      	bne.n	8010bfa <xQueueGenericSendFromISR+0x6e>
 8010bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bf6:	2b01      	cmp	r3, #1
 8010bf8:	d101      	bne.n	8010bfe <xQueueGenericSendFromISR+0x72>
 8010bfa:	2301      	movs	r3, #1
 8010bfc:	e000      	b.n	8010c00 <xQueueGenericSendFromISR+0x74>
 8010bfe:	2300      	movs	r3, #0
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d10b      	bne.n	8010c1c <xQueueGenericSendFromISR+0x90>
 8010c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c08:	b672      	cpsid	i
 8010c0a:	f383 8811 	msr	BASEPRI, r3
 8010c0e:	f3bf 8f6f 	isb	sy
 8010c12:	f3bf 8f4f 	dsb	sy
 8010c16:	b662      	cpsie	i
 8010c18:	61fb      	str	r3, [r7, #28]
 8010c1a:	e7fe      	b.n	8010c1a <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010c1c:	f001 fe8c 	bl	8012938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010c20:	f3ef 8211 	mrs	r2, BASEPRI
 8010c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c28:	b672      	cpsid	i
 8010c2a:	f383 8811 	msr	BASEPRI, r3
 8010c2e:	f3bf 8f6f 	isb	sy
 8010c32:	f3bf 8f4f 	dsb	sy
 8010c36:	b662      	cpsie	i
 8010c38:	61ba      	str	r2, [r7, #24]
 8010c3a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010c3c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010c48:	429a      	cmp	r2, r3
 8010c4a:	d302      	bcc.n	8010c52 <xQueueGenericSendFromISR+0xc6>
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	2b02      	cmp	r3, #2
 8010c50:	d12c      	bne.n	8010cac <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c54:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010c58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010c5c:	683a      	ldr	r2, [r7, #0]
 8010c5e:	68b9      	ldr	r1, [r7, #8]
 8010c60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010c62:	f000 fb6d 	bl	8011340 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010c66:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8010c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c6e:	d112      	bne.n	8010c96 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d016      	beq.n	8010ca6 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c7a:	3324      	adds	r3, #36	; 0x24
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	f001 f883 	bl	8011d88 <xTaskRemoveFromEventList>
 8010c82:	4603      	mov	r3, r0
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d00e      	beq.n	8010ca6 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d00b      	beq.n	8010ca6 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	2201      	movs	r2, #1
 8010c92:	601a      	str	r2, [r3, #0]
 8010c94:	e007      	b.n	8010ca6 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010c96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010c9a:	3301      	adds	r3, #1
 8010c9c:	b2db      	uxtb	r3, r3
 8010c9e:	b25a      	sxtb	r2, r3
 8010ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ca2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8010caa:	e001      	b.n	8010cb0 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010cac:	2300      	movs	r3, #0
 8010cae:	637b      	str	r3, [r7, #52]	; 0x34
 8010cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cb2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010cb4:	693b      	ldr	r3, [r7, #16]
 8010cb6:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	3738      	adds	r7, #56	; 0x38
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bd80      	pop	{r7, pc}

08010cc4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b08e      	sub	sp, #56	; 0x38
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
 8010ccc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d10b      	bne.n	8010cf0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cdc:	b672      	cpsid	i
 8010cde:	f383 8811 	msr	BASEPRI, r3
 8010ce2:	f3bf 8f6f 	isb	sy
 8010ce6:	f3bf 8f4f 	dsb	sy
 8010cea:	b662      	cpsie	i
 8010cec:	623b      	str	r3, [r7, #32]
 8010cee:	e7fe      	b.n	8010cee <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d00b      	beq.n	8010d10 <xQueueGiveFromISR+0x4c>
 8010cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cfc:	b672      	cpsid	i
 8010cfe:	f383 8811 	msr	BASEPRI, r3
 8010d02:	f3bf 8f6f 	isb	sy
 8010d06:	f3bf 8f4f 	dsb	sy
 8010d0a:	b662      	cpsie	i
 8010d0c:	61fb      	str	r3, [r7, #28]
 8010d0e:	e7fe      	b.n	8010d0e <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8010d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d103      	bne.n	8010d20 <xQueueGiveFromISR+0x5c>
 8010d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d1a:	685b      	ldr	r3, [r3, #4]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d101      	bne.n	8010d24 <xQueueGiveFromISR+0x60>
 8010d20:	2301      	movs	r3, #1
 8010d22:	e000      	b.n	8010d26 <xQueueGiveFromISR+0x62>
 8010d24:	2300      	movs	r3, #0
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d10b      	bne.n	8010d42 <xQueueGiveFromISR+0x7e>
 8010d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d2e:	b672      	cpsid	i
 8010d30:	f383 8811 	msr	BASEPRI, r3
 8010d34:	f3bf 8f6f 	isb	sy
 8010d38:	f3bf 8f4f 	dsb	sy
 8010d3c:	b662      	cpsie	i
 8010d3e:	61bb      	str	r3, [r7, #24]
 8010d40:	e7fe      	b.n	8010d40 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010d42:	f001 fdf9 	bl	8012938 <vPortValidateInterruptPriority>
	__asm volatile
 8010d46:	f3ef 8211 	mrs	r2, BASEPRI
 8010d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d4e:	b672      	cpsid	i
 8010d50:	f383 8811 	msr	BASEPRI, r3
 8010d54:	f3bf 8f6f 	isb	sy
 8010d58:	f3bf 8f4f 	dsb	sy
 8010d5c:	b662      	cpsie	i
 8010d5e:	617a      	str	r2, [r7, #20]
 8010d60:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010d62:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010d64:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d6a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010d70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d72:	429a      	cmp	r2, r3
 8010d74:	d22b      	bcs.n	8010dce <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d82:	1c5a      	adds	r2, r3, #1
 8010d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d86:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010d88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d90:	d112      	bne.n	8010db8 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d016      	beq.n	8010dc8 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d9c:	3324      	adds	r3, #36	; 0x24
 8010d9e:	4618      	mov	r0, r3
 8010da0:	f000 fff2 	bl	8011d88 <xTaskRemoveFromEventList>
 8010da4:	4603      	mov	r3, r0
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d00e      	beq.n	8010dc8 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010daa:	683b      	ldr	r3, [r7, #0]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d00b      	beq.n	8010dc8 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010db0:	683b      	ldr	r3, [r7, #0]
 8010db2:	2201      	movs	r2, #1
 8010db4:	601a      	str	r2, [r3, #0]
 8010db6:	e007      	b.n	8010dc8 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010db8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010dbc:	3301      	adds	r3, #1
 8010dbe:	b2db      	uxtb	r3, r3
 8010dc0:	b25a      	sxtb	r2, r3
 8010dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010dc8:	2301      	movs	r3, #1
 8010dca:	637b      	str	r3, [r7, #52]	; 0x34
 8010dcc:	e001      	b.n	8010dd2 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010dce:	2300      	movs	r3, #0
 8010dd0:	637b      	str	r3, [r7, #52]	; 0x34
 8010dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dd4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010dde:	4618      	mov	r0, r3
 8010de0:	3738      	adds	r7, #56	; 0x38
 8010de2:	46bd      	mov	sp, r7
 8010de4:	bd80      	pop	{r7, pc}
	...

08010de8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b08c      	sub	sp, #48	; 0x30
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	60f8      	str	r0, [r7, #12]
 8010df0:	60b9      	str	r1, [r7, #8]
 8010df2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010df4:	2300      	movs	r3, #0
 8010df6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d10b      	bne.n	8010e1a <xQueueReceive+0x32>
	__asm volatile
 8010e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e06:	b672      	cpsid	i
 8010e08:	f383 8811 	msr	BASEPRI, r3
 8010e0c:	f3bf 8f6f 	isb	sy
 8010e10:	f3bf 8f4f 	dsb	sy
 8010e14:	b662      	cpsie	i
 8010e16:	623b      	str	r3, [r7, #32]
 8010e18:	e7fe      	b.n	8010e18 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010e1a:	68bb      	ldr	r3, [r7, #8]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d103      	bne.n	8010e28 <xQueueReceive+0x40>
 8010e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d101      	bne.n	8010e2c <xQueueReceive+0x44>
 8010e28:	2301      	movs	r3, #1
 8010e2a:	e000      	b.n	8010e2e <xQueueReceive+0x46>
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d10b      	bne.n	8010e4a <xQueueReceive+0x62>
 8010e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e36:	b672      	cpsid	i
 8010e38:	f383 8811 	msr	BASEPRI, r3
 8010e3c:	f3bf 8f6f 	isb	sy
 8010e40:	f3bf 8f4f 	dsb	sy
 8010e44:	b662      	cpsie	i
 8010e46:	61fb      	str	r3, [r7, #28]
 8010e48:	e7fe      	b.n	8010e48 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010e4a:	f001 f943 	bl	80120d4 <xTaskGetSchedulerState>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d102      	bne.n	8010e5a <xQueueReceive+0x72>
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d101      	bne.n	8010e5e <xQueueReceive+0x76>
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	e000      	b.n	8010e60 <xQueueReceive+0x78>
 8010e5e:	2300      	movs	r3, #0
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d10b      	bne.n	8010e7c <xQueueReceive+0x94>
 8010e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e68:	b672      	cpsid	i
 8010e6a:	f383 8811 	msr	BASEPRI, r3
 8010e6e:	f3bf 8f6f 	isb	sy
 8010e72:	f3bf 8f4f 	dsb	sy
 8010e76:	b662      	cpsie	i
 8010e78:	61bb      	str	r3, [r7, #24]
 8010e7a:	e7fe      	b.n	8010e7a <xQueueReceive+0x92>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8010e7c:	f001 fc7c 	bl	8012778 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e84:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d01f      	beq.n	8010ecc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010e8c:	68b9      	ldr	r1, [r7, #8]
 8010e8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e90:	f000 fac0 	bl	8011414 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e96:	1e5a      	subs	r2, r3, #1
 8010e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e9a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e9e:	691b      	ldr	r3, [r3, #16]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d00f      	beq.n	8010ec4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ea6:	3310      	adds	r3, #16
 8010ea8:	4618      	mov	r0, r3
 8010eaa:	f000 ff6d 	bl	8011d88 <xTaskRemoveFromEventList>
 8010eae:	4603      	mov	r3, r0
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d007      	beq.n	8010ec4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010eb4:	4b3c      	ldr	r3, [pc, #240]	; (8010fa8 <xQueueReceive+0x1c0>)
 8010eb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010eba:	601a      	str	r2, [r3, #0]
 8010ebc:	f3bf 8f4f 	dsb	sy
 8010ec0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010ec4:	f001 fc8a 	bl	80127dc <vPortExitCritical>
				return pdPASS;
 8010ec8:	2301      	movs	r3, #1
 8010eca:	e069      	b.n	8010fa0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d103      	bne.n	8010eda <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010ed2:	f001 fc83 	bl	80127dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	e062      	b.n	8010fa0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d106      	bne.n	8010eee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010ee0:	f107 0310 	add.w	r3, r7, #16
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	f000 ffb3 	bl	8011e50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010eea:	2301      	movs	r3, #1
 8010eec:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010eee:	f001 fc75 	bl	80127dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010ef2:	f000 fd15 	bl	8011920 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010ef6:	f001 fc3f 	bl	8012778 <vPortEnterCritical>
 8010efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010efc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f00:	b25b      	sxtb	r3, r3
 8010f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f06:	d103      	bne.n	8010f10 <xQueueReceive+0x128>
 8010f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f0a:	2200      	movs	r2, #0
 8010f0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010f16:	b25b      	sxtb	r3, r3
 8010f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f1c:	d103      	bne.n	8010f26 <xQueueReceive+0x13e>
 8010f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f20:	2200      	movs	r2, #0
 8010f22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010f26:	f001 fc59 	bl	80127dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010f2a:	1d3a      	adds	r2, r7, #4
 8010f2c:	f107 0310 	add.w	r3, r7, #16
 8010f30:	4611      	mov	r1, r2
 8010f32:	4618      	mov	r0, r3
 8010f34:	f000 ffa2 	bl	8011e7c <xTaskCheckForTimeOut>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d123      	bne.n	8010f86 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f40:	f000 fae0 	bl	8011504 <prvIsQueueEmpty>
 8010f44:	4603      	mov	r3, r0
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d017      	beq.n	8010f7a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f4c:	3324      	adds	r3, #36	; 0x24
 8010f4e:	687a      	ldr	r2, [r7, #4]
 8010f50:	4611      	mov	r1, r2
 8010f52:	4618      	mov	r0, r3
 8010f54:	f000 fef2 	bl	8011d3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010f58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f5a:	f000 fa81 	bl	8011460 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010f5e:	f000 fced 	bl	801193c <xTaskResumeAll>
 8010f62:	4603      	mov	r3, r0
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d189      	bne.n	8010e7c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010f68:	4b0f      	ldr	r3, [pc, #60]	; (8010fa8 <xQueueReceive+0x1c0>)
 8010f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010f6e:	601a      	str	r2, [r3, #0]
 8010f70:	f3bf 8f4f 	dsb	sy
 8010f74:	f3bf 8f6f 	isb	sy
 8010f78:	e780      	b.n	8010e7c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010f7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f7c:	f000 fa70 	bl	8011460 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010f80:	f000 fcdc 	bl	801193c <xTaskResumeAll>
 8010f84:	e77a      	b.n	8010e7c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010f86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f88:	f000 fa6a 	bl	8011460 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010f8c:	f000 fcd6 	bl	801193c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f92:	f000 fab7 	bl	8011504 <prvIsQueueEmpty>
 8010f96:	4603      	mov	r3, r0
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	f43f af6f 	beq.w	8010e7c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010f9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	3730      	adds	r7, #48	; 0x30
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	bd80      	pop	{r7, pc}
 8010fa8:	e000ed04 	.word	0xe000ed04

08010fac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b08e      	sub	sp, #56	; 0x38
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	6078      	str	r0, [r7, #4]
 8010fb4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d10b      	bne.n	8010fe0 <xQueueSemaphoreTake+0x34>
 8010fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fcc:	b672      	cpsid	i
 8010fce:	f383 8811 	msr	BASEPRI, r3
 8010fd2:	f3bf 8f6f 	isb	sy
 8010fd6:	f3bf 8f4f 	dsb	sy
 8010fda:	b662      	cpsie	i
 8010fdc:	623b      	str	r3, [r7, #32]
 8010fde:	e7fe      	b.n	8010fde <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d00b      	beq.n	8011000 <xQueueSemaphoreTake+0x54>
 8010fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fec:	b672      	cpsid	i
 8010fee:	f383 8811 	msr	BASEPRI, r3
 8010ff2:	f3bf 8f6f 	isb	sy
 8010ff6:	f3bf 8f4f 	dsb	sy
 8010ffa:	b662      	cpsie	i
 8010ffc:	61fb      	str	r3, [r7, #28]
 8010ffe:	e7fe      	b.n	8010ffe <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011000:	f001 f868 	bl	80120d4 <xTaskGetSchedulerState>
 8011004:	4603      	mov	r3, r0
 8011006:	2b00      	cmp	r3, #0
 8011008:	d102      	bne.n	8011010 <xQueueSemaphoreTake+0x64>
 801100a:	683b      	ldr	r3, [r7, #0]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d101      	bne.n	8011014 <xQueueSemaphoreTake+0x68>
 8011010:	2301      	movs	r3, #1
 8011012:	e000      	b.n	8011016 <xQueueSemaphoreTake+0x6a>
 8011014:	2300      	movs	r3, #0
 8011016:	2b00      	cmp	r3, #0
 8011018:	d10b      	bne.n	8011032 <xQueueSemaphoreTake+0x86>
 801101a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801101e:	b672      	cpsid	i
 8011020:	f383 8811 	msr	BASEPRI, r3
 8011024:	f3bf 8f6f 	isb	sy
 8011028:	f3bf 8f4f 	dsb	sy
 801102c:	b662      	cpsie	i
 801102e:	61bb      	str	r3, [r7, #24]
 8011030:	e7fe      	b.n	8011030 <xQueueSemaphoreTake+0x84>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8011032:	f001 fba1 	bl	8012778 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801103a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801103c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801103e:	2b00      	cmp	r3, #0
 8011040:	d024      	beq.n	801108c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011044:	1e5a      	subs	r2, r3, #1
 8011046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011048:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801104a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d104      	bne.n	801105c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8011052:	f001 fa0d 	bl	8012470 <pvTaskIncrementMutexHeldCount>
 8011056:	4602      	mov	r2, r0
 8011058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801105a:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801105c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801105e:	691b      	ldr	r3, [r3, #16]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d00f      	beq.n	8011084 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011066:	3310      	adds	r3, #16
 8011068:	4618      	mov	r0, r3
 801106a:	f000 fe8d 	bl	8011d88 <xTaskRemoveFromEventList>
 801106e:	4603      	mov	r3, r0
 8011070:	2b00      	cmp	r3, #0
 8011072:	d007      	beq.n	8011084 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011074:	4b54      	ldr	r3, [pc, #336]	; (80111c8 <xQueueSemaphoreTake+0x21c>)
 8011076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801107a:	601a      	str	r2, [r3, #0]
 801107c:	f3bf 8f4f 	dsb	sy
 8011080:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011084:	f001 fbaa 	bl	80127dc <vPortExitCritical>
				return pdPASS;
 8011088:	2301      	movs	r3, #1
 801108a:	e098      	b.n	80111be <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801108c:	683b      	ldr	r3, [r7, #0]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d112      	bne.n	80110b8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011094:	2b00      	cmp	r3, #0
 8011096:	d00b      	beq.n	80110b0 <xQueueSemaphoreTake+0x104>
 8011098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801109c:	b672      	cpsid	i
 801109e:	f383 8811 	msr	BASEPRI, r3
 80110a2:	f3bf 8f6f 	isb	sy
 80110a6:	f3bf 8f4f 	dsb	sy
 80110aa:	b662      	cpsie	i
 80110ac:	617b      	str	r3, [r7, #20]
 80110ae:	e7fe      	b.n	80110ae <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80110b0:	f001 fb94 	bl	80127dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80110b4:	2300      	movs	r3, #0
 80110b6:	e082      	b.n	80111be <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80110b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d106      	bne.n	80110cc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80110be:	f107 030c 	add.w	r3, r7, #12
 80110c2:	4618      	mov	r0, r3
 80110c4:	f000 fec4 	bl	8011e50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80110c8:	2301      	movs	r3, #1
 80110ca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80110cc:	f001 fb86 	bl	80127dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80110d0:	f000 fc26 	bl	8011920 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80110d4:	f001 fb50 	bl	8012778 <vPortEnterCritical>
 80110d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80110de:	b25b      	sxtb	r3, r3
 80110e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110e4:	d103      	bne.n	80110ee <xQueueSemaphoreTake+0x142>
 80110e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110e8:	2200      	movs	r2, #0
 80110ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80110ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80110f4:	b25b      	sxtb	r3, r3
 80110f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110fa:	d103      	bne.n	8011104 <xQueueSemaphoreTake+0x158>
 80110fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110fe:	2200      	movs	r2, #0
 8011100:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011104:	f001 fb6a 	bl	80127dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011108:	463a      	mov	r2, r7
 801110a:	f107 030c 	add.w	r3, r7, #12
 801110e:	4611      	mov	r1, r2
 8011110:	4618      	mov	r0, r3
 8011112:	f000 feb3 	bl	8011e7c <xTaskCheckForTimeOut>
 8011116:	4603      	mov	r3, r0
 8011118:	2b00      	cmp	r3, #0
 801111a:	d132      	bne.n	8011182 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801111c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801111e:	f000 f9f1 	bl	8011504 <prvIsQueueEmpty>
 8011122:	4603      	mov	r3, r0
 8011124:	2b00      	cmp	r3, #0
 8011126:	d026      	beq.n	8011176 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d109      	bne.n	8011144 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8011130:	f001 fb22 	bl	8012778 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8011134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011136:	685b      	ldr	r3, [r3, #4]
 8011138:	4618      	mov	r0, r3
 801113a:	f000 ffe9 	bl	8012110 <xTaskPriorityInherit>
 801113e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8011140:	f001 fb4c 	bl	80127dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011146:	3324      	adds	r3, #36	; 0x24
 8011148:	683a      	ldr	r2, [r7, #0]
 801114a:	4611      	mov	r1, r2
 801114c:	4618      	mov	r0, r3
 801114e:	f000 fdf5 	bl	8011d3c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011152:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011154:	f000 f984 	bl	8011460 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011158:	f000 fbf0 	bl	801193c <xTaskResumeAll>
 801115c:	4603      	mov	r3, r0
 801115e:	2b00      	cmp	r3, #0
 8011160:	f47f af67 	bne.w	8011032 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011164:	4b18      	ldr	r3, [pc, #96]	; (80111c8 <xQueueSemaphoreTake+0x21c>)
 8011166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801116a:	601a      	str	r2, [r3, #0]
 801116c:	f3bf 8f4f 	dsb	sy
 8011170:	f3bf 8f6f 	isb	sy
 8011174:	e75d      	b.n	8011032 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011176:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011178:	f000 f972 	bl	8011460 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801117c:	f000 fbde 	bl	801193c <xTaskResumeAll>
 8011180:	e757      	b.n	8011032 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011182:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011184:	f000 f96c 	bl	8011460 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011188:	f000 fbd8 	bl	801193c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801118c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801118e:	f000 f9b9 	bl	8011504 <prvIsQueueEmpty>
 8011192:	4603      	mov	r3, r0
 8011194:	2b00      	cmp	r3, #0
 8011196:	f43f af4c 	beq.w	8011032 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801119a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801119c:	2b00      	cmp	r3, #0
 801119e:	d00d      	beq.n	80111bc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80111a0:	f001 faea 	bl	8012778 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80111a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80111a6:	f000 f8b3 	bl	8011310 <prvGetDisinheritPriorityAfterTimeout>
 80111aa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80111ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111ae:	685b      	ldr	r3, [r3, #4]
 80111b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80111b2:	4618      	mov	r0, r3
 80111b4:	f001 f8ba 	bl	801232c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80111b8:	f001 fb10 	bl	80127dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80111bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80111be:	4618      	mov	r0, r3
 80111c0:	3738      	adds	r7, #56	; 0x38
 80111c2:	46bd      	mov	sp, r7
 80111c4:	bd80      	pop	{r7, pc}
 80111c6:	bf00      	nop
 80111c8:	e000ed04 	.word	0xe000ed04

080111cc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80111cc:	b580      	push	{r7, lr}
 80111ce:	b08e      	sub	sp, #56	; 0x38
 80111d0:	af00      	add	r7, sp, #0
 80111d2:	60f8      	str	r0, [r7, #12]
 80111d4:	60b9      	str	r1, [r7, #8]
 80111d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80111dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d10b      	bne.n	80111fa <xQueueReceiveFromISR+0x2e>
 80111e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111e6:	b672      	cpsid	i
 80111e8:	f383 8811 	msr	BASEPRI, r3
 80111ec:	f3bf 8f6f 	isb	sy
 80111f0:	f3bf 8f4f 	dsb	sy
 80111f4:	b662      	cpsie	i
 80111f6:	623b      	str	r3, [r7, #32]
 80111f8:	e7fe      	b.n	80111f8 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d103      	bne.n	8011208 <xQueueReceiveFromISR+0x3c>
 8011200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011204:	2b00      	cmp	r3, #0
 8011206:	d101      	bne.n	801120c <xQueueReceiveFromISR+0x40>
 8011208:	2301      	movs	r3, #1
 801120a:	e000      	b.n	801120e <xQueueReceiveFromISR+0x42>
 801120c:	2300      	movs	r3, #0
 801120e:	2b00      	cmp	r3, #0
 8011210:	d10b      	bne.n	801122a <xQueueReceiveFromISR+0x5e>
 8011212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011216:	b672      	cpsid	i
 8011218:	f383 8811 	msr	BASEPRI, r3
 801121c:	f3bf 8f6f 	isb	sy
 8011220:	f3bf 8f4f 	dsb	sy
 8011224:	b662      	cpsie	i
 8011226:	61fb      	str	r3, [r7, #28]
 8011228:	e7fe      	b.n	8011228 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801122a:	f001 fb85 	bl	8012938 <vPortValidateInterruptPriority>
	__asm volatile
 801122e:	f3ef 8211 	mrs	r2, BASEPRI
 8011232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011236:	b672      	cpsid	i
 8011238:	f383 8811 	msr	BASEPRI, r3
 801123c:	f3bf 8f6f 	isb	sy
 8011240:	f3bf 8f4f 	dsb	sy
 8011244:	b662      	cpsie	i
 8011246:	61ba      	str	r2, [r7, #24]
 8011248:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801124a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801124c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801124e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011252:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011256:	2b00      	cmp	r3, #0
 8011258:	d02f      	beq.n	80112ba <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801125a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801125c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011264:	68b9      	ldr	r1, [r7, #8]
 8011266:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011268:	f000 f8d4 	bl	8011414 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801126c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801126e:	1e5a      	subs	r2, r3, #1
 8011270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011272:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011274:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011278:	f1b3 3fff 	cmp.w	r3, #4294967295
 801127c:	d112      	bne.n	80112a4 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801127e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011280:	691b      	ldr	r3, [r3, #16]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d016      	beq.n	80112b4 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011288:	3310      	adds	r3, #16
 801128a:	4618      	mov	r0, r3
 801128c:	f000 fd7c 	bl	8011d88 <xTaskRemoveFromEventList>
 8011290:	4603      	mov	r3, r0
 8011292:	2b00      	cmp	r3, #0
 8011294:	d00e      	beq.n	80112b4 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d00b      	beq.n	80112b4 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	2201      	movs	r2, #1
 80112a0:	601a      	str	r2, [r3, #0]
 80112a2:	e007      	b.n	80112b4 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80112a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80112a8:	3301      	adds	r3, #1
 80112aa:	b2db      	uxtb	r3, r3
 80112ac:	b25a      	sxtb	r2, r3
 80112ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80112b4:	2301      	movs	r3, #1
 80112b6:	637b      	str	r3, [r7, #52]	; 0x34
 80112b8:	e001      	b.n	80112be <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 80112ba:	2300      	movs	r3, #0
 80112bc:	637b      	str	r3, [r7, #52]	; 0x34
 80112be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112c0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80112c2:	693b      	ldr	r3, [r7, #16]
 80112c4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80112c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80112ca:	4618      	mov	r0, r3
 80112cc:	3738      	adds	r7, #56	; 0x38
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}

080112d2 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80112d2:	b580      	push	{r7, lr}
 80112d4:	b084      	sub	sp, #16
 80112d6:	af00      	add	r7, sp, #0
 80112d8:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d10b      	bne.n	80112fc <vQueueDelete+0x2a>
	__asm volatile
 80112e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112e8:	b672      	cpsid	i
 80112ea:	f383 8811 	msr	BASEPRI, r3
 80112ee:	f3bf 8f6f 	isb	sy
 80112f2:	f3bf 8f4f 	dsb	sy
 80112f6:	b662      	cpsie	i
 80112f8:	60bb      	str	r3, [r7, #8]
 80112fa:	e7fe      	b.n	80112fa <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80112fc:	68f8      	ldr	r0, [r7, #12]
 80112fe:	f000 f92f 	bl	8011560 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 8011302:	68f8      	ldr	r0, [r7, #12]
 8011304:	f001 fc26 	bl	8012b54 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8011308:	bf00      	nop
 801130a:	3710      	adds	r7, #16
 801130c:	46bd      	mov	sp, r7
 801130e:	bd80      	pop	{r7, pc}

08011310 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8011310:	b480      	push	{r7}
 8011312:	b085      	sub	sp, #20
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801131c:	2b00      	cmp	r3, #0
 801131e:	d006      	beq.n	801132e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	f1c3 0307 	rsb	r3, r3, #7
 801132a:	60fb      	str	r3, [r7, #12]
 801132c:	e001      	b.n	8011332 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801132e:	2300      	movs	r3, #0
 8011330:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8011332:	68fb      	ldr	r3, [r7, #12]
	}
 8011334:	4618      	mov	r0, r3
 8011336:	3714      	adds	r7, #20
 8011338:	46bd      	mov	sp, r7
 801133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133e:	4770      	bx	lr

08011340 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b086      	sub	sp, #24
 8011344:	af00      	add	r7, sp, #0
 8011346:	60f8      	str	r0, [r7, #12]
 8011348:	60b9      	str	r1, [r7, #8]
 801134a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801134c:	2300      	movs	r3, #0
 801134e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011354:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801135a:	2b00      	cmp	r3, #0
 801135c:	d10d      	bne.n	801137a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801135e:	68fb      	ldr	r3, [r7, #12]
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d14d      	bne.n	8011402 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	685b      	ldr	r3, [r3, #4]
 801136a:	4618      	mov	r0, r3
 801136c:	f000 ff56 	bl	801221c <xTaskPriorityDisinherit>
 8011370:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	2200      	movs	r2, #0
 8011376:	605a      	str	r2, [r3, #4]
 8011378:	e043      	b.n	8011402 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2b00      	cmp	r3, #0
 801137e:	d119      	bne.n	80113b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	6898      	ldr	r0, [r3, #8]
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011388:	461a      	mov	r2, r3
 801138a:	68b9      	ldr	r1, [r7, #8]
 801138c:	f005 f948 	bl	8016620 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	689a      	ldr	r2, [r3, #8]
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011398:	441a      	add	r2, r3
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	689a      	ldr	r2, [r3, #8]
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	685b      	ldr	r3, [r3, #4]
 80113a6:	429a      	cmp	r2, r3
 80113a8:	d32b      	bcc.n	8011402 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	681a      	ldr	r2, [r3, #0]
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	609a      	str	r2, [r3, #8]
 80113b2:	e026      	b.n	8011402 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	68d8      	ldr	r0, [r3, #12]
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113bc:	461a      	mov	r2, r3
 80113be:	68b9      	ldr	r1, [r7, #8]
 80113c0:	f005 f92e 	bl	8016620 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	68da      	ldr	r2, [r3, #12]
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113cc:	425b      	negs	r3, r3
 80113ce:	441a      	add	r2, r3
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	68da      	ldr	r2, [r3, #12]
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	429a      	cmp	r2, r3
 80113de:	d207      	bcs.n	80113f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	685a      	ldr	r2, [r3, #4]
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113e8:	425b      	negs	r3, r3
 80113ea:	441a      	add	r2, r3
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	2b02      	cmp	r3, #2
 80113f4:	d105      	bne.n	8011402 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80113f6:	693b      	ldr	r3, [r7, #16]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d002      	beq.n	8011402 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80113fc:	693b      	ldr	r3, [r7, #16]
 80113fe:	3b01      	subs	r3, #1
 8011400:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011402:	693b      	ldr	r3, [r7, #16]
 8011404:	1c5a      	adds	r2, r3, #1
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801140a:	697b      	ldr	r3, [r7, #20]
}
 801140c:	4618      	mov	r0, r3
 801140e:	3718      	adds	r7, #24
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}

08011414 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011414:	b580      	push	{r7, lr}
 8011416:	b082      	sub	sp, #8
 8011418:	af00      	add	r7, sp, #0
 801141a:	6078      	str	r0, [r7, #4]
 801141c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011422:	2b00      	cmp	r3, #0
 8011424:	d018      	beq.n	8011458 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	68da      	ldr	r2, [r3, #12]
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801142e:	441a      	add	r2, r3
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	68da      	ldr	r2, [r3, #12]
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	685b      	ldr	r3, [r3, #4]
 801143c:	429a      	cmp	r2, r3
 801143e:	d303      	bcc.n	8011448 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	681a      	ldr	r2, [r3, #0]
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	68d9      	ldr	r1, [r3, #12]
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011450:	461a      	mov	r2, r3
 8011452:	6838      	ldr	r0, [r7, #0]
 8011454:	f005 f8e4 	bl	8016620 <memcpy>
	}
}
 8011458:	bf00      	nop
 801145a:	3708      	adds	r7, #8
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}

08011460 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011460:	b580      	push	{r7, lr}
 8011462:	b084      	sub	sp, #16
 8011464:	af00      	add	r7, sp, #0
 8011466:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011468:	f001 f986 	bl	8012778 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011472:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011474:	e011      	b.n	801149a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801147a:	2b00      	cmp	r3, #0
 801147c:	d012      	beq.n	80114a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	3324      	adds	r3, #36	; 0x24
 8011482:	4618      	mov	r0, r3
 8011484:	f000 fc80 	bl	8011d88 <xTaskRemoveFromEventList>
 8011488:	4603      	mov	r3, r0
 801148a:	2b00      	cmp	r3, #0
 801148c:	d001      	beq.n	8011492 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801148e:	f000 fd59 	bl	8011f44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011492:	7bfb      	ldrb	r3, [r7, #15]
 8011494:	3b01      	subs	r3, #1
 8011496:	b2db      	uxtb	r3, r3
 8011498:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801149a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	dce9      	bgt.n	8011476 <prvUnlockQueue+0x16>
 80114a2:	e000      	b.n	80114a6 <prvUnlockQueue+0x46>
					break;
 80114a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	22ff      	movs	r2, #255	; 0xff
 80114aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80114ae:	f001 f995 	bl	80127dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80114b2:	f001 f961 	bl	8012778 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80114bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80114be:	e011      	b.n	80114e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	691b      	ldr	r3, [r3, #16]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d012      	beq.n	80114ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	3310      	adds	r3, #16
 80114cc:	4618      	mov	r0, r3
 80114ce:	f000 fc5b 	bl	8011d88 <xTaskRemoveFromEventList>
 80114d2:	4603      	mov	r3, r0
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d001      	beq.n	80114dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80114d8:	f000 fd34 	bl	8011f44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80114dc:	7bbb      	ldrb	r3, [r7, #14]
 80114de:	3b01      	subs	r3, #1
 80114e0:	b2db      	uxtb	r3, r3
 80114e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80114e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	dce9      	bgt.n	80114c0 <prvUnlockQueue+0x60>
 80114ec:	e000      	b.n	80114f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80114ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	22ff      	movs	r2, #255	; 0xff
 80114f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80114f8:	f001 f970 	bl	80127dc <vPortExitCritical>
}
 80114fc:	bf00      	nop
 80114fe:	3710      	adds	r7, #16
 8011500:	46bd      	mov	sp, r7
 8011502:	bd80      	pop	{r7, pc}

08011504 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b084      	sub	sp, #16
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801150c:	f001 f934 	bl	8012778 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011514:	2b00      	cmp	r3, #0
 8011516:	d102      	bne.n	801151e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011518:	2301      	movs	r3, #1
 801151a:	60fb      	str	r3, [r7, #12]
 801151c:	e001      	b.n	8011522 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801151e:	2300      	movs	r3, #0
 8011520:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011522:	f001 f95b 	bl	80127dc <vPortExitCritical>

	return xReturn;
 8011526:	68fb      	ldr	r3, [r7, #12]
}
 8011528:	4618      	mov	r0, r3
 801152a:	3710      	adds	r7, #16
 801152c:	46bd      	mov	sp, r7
 801152e:	bd80      	pop	{r7, pc}

08011530 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011530:	b580      	push	{r7, lr}
 8011532:	b084      	sub	sp, #16
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011538:	f001 f91e 	bl	8012778 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011544:	429a      	cmp	r2, r3
 8011546:	d102      	bne.n	801154e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011548:	2301      	movs	r3, #1
 801154a:	60fb      	str	r3, [r7, #12]
 801154c:	e001      	b.n	8011552 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801154e:	2300      	movs	r3, #0
 8011550:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011552:	f001 f943 	bl	80127dc <vPortExitCritical>

	return xReturn;
 8011556:	68fb      	ldr	r3, [r7, #12]
}
 8011558:	4618      	mov	r0, r3
 801155a:	3710      	adds	r7, #16
 801155c:	46bd      	mov	sp, r7
 801155e:	bd80      	pop	{r7, pc}

08011560 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011560:	b480      	push	{r7}
 8011562:	b085      	sub	sp, #20
 8011564:	af00      	add	r7, sp, #0
 8011566:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011568:	2300      	movs	r3, #0
 801156a:	60fb      	str	r3, [r7, #12]
 801156c:	e016      	b.n	801159c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801156e:	4a10      	ldr	r2, [pc, #64]	; (80115b0 <vQueueUnregisterQueue+0x50>)
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	00db      	lsls	r3, r3, #3
 8011574:	4413      	add	r3, r2
 8011576:	685b      	ldr	r3, [r3, #4]
 8011578:	687a      	ldr	r2, [r7, #4]
 801157a:	429a      	cmp	r2, r3
 801157c:	d10b      	bne.n	8011596 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801157e:	4a0c      	ldr	r2, [pc, #48]	; (80115b0 <vQueueUnregisterQueue+0x50>)
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	2100      	movs	r1, #0
 8011584:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011588:	4a09      	ldr	r2, [pc, #36]	; (80115b0 <vQueueUnregisterQueue+0x50>)
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	00db      	lsls	r3, r3, #3
 801158e:	4413      	add	r3, r2
 8011590:	2200      	movs	r2, #0
 8011592:	605a      	str	r2, [r3, #4]
				break;
 8011594:	e005      	b.n	80115a2 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	3301      	adds	r3, #1
 801159a:	60fb      	str	r3, [r7, #12]
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	2b07      	cmp	r3, #7
 80115a0:	d9e5      	bls.n	801156e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80115a2:	bf00      	nop
 80115a4:	3714      	adds	r7, #20
 80115a6:	46bd      	mov	sp, r7
 80115a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ac:	4770      	bx	lr
 80115ae:	bf00      	nop
 80115b0:	20010454 	.word	0x20010454

080115b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80115b4:	b580      	push	{r7, lr}
 80115b6:	b08c      	sub	sp, #48	; 0x30
 80115b8:	af04      	add	r7, sp, #16
 80115ba:	60f8      	str	r0, [r7, #12]
 80115bc:	60b9      	str	r1, [r7, #8]
 80115be:	603b      	str	r3, [r7, #0]
 80115c0:	4613      	mov	r3, r2
 80115c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80115c4:	88fb      	ldrh	r3, [r7, #6]
 80115c6:	009b      	lsls	r3, r3, #2
 80115c8:	4618      	mov	r0, r3
 80115ca:	f001 f9f7 	bl	80129bc <pvPortMalloc>
 80115ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80115d0:	697b      	ldr	r3, [r7, #20]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d00e      	beq.n	80115f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80115d6:	2058      	movs	r0, #88	; 0x58
 80115d8:	f001 f9f0 	bl	80129bc <pvPortMalloc>
 80115dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80115de:	69fb      	ldr	r3, [r7, #28]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d003      	beq.n	80115ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80115e4:	69fb      	ldr	r3, [r7, #28]
 80115e6:	697a      	ldr	r2, [r7, #20]
 80115e8:	631a      	str	r2, [r3, #48]	; 0x30
 80115ea:	e005      	b.n	80115f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80115ec:	6978      	ldr	r0, [r7, #20]
 80115ee:	f001 fab1 	bl	8012b54 <vPortFree>
 80115f2:	e001      	b.n	80115f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80115f4:	2300      	movs	r3, #0
 80115f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80115f8:	69fb      	ldr	r3, [r7, #28]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d013      	beq.n	8011626 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80115fe:	88fa      	ldrh	r2, [r7, #6]
 8011600:	2300      	movs	r3, #0
 8011602:	9303      	str	r3, [sp, #12]
 8011604:	69fb      	ldr	r3, [r7, #28]
 8011606:	9302      	str	r3, [sp, #8]
 8011608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801160a:	9301      	str	r3, [sp, #4]
 801160c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801160e:	9300      	str	r3, [sp, #0]
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	68b9      	ldr	r1, [r7, #8]
 8011614:	68f8      	ldr	r0, [r7, #12]
 8011616:	f000 f80e 	bl	8011636 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801161a:	69f8      	ldr	r0, [r7, #28]
 801161c:	f000 f896 	bl	801174c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011620:	2301      	movs	r3, #1
 8011622:	61bb      	str	r3, [r7, #24]
 8011624:	e002      	b.n	801162c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011626:	f04f 33ff 	mov.w	r3, #4294967295
 801162a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801162c:	69bb      	ldr	r3, [r7, #24]
	}
 801162e:	4618      	mov	r0, r3
 8011630:	3720      	adds	r7, #32
 8011632:	46bd      	mov	sp, r7
 8011634:	bd80      	pop	{r7, pc}

08011636 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011636:	b580      	push	{r7, lr}
 8011638:	b088      	sub	sp, #32
 801163a:	af00      	add	r7, sp, #0
 801163c:	60f8      	str	r0, [r7, #12]
 801163e:	60b9      	str	r1, [r7, #8]
 8011640:	607a      	str	r2, [r7, #4]
 8011642:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011646:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	009b      	lsls	r3, r3, #2
 801164c:	461a      	mov	r2, r3
 801164e:	21a5      	movs	r1, #165	; 0xa5
 8011650:	f004 fff1 	bl	8016636 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8011654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011658:	6879      	ldr	r1, [r7, #4]
 801165a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 801165e:	440b      	add	r3, r1
 8011660:	009b      	lsls	r3, r3, #2
 8011662:	4413      	add	r3, r2
 8011664:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8011666:	69bb      	ldr	r3, [r7, #24]
 8011668:	f023 0307 	bic.w	r3, r3, #7
 801166c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801166e:	69bb      	ldr	r3, [r7, #24]
 8011670:	f003 0307 	and.w	r3, r3, #7
 8011674:	2b00      	cmp	r3, #0
 8011676:	d00b      	beq.n	8011690 <prvInitialiseNewTask+0x5a>
 8011678:	f04f 0350 	mov.w	r3, #80	; 0x50
 801167c:	b672      	cpsid	i
 801167e:	f383 8811 	msr	BASEPRI, r3
 8011682:	f3bf 8f6f 	isb	sy
 8011686:	f3bf 8f4f 	dsb	sy
 801168a:	b662      	cpsie	i
 801168c:	617b      	str	r3, [r7, #20]
 801168e:	e7fe      	b.n	801168e <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011690:	2300      	movs	r3, #0
 8011692:	61fb      	str	r3, [r7, #28]
 8011694:	e012      	b.n	80116bc <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011696:	68ba      	ldr	r2, [r7, #8]
 8011698:	69fb      	ldr	r3, [r7, #28]
 801169a:	4413      	add	r3, r2
 801169c:	7819      	ldrb	r1, [r3, #0]
 801169e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80116a0:	69fb      	ldr	r3, [r7, #28]
 80116a2:	4413      	add	r3, r2
 80116a4:	3334      	adds	r3, #52	; 0x34
 80116a6:	460a      	mov	r2, r1
 80116a8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80116aa:	68ba      	ldr	r2, [r7, #8]
 80116ac:	69fb      	ldr	r3, [r7, #28]
 80116ae:	4413      	add	r3, r2
 80116b0:	781b      	ldrb	r3, [r3, #0]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d006      	beq.n	80116c4 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80116b6:	69fb      	ldr	r3, [r7, #28]
 80116b8:	3301      	adds	r3, #1
 80116ba:	61fb      	str	r3, [r7, #28]
 80116bc:	69fb      	ldr	r3, [r7, #28]
 80116be:	2b0f      	cmp	r3, #15
 80116c0:	d9e9      	bls.n	8011696 <prvInitialiseNewTask+0x60>
 80116c2:	e000      	b.n	80116c6 <prvInitialiseNewTask+0x90>
		{
			break;
 80116c4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80116c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116c8:	2200      	movs	r2, #0
 80116ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80116ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116d0:	2b06      	cmp	r3, #6
 80116d2:	d901      	bls.n	80116d8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80116d4:	2306      	movs	r3, #6
 80116d6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80116d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80116dc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80116de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80116e2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80116e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116e6:	2200      	movs	r2, #0
 80116e8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80116ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ec:	3304      	adds	r3, #4
 80116ee:	4618      	mov	r0, r3
 80116f0:	f7fe ffbc 	bl	801066c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80116f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116f6:	3318      	adds	r3, #24
 80116f8:	4618      	mov	r0, r3
 80116fa:	f7fe ffb7 	bl	801066c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80116fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011702:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011706:	f1c3 0207 	rsb	r2, r3, #7
 801170a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801170c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801170e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011712:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8011714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011716:	2200      	movs	r2, #0
 8011718:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801171a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801171c:	2200      	movs	r2, #0
 801171e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011722:	2200      	movs	r2, #0
 8011724:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011728:	683a      	ldr	r2, [r7, #0]
 801172a:	68f9      	ldr	r1, [r7, #12]
 801172c:	69b8      	ldr	r0, [r7, #24]
 801172e:	f000 ff19 	bl	8012564 <pxPortInitialiseStack>
 8011732:	4602      	mov	r2, r0
 8011734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011736:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8011738:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801173a:	2b00      	cmp	r3, #0
 801173c:	d002      	beq.n	8011744 <prvInitialiseNewTask+0x10e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801173e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011742:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011744:	bf00      	nop
 8011746:	3720      	adds	r7, #32
 8011748:	46bd      	mov	sp, r7
 801174a:	bd80      	pop	{r7, pc}

0801174c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801174c:	b580      	push	{r7, lr}
 801174e:	b082      	sub	sp, #8
 8011750:	af00      	add	r7, sp, #0
 8011752:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011754:	f001 f810 	bl	8012778 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011758:	4b2a      	ldr	r3, [pc, #168]	; (8011804 <prvAddNewTaskToReadyList+0xb8>)
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	3301      	adds	r3, #1
 801175e:	4a29      	ldr	r2, [pc, #164]	; (8011804 <prvAddNewTaskToReadyList+0xb8>)
 8011760:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011762:	4b29      	ldr	r3, [pc, #164]	; (8011808 <prvAddNewTaskToReadyList+0xbc>)
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d109      	bne.n	801177e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801176a:	4a27      	ldr	r2, [pc, #156]	; (8011808 <prvAddNewTaskToReadyList+0xbc>)
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011770:	4b24      	ldr	r3, [pc, #144]	; (8011804 <prvAddNewTaskToReadyList+0xb8>)
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	2b01      	cmp	r3, #1
 8011776:	d110      	bne.n	801179a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011778:	f000 fc0a 	bl	8011f90 <prvInitialiseTaskLists>
 801177c:	e00d      	b.n	801179a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801177e:	4b23      	ldr	r3, [pc, #140]	; (801180c <prvAddNewTaskToReadyList+0xc0>)
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d109      	bne.n	801179a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011786:	4b20      	ldr	r3, [pc, #128]	; (8011808 <prvAddNewTaskToReadyList+0xbc>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011790:	429a      	cmp	r2, r3
 8011792:	d802      	bhi.n	801179a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011794:	4a1c      	ldr	r2, [pc, #112]	; (8011808 <prvAddNewTaskToReadyList+0xbc>)
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801179a:	4b1d      	ldr	r3, [pc, #116]	; (8011810 <prvAddNewTaskToReadyList+0xc4>)
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	3301      	adds	r3, #1
 80117a0:	4a1b      	ldr	r2, [pc, #108]	; (8011810 <prvAddNewTaskToReadyList+0xc4>)
 80117a2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117a8:	2201      	movs	r2, #1
 80117aa:	409a      	lsls	r2, r3
 80117ac:	4b19      	ldr	r3, [pc, #100]	; (8011814 <prvAddNewTaskToReadyList+0xc8>)
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	4313      	orrs	r3, r2
 80117b2:	4a18      	ldr	r2, [pc, #96]	; (8011814 <prvAddNewTaskToReadyList+0xc8>)
 80117b4:	6013      	str	r3, [r2, #0]
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117ba:	4613      	mov	r3, r2
 80117bc:	009b      	lsls	r3, r3, #2
 80117be:	4413      	add	r3, r2
 80117c0:	009b      	lsls	r3, r3, #2
 80117c2:	4a15      	ldr	r2, [pc, #84]	; (8011818 <prvAddNewTaskToReadyList+0xcc>)
 80117c4:	441a      	add	r2, r3
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	3304      	adds	r3, #4
 80117ca:	4619      	mov	r1, r3
 80117cc:	4610      	mov	r0, r2
 80117ce:	f7fe ff5a 	bl	8010686 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80117d2:	f001 f803 	bl	80127dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80117d6:	4b0d      	ldr	r3, [pc, #52]	; (801180c <prvAddNewTaskToReadyList+0xc0>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d00e      	beq.n	80117fc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80117de:	4b0a      	ldr	r3, [pc, #40]	; (8011808 <prvAddNewTaskToReadyList+0xbc>)
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117e8:	429a      	cmp	r2, r3
 80117ea:	d207      	bcs.n	80117fc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80117ec:	4b0b      	ldr	r3, [pc, #44]	; (801181c <prvAddNewTaskToReadyList+0xd0>)
 80117ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80117f2:	601a      	str	r2, [r3, #0]
 80117f4:	f3bf 8f4f 	dsb	sy
 80117f8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80117fc:	bf00      	nop
 80117fe:	3708      	adds	r7, #8
 8011800:	46bd      	mov	sp, r7
 8011802:	bd80      	pop	{r7, pc}
 8011804:	200001e8 	.word	0x200001e8
 8011808:	200000e8 	.word	0x200000e8
 801180c:	200001f4 	.word	0x200001f4
 8011810:	20000204 	.word	0x20000204
 8011814:	200001f0 	.word	0x200001f0
 8011818:	200000ec 	.word	0x200000ec
 801181c:	e000ed04 	.word	0xe000ed04

08011820 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011820:	b580      	push	{r7, lr}
 8011822:	b084      	sub	sp, #16
 8011824:	af00      	add	r7, sp, #0
 8011826:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011828:	2300      	movs	r3, #0
 801182a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d018      	beq.n	8011864 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011832:	4b14      	ldr	r3, [pc, #80]	; (8011884 <vTaskDelay+0x64>)
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	2b00      	cmp	r3, #0
 8011838:	d00b      	beq.n	8011852 <vTaskDelay+0x32>
 801183a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801183e:	b672      	cpsid	i
 8011840:	f383 8811 	msr	BASEPRI, r3
 8011844:	f3bf 8f6f 	isb	sy
 8011848:	f3bf 8f4f 	dsb	sy
 801184c:	b662      	cpsie	i
 801184e:	60bb      	str	r3, [r7, #8]
 8011850:	e7fe      	b.n	8011850 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8011852:	f000 f865 	bl	8011920 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011856:	2100      	movs	r1, #0
 8011858:	6878      	ldr	r0, [r7, #4]
 801185a:	f000 fe1d 	bl	8012498 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801185e:	f000 f86d 	bl	801193c <xTaskResumeAll>
 8011862:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d107      	bne.n	801187a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801186a:	4b07      	ldr	r3, [pc, #28]	; (8011888 <vTaskDelay+0x68>)
 801186c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011870:	601a      	str	r2, [r3, #0]
 8011872:	f3bf 8f4f 	dsb	sy
 8011876:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801187a:	bf00      	nop
 801187c:	3710      	adds	r7, #16
 801187e:	46bd      	mov	sp, r7
 8011880:	bd80      	pop	{r7, pc}
 8011882:	bf00      	nop
 8011884:	20000210 	.word	0x20000210
 8011888:	e000ed04 	.word	0xe000ed04

0801188c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801188c:	b580      	push	{r7, lr}
 801188e:	b086      	sub	sp, #24
 8011890:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8011892:	4b1d      	ldr	r3, [pc, #116]	; (8011908 <vTaskStartScheduler+0x7c>)
 8011894:	9301      	str	r3, [sp, #4]
 8011896:	2300      	movs	r3, #0
 8011898:	9300      	str	r3, [sp, #0]
 801189a:	2300      	movs	r3, #0
 801189c:	2280      	movs	r2, #128	; 0x80
 801189e:	491b      	ldr	r1, [pc, #108]	; (801190c <vTaskStartScheduler+0x80>)
 80118a0:	481b      	ldr	r0, [pc, #108]	; (8011910 <vTaskStartScheduler+0x84>)
 80118a2:	f7ff fe87 	bl	80115b4 <xTaskCreate>
 80118a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	2b01      	cmp	r3, #1
 80118ac:	d117      	bne.n	80118de <vTaskStartScheduler+0x52>
 80118ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118b2:	b672      	cpsid	i
 80118b4:	f383 8811 	msr	BASEPRI, r3
 80118b8:	f3bf 8f6f 	isb	sy
 80118bc:	f3bf 8f4f 	dsb	sy
 80118c0:	b662      	cpsie	i
 80118c2:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80118c4:	4b13      	ldr	r3, [pc, #76]	; (8011914 <vTaskStartScheduler+0x88>)
 80118c6:	f04f 32ff 	mov.w	r2, #4294967295
 80118ca:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80118cc:	4b12      	ldr	r3, [pc, #72]	; (8011918 <vTaskStartScheduler+0x8c>)
 80118ce:	2201      	movs	r2, #1
 80118d0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80118d2:	4b12      	ldr	r3, [pc, #72]	; (801191c <vTaskStartScheduler+0x90>)
 80118d4:	2200      	movs	r2, #0
 80118d6:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80118d8:	f000 fed2 	bl	8012680 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80118dc:	e00f      	b.n	80118fe <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118e4:	d10b      	bne.n	80118fe <vTaskStartScheduler+0x72>
 80118e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118ea:	b672      	cpsid	i
 80118ec:	f383 8811 	msr	BASEPRI, r3
 80118f0:	f3bf 8f6f 	isb	sy
 80118f4:	f3bf 8f4f 	dsb	sy
 80118f8:	b662      	cpsie	i
 80118fa:	607b      	str	r3, [r7, #4]
 80118fc:	e7fe      	b.n	80118fc <vTaskStartScheduler+0x70>
}
 80118fe:	bf00      	nop
 8011900:	3710      	adds	r7, #16
 8011902:	46bd      	mov	sp, r7
 8011904:	bd80      	pop	{r7, pc}
 8011906:	bf00      	nop
 8011908:	2000020c 	.word	0x2000020c
 801190c:	080168b4 	.word	0x080168b4
 8011910:	08011f5d 	.word	0x08011f5d
 8011914:	20000208 	.word	0x20000208
 8011918:	200001f4 	.word	0x200001f4
 801191c:	200001ec 	.word	0x200001ec

08011920 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011920:	b480      	push	{r7}
 8011922:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8011924:	4b04      	ldr	r3, [pc, #16]	; (8011938 <vTaskSuspendAll+0x18>)
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	3301      	adds	r3, #1
 801192a:	4a03      	ldr	r2, [pc, #12]	; (8011938 <vTaskSuspendAll+0x18>)
 801192c:	6013      	str	r3, [r2, #0]
}
 801192e:	bf00      	nop
 8011930:	46bd      	mov	sp, r7
 8011932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011936:	4770      	bx	lr
 8011938:	20000210 	.word	0x20000210

0801193c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801193c:	b580      	push	{r7, lr}
 801193e:	b084      	sub	sp, #16
 8011940:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011942:	2300      	movs	r3, #0
 8011944:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011946:	2300      	movs	r3, #0
 8011948:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801194a:	4b42      	ldr	r3, [pc, #264]	; (8011a54 <xTaskResumeAll+0x118>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d10b      	bne.n	801196a <xTaskResumeAll+0x2e>
 8011952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011956:	b672      	cpsid	i
 8011958:	f383 8811 	msr	BASEPRI, r3
 801195c:	f3bf 8f6f 	isb	sy
 8011960:	f3bf 8f4f 	dsb	sy
 8011964:	b662      	cpsie	i
 8011966:	603b      	str	r3, [r7, #0]
 8011968:	e7fe      	b.n	8011968 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801196a:	f000 ff05 	bl	8012778 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801196e:	4b39      	ldr	r3, [pc, #228]	; (8011a54 <xTaskResumeAll+0x118>)
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	3b01      	subs	r3, #1
 8011974:	4a37      	ldr	r2, [pc, #220]	; (8011a54 <xTaskResumeAll+0x118>)
 8011976:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011978:	4b36      	ldr	r3, [pc, #216]	; (8011a54 <xTaskResumeAll+0x118>)
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d161      	bne.n	8011a44 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011980:	4b35      	ldr	r3, [pc, #212]	; (8011a58 <xTaskResumeAll+0x11c>)
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	2b00      	cmp	r3, #0
 8011986:	d05d      	beq.n	8011a44 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011988:	e02e      	b.n	80119e8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 801198a:	4b34      	ldr	r3, [pc, #208]	; (8011a5c <xTaskResumeAll+0x120>)
 801198c:	68db      	ldr	r3, [r3, #12]
 801198e:	68db      	ldr	r3, [r3, #12]
 8011990:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	3318      	adds	r3, #24
 8011996:	4618      	mov	r0, r3
 8011998:	f7fe fed2 	bl	8010740 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	3304      	adds	r3, #4
 80119a0:	4618      	mov	r0, r3
 80119a2:	f7fe fecd 	bl	8010740 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119aa:	2201      	movs	r2, #1
 80119ac:	409a      	lsls	r2, r3
 80119ae:	4b2c      	ldr	r3, [pc, #176]	; (8011a60 <xTaskResumeAll+0x124>)
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	4313      	orrs	r3, r2
 80119b4:	4a2a      	ldr	r2, [pc, #168]	; (8011a60 <xTaskResumeAll+0x124>)
 80119b6:	6013      	str	r3, [r2, #0]
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119bc:	4613      	mov	r3, r2
 80119be:	009b      	lsls	r3, r3, #2
 80119c0:	4413      	add	r3, r2
 80119c2:	009b      	lsls	r3, r3, #2
 80119c4:	4a27      	ldr	r2, [pc, #156]	; (8011a64 <xTaskResumeAll+0x128>)
 80119c6:	441a      	add	r2, r3
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	3304      	adds	r3, #4
 80119cc:	4619      	mov	r1, r3
 80119ce:	4610      	mov	r0, r2
 80119d0:	f7fe fe59 	bl	8010686 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119d8:	4b23      	ldr	r3, [pc, #140]	; (8011a68 <xTaskResumeAll+0x12c>)
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119de:	429a      	cmp	r2, r3
 80119e0:	d302      	bcc.n	80119e8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80119e2:	4b22      	ldr	r3, [pc, #136]	; (8011a6c <xTaskResumeAll+0x130>)
 80119e4:	2201      	movs	r2, #1
 80119e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80119e8:	4b1c      	ldr	r3, [pc, #112]	; (8011a5c <xTaskResumeAll+0x120>)
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d1cc      	bne.n	801198a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d001      	beq.n	80119fa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80119f6:	f000 fb47 	bl	8012088 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80119fa:	4b1d      	ldr	r3, [pc, #116]	; (8011a70 <xTaskResumeAll+0x134>)
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d010      	beq.n	8011a28 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011a06:	f000 f859 	bl	8011abc <xTaskIncrementTick>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d002      	beq.n	8011a16 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011a10:	4b16      	ldr	r3, [pc, #88]	; (8011a6c <xTaskResumeAll+0x130>)
 8011a12:	2201      	movs	r2, #1
 8011a14:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	3b01      	subs	r3, #1
 8011a1a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d1f1      	bne.n	8011a06 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8011a22:	4b13      	ldr	r3, [pc, #76]	; (8011a70 <xTaskResumeAll+0x134>)
 8011a24:	2200      	movs	r2, #0
 8011a26:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011a28:	4b10      	ldr	r3, [pc, #64]	; (8011a6c <xTaskResumeAll+0x130>)
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d009      	beq.n	8011a44 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011a30:	2301      	movs	r3, #1
 8011a32:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011a34:	4b0f      	ldr	r3, [pc, #60]	; (8011a74 <xTaskResumeAll+0x138>)
 8011a36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011a3a:	601a      	str	r2, [r3, #0]
 8011a3c:	f3bf 8f4f 	dsb	sy
 8011a40:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011a44:	f000 feca 	bl	80127dc <vPortExitCritical>

	return xAlreadyYielded;
 8011a48:	68bb      	ldr	r3, [r7, #8]
}
 8011a4a:	4618      	mov	r0, r3
 8011a4c:	3710      	adds	r7, #16
 8011a4e:	46bd      	mov	sp, r7
 8011a50:	bd80      	pop	{r7, pc}
 8011a52:	bf00      	nop
 8011a54:	20000210 	.word	0x20000210
 8011a58:	200001e8 	.word	0x200001e8
 8011a5c:	200001a8 	.word	0x200001a8
 8011a60:	200001f0 	.word	0x200001f0
 8011a64:	200000ec 	.word	0x200000ec
 8011a68:	200000e8 	.word	0x200000e8
 8011a6c:	200001fc 	.word	0x200001fc
 8011a70:	200001f8 	.word	0x200001f8
 8011a74:	e000ed04 	.word	0xe000ed04

08011a78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011a78:	b480      	push	{r7}
 8011a7a:	b083      	sub	sp, #12
 8011a7c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011a7e:	4b05      	ldr	r3, [pc, #20]	; (8011a94 <xTaskGetTickCount+0x1c>)
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011a84:	687b      	ldr	r3, [r7, #4]
}
 8011a86:	4618      	mov	r0, r3
 8011a88:	370c      	adds	r7, #12
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a90:	4770      	bx	lr
 8011a92:	bf00      	nop
 8011a94:	200001ec 	.word	0x200001ec

08011a98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011a98:	b580      	push	{r7, lr}
 8011a9a:	b082      	sub	sp, #8
 8011a9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011a9e:	f000 ff4b 	bl	8012938 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011aa6:	4b04      	ldr	r3, [pc, #16]	; (8011ab8 <xTaskGetTickCountFromISR+0x20>)
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011aac:	683b      	ldr	r3, [r7, #0]
}
 8011aae:	4618      	mov	r0, r3
 8011ab0:	3708      	adds	r7, #8
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	bd80      	pop	{r7, pc}
 8011ab6:	bf00      	nop
 8011ab8:	200001ec 	.word	0x200001ec

08011abc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	b086      	sub	sp, #24
 8011ac0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011ac6:	4b51      	ldr	r3, [pc, #324]	; (8011c0c <xTaskIncrementTick+0x150>)
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	f040 808e 	bne.w	8011bec <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011ad0:	4b4f      	ldr	r3, [pc, #316]	; (8011c10 <xTaskIncrementTick+0x154>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	3301      	adds	r3, #1
 8011ad6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011ad8:	4a4d      	ldr	r2, [pc, #308]	; (8011c10 <xTaskIncrementTick+0x154>)
 8011ada:	693b      	ldr	r3, [r7, #16]
 8011adc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011ade:	693b      	ldr	r3, [r7, #16]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d121      	bne.n	8011b28 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011ae4:	4b4b      	ldr	r3, [pc, #300]	; (8011c14 <xTaskIncrementTick+0x158>)
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d00b      	beq.n	8011b06 <xTaskIncrementTick+0x4a>
 8011aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011af2:	b672      	cpsid	i
 8011af4:	f383 8811 	msr	BASEPRI, r3
 8011af8:	f3bf 8f6f 	isb	sy
 8011afc:	f3bf 8f4f 	dsb	sy
 8011b00:	b662      	cpsie	i
 8011b02:	603b      	str	r3, [r7, #0]
 8011b04:	e7fe      	b.n	8011b04 <xTaskIncrementTick+0x48>
 8011b06:	4b43      	ldr	r3, [pc, #268]	; (8011c14 <xTaskIncrementTick+0x158>)
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	60fb      	str	r3, [r7, #12]
 8011b0c:	4b42      	ldr	r3, [pc, #264]	; (8011c18 <xTaskIncrementTick+0x15c>)
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	4a40      	ldr	r2, [pc, #256]	; (8011c14 <xTaskIncrementTick+0x158>)
 8011b12:	6013      	str	r3, [r2, #0]
 8011b14:	4a40      	ldr	r2, [pc, #256]	; (8011c18 <xTaskIncrementTick+0x15c>)
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	6013      	str	r3, [r2, #0]
 8011b1a:	4b40      	ldr	r3, [pc, #256]	; (8011c1c <xTaskIncrementTick+0x160>)
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	3301      	adds	r3, #1
 8011b20:	4a3e      	ldr	r2, [pc, #248]	; (8011c1c <xTaskIncrementTick+0x160>)
 8011b22:	6013      	str	r3, [r2, #0]
 8011b24:	f000 fab0 	bl	8012088 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011b28:	4b3d      	ldr	r3, [pc, #244]	; (8011c20 <xTaskIncrementTick+0x164>)
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	693a      	ldr	r2, [r7, #16]
 8011b2e:	429a      	cmp	r2, r3
 8011b30:	d34d      	bcc.n	8011bce <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011b32:	4b38      	ldr	r3, [pc, #224]	; (8011c14 <xTaskIncrementTick+0x158>)
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d101      	bne.n	8011b40 <xTaskIncrementTick+0x84>
 8011b3c:	2301      	movs	r3, #1
 8011b3e:	e000      	b.n	8011b42 <xTaskIncrementTick+0x86>
 8011b40:	2300      	movs	r3, #0
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d004      	beq.n	8011b50 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011b46:	4b36      	ldr	r3, [pc, #216]	; (8011c20 <xTaskIncrementTick+0x164>)
 8011b48:	f04f 32ff 	mov.w	r2, #4294967295
 8011b4c:	601a      	str	r2, [r3, #0]
					break;
 8011b4e:	e03e      	b.n	8011bce <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8011b50:	4b30      	ldr	r3, [pc, #192]	; (8011c14 <xTaskIncrementTick+0x158>)
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	68db      	ldr	r3, [r3, #12]
 8011b56:	68db      	ldr	r3, [r3, #12]
 8011b58:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011b5a:	68bb      	ldr	r3, [r7, #8]
 8011b5c:	685b      	ldr	r3, [r3, #4]
 8011b5e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011b60:	693a      	ldr	r2, [r7, #16]
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	429a      	cmp	r2, r3
 8011b66:	d203      	bcs.n	8011b70 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011b68:	4a2d      	ldr	r2, [pc, #180]	; (8011c20 <xTaskIncrementTick+0x164>)
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	6013      	str	r3, [r2, #0]
						break;
 8011b6e:	e02e      	b.n	8011bce <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011b70:	68bb      	ldr	r3, [r7, #8]
 8011b72:	3304      	adds	r3, #4
 8011b74:	4618      	mov	r0, r3
 8011b76:	f7fe fde3 	bl	8010740 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011b7a:	68bb      	ldr	r3, [r7, #8]
 8011b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d004      	beq.n	8011b8c <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011b82:	68bb      	ldr	r3, [r7, #8]
 8011b84:	3318      	adds	r3, #24
 8011b86:	4618      	mov	r0, r3
 8011b88:	f7fe fdda 	bl	8010740 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011b8c:	68bb      	ldr	r3, [r7, #8]
 8011b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b90:	2201      	movs	r2, #1
 8011b92:	409a      	lsls	r2, r3
 8011b94:	4b23      	ldr	r3, [pc, #140]	; (8011c24 <xTaskIncrementTick+0x168>)
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	4313      	orrs	r3, r2
 8011b9a:	4a22      	ldr	r2, [pc, #136]	; (8011c24 <xTaskIncrementTick+0x168>)
 8011b9c:	6013      	str	r3, [r2, #0]
 8011b9e:	68bb      	ldr	r3, [r7, #8]
 8011ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ba2:	4613      	mov	r3, r2
 8011ba4:	009b      	lsls	r3, r3, #2
 8011ba6:	4413      	add	r3, r2
 8011ba8:	009b      	lsls	r3, r3, #2
 8011baa:	4a1f      	ldr	r2, [pc, #124]	; (8011c28 <xTaskIncrementTick+0x16c>)
 8011bac:	441a      	add	r2, r3
 8011bae:	68bb      	ldr	r3, [r7, #8]
 8011bb0:	3304      	adds	r3, #4
 8011bb2:	4619      	mov	r1, r3
 8011bb4:	4610      	mov	r0, r2
 8011bb6:	f7fe fd66 	bl	8010686 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011bba:	68bb      	ldr	r3, [r7, #8]
 8011bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011bbe:	4b1b      	ldr	r3, [pc, #108]	; (8011c2c <xTaskIncrementTick+0x170>)
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bc4:	429a      	cmp	r2, r3
 8011bc6:	d3b4      	bcc.n	8011b32 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011bc8:	2301      	movs	r3, #1
 8011bca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011bcc:	e7b1      	b.n	8011b32 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011bce:	4b17      	ldr	r3, [pc, #92]	; (8011c2c <xTaskIncrementTick+0x170>)
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011bd4:	4914      	ldr	r1, [pc, #80]	; (8011c28 <xTaskIncrementTick+0x16c>)
 8011bd6:	4613      	mov	r3, r2
 8011bd8:	009b      	lsls	r3, r3, #2
 8011bda:	4413      	add	r3, r2
 8011bdc:	009b      	lsls	r3, r3, #2
 8011bde:	440b      	add	r3, r1
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	2b01      	cmp	r3, #1
 8011be4:	d907      	bls.n	8011bf6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8011be6:	2301      	movs	r3, #1
 8011be8:	617b      	str	r3, [r7, #20]
 8011bea:	e004      	b.n	8011bf6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8011bec:	4b10      	ldr	r3, [pc, #64]	; (8011c30 <xTaskIncrementTick+0x174>)
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	3301      	adds	r3, #1
 8011bf2:	4a0f      	ldr	r2, [pc, #60]	; (8011c30 <xTaskIncrementTick+0x174>)
 8011bf4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8011bf6:	4b0f      	ldr	r3, [pc, #60]	; (8011c34 <xTaskIncrementTick+0x178>)
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d001      	beq.n	8011c02 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8011bfe:	2301      	movs	r3, #1
 8011c00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8011c02:	697b      	ldr	r3, [r7, #20]
}
 8011c04:	4618      	mov	r0, r3
 8011c06:	3718      	adds	r7, #24
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	bd80      	pop	{r7, pc}
 8011c0c:	20000210 	.word	0x20000210
 8011c10:	200001ec 	.word	0x200001ec
 8011c14:	200001a0 	.word	0x200001a0
 8011c18:	200001a4 	.word	0x200001a4
 8011c1c:	20000200 	.word	0x20000200
 8011c20:	20000208 	.word	0x20000208
 8011c24:	200001f0 	.word	0x200001f0
 8011c28:	200000ec 	.word	0x200000ec
 8011c2c:	200000e8 	.word	0x200000e8
 8011c30:	200001f8 	.word	0x200001f8
 8011c34:	200001fc 	.word	0x200001fc

08011c38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	b088      	sub	sp, #32
 8011c3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011c3e:	4b3a      	ldr	r3, [pc, #232]	; (8011d28 <vTaskSwitchContext+0xf0>)
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d003      	beq.n	8011c4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011c46:	4b39      	ldr	r3, [pc, #228]	; (8011d2c <vTaskSwitchContext+0xf4>)
 8011c48:	2201      	movs	r2, #1
 8011c4a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011c4c:	e067      	b.n	8011d1e <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 8011c4e:	4b37      	ldr	r3, [pc, #220]	; (8011d2c <vTaskSwitchContext+0xf4>)
 8011c50:	2200      	movs	r2, #0
 8011c52:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011c54:	4b36      	ldr	r3, [pc, #216]	; (8011d30 <vTaskSwitchContext+0xf8>)
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c5a:	61fb      	str	r3, [r7, #28]
 8011c5c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8011c60:	61bb      	str	r3, [r7, #24]
 8011c62:	69fb      	ldr	r3, [r7, #28]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	69ba      	ldr	r2, [r7, #24]
 8011c68:	429a      	cmp	r2, r3
 8011c6a:	d111      	bne.n	8011c90 <vTaskSwitchContext+0x58>
 8011c6c:	69fb      	ldr	r3, [r7, #28]
 8011c6e:	3304      	adds	r3, #4
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	69ba      	ldr	r2, [r7, #24]
 8011c74:	429a      	cmp	r2, r3
 8011c76:	d10b      	bne.n	8011c90 <vTaskSwitchContext+0x58>
 8011c78:	69fb      	ldr	r3, [r7, #28]
 8011c7a:	3308      	adds	r3, #8
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	69ba      	ldr	r2, [r7, #24]
 8011c80:	429a      	cmp	r2, r3
 8011c82:	d105      	bne.n	8011c90 <vTaskSwitchContext+0x58>
 8011c84:	69fb      	ldr	r3, [r7, #28]
 8011c86:	330c      	adds	r3, #12
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	69ba      	ldr	r2, [r7, #24]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d008      	beq.n	8011ca2 <vTaskSwitchContext+0x6a>
 8011c90:	4b27      	ldr	r3, [pc, #156]	; (8011d30 <vTaskSwitchContext+0xf8>)
 8011c92:	681a      	ldr	r2, [r3, #0]
 8011c94:	4b26      	ldr	r3, [pc, #152]	; (8011d30 <vTaskSwitchContext+0xf8>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	3334      	adds	r3, #52	; 0x34
 8011c9a:	4619      	mov	r1, r3
 8011c9c:	4610      	mov	r0, r2
 8011c9e:	f001 f958 	bl	8012f52 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8011ca2:	4b24      	ldr	r3, [pc, #144]	; (8011d34 <vTaskSwitchContext+0xfc>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	fab3 f383 	clz	r3, r3
 8011cae:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8011cb0:	7afb      	ldrb	r3, [r7, #11]
 8011cb2:	f1c3 031f 	rsb	r3, r3, #31
 8011cb6:	617b      	str	r3, [r7, #20]
 8011cb8:	491f      	ldr	r1, [pc, #124]	; (8011d38 <vTaskSwitchContext+0x100>)
 8011cba:	697a      	ldr	r2, [r7, #20]
 8011cbc:	4613      	mov	r3, r2
 8011cbe:	009b      	lsls	r3, r3, #2
 8011cc0:	4413      	add	r3, r2
 8011cc2:	009b      	lsls	r3, r3, #2
 8011cc4:	440b      	add	r3, r1
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d10b      	bne.n	8011ce4 <vTaskSwitchContext+0xac>
	__asm volatile
 8011ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cd0:	b672      	cpsid	i
 8011cd2:	f383 8811 	msr	BASEPRI, r3
 8011cd6:	f3bf 8f6f 	isb	sy
 8011cda:	f3bf 8f4f 	dsb	sy
 8011cde:	b662      	cpsie	i
 8011ce0:	607b      	str	r3, [r7, #4]
 8011ce2:	e7fe      	b.n	8011ce2 <vTaskSwitchContext+0xaa>
 8011ce4:	697a      	ldr	r2, [r7, #20]
 8011ce6:	4613      	mov	r3, r2
 8011ce8:	009b      	lsls	r3, r3, #2
 8011cea:	4413      	add	r3, r2
 8011cec:	009b      	lsls	r3, r3, #2
 8011cee:	4a12      	ldr	r2, [pc, #72]	; (8011d38 <vTaskSwitchContext+0x100>)
 8011cf0:	4413      	add	r3, r2
 8011cf2:	613b      	str	r3, [r7, #16]
 8011cf4:	693b      	ldr	r3, [r7, #16]
 8011cf6:	685b      	ldr	r3, [r3, #4]
 8011cf8:	685a      	ldr	r2, [r3, #4]
 8011cfa:	693b      	ldr	r3, [r7, #16]
 8011cfc:	605a      	str	r2, [r3, #4]
 8011cfe:	693b      	ldr	r3, [r7, #16]
 8011d00:	685a      	ldr	r2, [r3, #4]
 8011d02:	693b      	ldr	r3, [r7, #16]
 8011d04:	3308      	adds	r3, #8
 8011d06:	429a      	cmp	r2, r3
 8011d08:	d104      	bne.n	8011d14 <vTaskSwitchContext+0xdc>
 8011d0a:	693b      	ldr	r3, [r7, #16]
 8011d0c:	685b      	ldr	r3, [r3, #4]
 8011d0e:	685a      	ldr	r2, [r3, #4]
 8011d10:	693b      	ldr	r3, [r7, #16]
 8011d12:	605a      	str	r2, [r3, #4]
 8011d14:	693b      	ldr	r3, [r7, #16]
 8011d16:	685b      	ldr	r3, [r3, #4]
 8011d18:	68db      	ldr	r3, [r3, #12]
 8011d1a:	4a05      	ldr	r2, [pc, #20]	; (8011d30 <vTaskSwitchContext+0xf8>)
 8011d1c:	6013      	str	r3, [r2, #0]
}
 8011d1e:	bf00      	nop
 8011d20:	3720      	adds	r7, #32
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd80      	pop	{r7, pc}
 8011d26:	bf00      	nop
 8011d28:	20000210 	.word	0x20000210
 8011d2c:	200001fc 	.word	0x200001fc
 8011d30:	200000e8 	.word	0x200000e8
 8011d34:	200001f0 	.word	0x200001f0
 8011d38:	200000ec 	.word	0x200000ec

08011d3c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b084      	sub	sp, #16
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
 8011d44:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d10b      	bne.n	8011d64 <vTaskPlaceOnEventList+0x28>
 8011d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d50:	b672      	cpsid	i
 8011d52:	f383 8811 	msr	BASEPRI, r3
 8011d56:	f3bf 8f6f 	isb	sy
 8011d5a:	f3bf 8f4f 	dsb	sy
 8011d5e:	b662      	cpsie	i
 8011d60:	60fb      	str	r3, [r7, #12]
 8011d62:	e7fe      	b.n	8011d62 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011d64:	4b07      	ldr	r3, [pc, #28]	; (8011d84 <vTaskPlaceOnEventList+0x48>)
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	3318      	adds	r3, #24
 8011d6a:	4619      	mov	r1, r3
 8011d6c:	6878      	ldr	r0, [r7, #4]
 8011d6e:	f7fe fcae 	bl	80106ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011d72:	2101      	movs	r1, #1
 8011d74:	6838      	ldr	r0, [r7, #0]
 8011d76:	f000 fb8f 	bl	8012498 <prvAddCurrentTaskToDelayedList>
}
 8011d7a:	bf00      	nop
 8011d7c:	3710      	adds	r7, #16
 8011d7e:	46bd      	mov	sp, r7
 8011d80:	bd80      	pop	{r7, pc}
 8011d82:	bf00      	nop
 8011d84:	200000e8 	.word	0x200000e8

08011d88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011d88:	b580      	push	{r7, lr}
 8011d8a:	b086      	sub	sp, #24
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	68db      	ldr	r3, [r3, #12]
 8011d94:	68db      	ldr	r3, [r3, #12]
 8011d96:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011d98:	693b      	ldr	r3, [r7, #16]
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d10b      	bne.n	8011db6 <xTaskRemoveFromEventList+0x2e>
 8011d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011da2:	b672      	cpsid	i
 8011da4:	f383 8811 	msr	BASEPRI, r3
 8011da8:	f3bf 8f6f 	isb	sy
 8011dac:	f3bf 8f4f 	dsb	sy
 8011db0:	b662      	cpsie	i
 8011db2:	60fb      	str	r3, [r7, #12]
 8011db4:	e7fe      	b.n	8011db4 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011db6:	693b      	ldr	r3, [r7, #16]
 8011db8:	3318      	adds	r3, #24
 8011dba:	4618      	mov	r0, r3
 8011dbc:	f7fe fcc0 	bl	8010740 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011dc0:	4b1d      	ldr	r3, [pc, #116]	; (8011e38 <xTaskRemoveFromEventList+0xb0>)
 8011dc2:	681b      	ldr	r3, [r3, #0]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d11c      	bne.n	8011e02 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011dc8:	693b      	ldr	r3, [r7, #16]
 8011dca:	3304      	adds	r3, #4
 8011dcc:	4618      	mov	r0, r3
 8011dce:	f7fe fcb7 	bl	8010740 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011dd2:	693b      	ldr	r3, [r7, #16]
 8011dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011dd6:	2201      	movs	r2, #1
 8011dd8:	409a      	lsls	r2, r3
 8011dda:	4b18      	ldr	r3, [pc, #96]	; (8011e3c <xTaskRemoveFromEventList+0xb4>)
 8011ddc:	681b      	ldr	r3, [r3, #0]
 8011dde:	4313      	orrs	r3, r2
 8011de0:	4a16      	ldr	r2, [pc, #88]	; (8011e3c <xTaskRemoveFromEventList+0xb4>)
 8011de2:	6013      	str	r3, [r2, #0]
 8011de4:	693b      	ldr	r3, [r7, #16]
 8011de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011de8:	4613      	mov	r3, r2
 8011dea:	009b      	lsls	r3, r3, #2
 8011dec:	4413      	add	r3, r2
 8011dee:	009b      	lsls	r3, r3, #2
 8011df0:	4a13      	ldr	r2, [pc, #76]	; (8011e40 <xTaskRemoveFromEventList+0xb8>)
 8011df2:	441a      	add	r2, r3
 8011df4:	693b      	ldr	r3, [r7, #16]
 8011df6:	3304      	adds	r3, #4
 8011df8:	4619      	mov	r1, r3
 8011dfa:	4610      	mov	r0, r2
 8011dfc:	f7fe fc43 	bl	8010686 <vListInsertEnd>
 8011e00:	e005      	b.n	8011e0e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011e02:	693b      	ldr	r3, [r7, #16]
 8011e04:	3318      	adds	r3, #24
 8011e06:	4619      	mov	r1, r3
 8011e08:	480e      	ldr	r0, [pc, #56]	; (8011e44 <xTaskRemoveFromEventList+0xbc>)
 8011e0a:	f7fe fc3c 	bl	8010686 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011e0e:	693b      	ldr	r3, [r7, #16]
 8011e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e12:	4b0d      	ldr	r3, [pc, #52]	; (8011e48 <xTaskRemoveFromEventList+0xc0>)
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e18:	429a      	cmp	r2, r3
 8011e1a:	d905      	bls.n	8011e28 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011e20:	4b0a      	ldr	r3, [pc, #40]	; (8011e4c <xTaskRemoveFromEventList+0xc4>)
 8011e22:	2201      	movs	r2, #1
 8011e24:	601a      	str	r2, [r3, #0]
 8011e26:	e001      	b.n	8011e2c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011e28:	2300      	movs	r3, #0
 8011e2a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8011e2c:	697b      	ldr	r3, [r7, #20]
}
 8011e2e:	4618      	mov	r0, r3
 8011e30:	3718      	adds	r7, #24
 8011e32:	46bd      	mov	sp, r7
 8011e34:	bd80      	pop	{r7, pc}
 8011e36:	bf00      	nop
 8011e38:	20000210 	.word	0x20000210
 8011e3c:	200001f0 	.word	0x200001f0
 8011e40:	200000ec 	.word	0x200000ec
 8011e44:	200001a8 	.word	0x200001a8
 8011e48:	200000e8 	.word	0x200000e8
 8011e4c:	200001fc 	.word	0x200001fc

08011e50 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011e50:	b480      	push	{r7}
 8011e52:	b083      	sub	sp, #12
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011e58:	4b06      	ldr	r3, [pc, #24]	; (8011e74 <vTaskInternalSetTimeOutState+0x24>)
 8011e5a:	681a      	ldr	r2, [r3, #0]
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011e60:	4b05      	ldr	r3, [pc, #20]	; (8011e78 <vTaskInternalSetTimeOutState+0x28>)
 8011e62:	681a      	ldr	r2, [r3, #0]
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	605a      	str	r2, [r3, #4]
}
 8011e68:	bf00      	nop
 8011e6a:	370c      	adds	r7, #12
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e72:	4770      	bx	lr
 8011e74:	20000200 	.word	0x20000200
 8011e78:	200001ec 	.word	0x200001ec

08011e7c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011e7c:	b580      	push	{r7, lr}
 8011e7e:	b088      	sub	sp, #32
 8011e80:	af00      	add	r7, sp, #0
 8011e82:	6078      	str	r0, [r7, #4]
 8011e84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d10b      	bne.n	8011ea4 <xTaskCheckForTimeOut+0x28>
 8011e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e90:	b672      	cpsid	i
 8011e92:	f383 8811 	msr	BASEPRI, r3
 8011e96:	f3bf 8f6f 	isb	sy
 8011e9a:	f3bf 8f4f 	dsb	sy
 8011e9e:	b662      	cpsie	i
 8011ea0:	613b      	str	r3, [r7, #16]
 8011ea2:	e7fe      	b.n	8011ea2 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d10b      	bne.n	8011ec2 <xTaskCheckForTimeOut+0x46>
 8011eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011eae:	b672      	cpsid	i
 8011eb0:	f383 8811 	msr	BASEPRI, r3
 8011eb4:	f3bf 8f6f 	isb	sy
 8011eb8:	f3bf 8f4f 	dsb	sy
 8011ebc:	b662      	cpsie	i
 8011ebe:	60fb      	str	r3, [r7, #12]
 8011ec0:	e7fe      	b.n	8011ec0 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8011ec2:	f000 fc59 	bl	8012778 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011ec6:	4b1d      	ldr	r3, [pc, #116]	; (8011f3c <xTaskCheckForTimeOut+0xc0>)
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	685b      	ldr	r3, [r3, #4]
 8011ed0:	69ba      	ldr	r2, [r7, #24]
 8011ed2:	1ad3      	subs	r3, r2, r3
 8011ed4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ede:	d102      	bne.n	8011ee6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	61fb      	str	r3, [r7, #28]
 8011ee4:	e023      	b.n	8011f2e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681a      	ldr	r2, [r3, #0]
 8011eea:	4b15      	ldr	r3, [pc, #84]	; (8011f40 <xTaskCheckForTimeOut+0xc4>)
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	429a      	cmp	r2, r3
 8011ef0:	d007      	beq.n	8011f02 <xTaskCheckForTimeOut+0x86>
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	685b      	ldr	r3, [r3, #4]
 8011ef6:	69ba      	ldr	r2, [r7, #24]
 8011ef8:	429a      	cmp	r2, r3
 8011efa:	d302      	bcc.n	8011f02 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011efc:	2301      	movs	r3, #1
 8011efe:	61fb      	str	r3, [r7, #28]
 8011f00:	e015      	b.n	8011f2e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011f02:	683b      	ldr	r3, [r7, #0]
 8011f04:	681b      	ldr	r3, [r3, #0]
 8011f06:	697a      	ldr	r2, [r7, #20]
 8011f08:	429a      	cmp	r2, r3
 8011f0a:	d20b      	bcs.n	8011f24 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011f0c:	683b      	ldr	r3, [r7, #0]
 8011f0e:	681a      	ldr	r2, [r3, #0]
 8011f10:	697b      	ldr	r3, [r7, #20]
 8011f12:	1ad2      	subs	r2, r2, r3
 8011f14:	683b      	ldr	r3, [r7, #0]
 8011f16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011f18:	6878      	ldr	r0, [r7, #4]
 8011f1a:	f7ff ff99 	bl	8011e50 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011f1e:	2300      	movs	r3, #0
 8011f20:	61fb      	str	r3, [r7, #28]
 8011f22:	e004      	b.n	8011f2e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011f24:	683b      	ldr	r3, [r7, #0]
 8011f26:	2200      	movs	r2, #0
 8011f28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011f2a:	2301      	movs	r3, #1
 8011f2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011f2e:	f000 fc55 	bl	80127dc <vPortExitCritical>

	return xReturn;
 8011f32:	69fb      	ldr	r3, [r7, #28]
}
 8011f34:	4618      	mov	r0, r3
 8011f36:	3720      	adds	r7, #32
 8011f38:	46bd      	mov	sp, r7
 8011f3a:	bd80      	pop	{r7, pc}
 8011f3c:	200001ec 	.word	0x200001ec
 8011f40:	20000200 	.word	0x20000200

08011f44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011f44:	b480      	push	{r7}
 8011f46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011f48:	4b03      	ldr	r3, [pc, #12]	; (8011f58 <vTaskMissedYield+0x14>)
 8011f4a:	2201      	movs	r2, #1
 8011f4c:	601a      	str	r2, [r3, #0]
}
 8011f4e:	bf00      	nop
 8011f50:	46bd      	mov	sp, r7
 8011f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f56:	4770      	bx	lr
 8011f58:	200001fc 	.word	0x200001fc

08011f5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	b082      	sub	sp, #8
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011f64:	f000 f854 	bl	8012010 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011f68:	4b07      	ldr	r3, [pc, #28]	; (8011f88 <prvIdleTask+0x2c>)
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	2b01      	cmp	r3, #1
 8011f6e:	d907      	bls.n	8011f80 <prvIdleTask+0x24>
			{
				taskYIELD();
 8011f70:	4b06      	ldr	r3, [pc, #24]	; (8011f8c <prvIdleTask+0x30>)
 8011f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f76:	601a      	str	r2, [r3, #0]
 8011f78:	f3bf 8f4f 	dsb	sy
 8011f7c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8011f80:	f000 ffe0 	bl	8012f44 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8011f84:	e7ee      	b.n	8011f64 <prvIdleTask+0x8>
 8011f86:	bf00      	nop
 8011f88:	200000ec 	.word	0x200000ec
 8011f8c:	e000ed04 	.word	0xe000ed04

08011f90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011f90:	b580      	push	{r7, lr}
 8011f92:	b082      	sub	sp, #8
 8011f94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f96:	2300      	movs	r3, #0
 8011f98:	607b      	str	r3, [r7, #4]
 8011f9a:	e00c      	b.n	8011fb6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011f9c:	687a      	ldr	r2, [r7, #4]
 8011f9e:	4613      	mov	r3, r2
 8011fa0:	009b      	lsls	r3, r3, #2
 8011fa2:	4413      	add	r3, r2
 8011fa4:	009b      	lsls	r3, r3, #2
 8011fa6:	4a12      	ldr	r2, [pc, #72]	; (8011ff0 <prvInitialiseTaskLists+0x60>)
 8011fa8:	4413      	add	r3, r2
 8011faa:	4618      	mov	r0, r3
 8011fac:	f7fe fb3e 	bl	801062c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	3301      	adds	r3, #1
 8011fb4:	607b      	str	r3, [r7, #4]
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2b06      	cmp	r3, #6
 8011fba:	d9ef      	bls.n	8011f9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011fbc:	480d      	ldr	r0, [pc, #52]	; (8011ff4 <prvInitialiseTaskLists+0x64>)
 8011fbe:	f7fe fb35 	bl	801062c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011fc2:	480d      	ldr	r0, [pc, #52]	; (8011ff8 <prvInitialiseTaskLists+0x68>)
 8011fc4:	f7fe fb32 	bl	801062c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011fc8:	480c      	ldr	r0, [pc, #48]	; (8011ffc <prvInitialiseTaskLists+0x6c>)
 8011fca:	f7fe fb2f 	bl	801062c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011fce:	480c      	ldr	r0, [pc, #48]	; (8012000 <prvInitialiseTaskLists+0x70>)
 8011fd0:	f7fe fb2c 	bl	801062c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011fd4:	480b      	ldr	r0, [pc, #44]	; (8012004 <prvInitialiseTaskLists+0x74>)
 8011fd6:	f7fe fb29 	bl	801062c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011fda:	4b0b      	ldr	r3, [pc, #44]	; (8012008 <prvInitialiseTaskLists+0x78>)
 8011fdc:	4a05      	ldr	r2, [pc, #20]	; (8011ff4 <prvInitialiseTaskLists+0x64>)
 8011fde:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011fe0:	4b0a      	ldr	r3, [pc, #40]	; (801200c <prvInitialiseTaskLists+0x7c>)
 8011fe2:	4a05      	ldr	r2, [pc, #20]	; (8011ff8 <prvInitialiseTaskLists+0x68>)
 8011fe4:	601a      	str	r2, [r3, #0]
}
 8011fe6:	bf00      	nop
 8011fe8:	3708      	adds	r7, #8
 8011fea:	46bd      	mov	sp, r7
 8011fec:	bd80      	pop	{r7, pc}
 8011fee:	bf00      	nop
 8011ff0:	200000ec 	.word	0x200000ec
 8011ff4:	20000178 	.word	0x20000178
 8011ff8:	2000018c 	.word	0x2000018c
 8011ffc:	200001a8 	.word	0x200001a8
 8012000:	200001bc 	.word	0x200001bc
 8012004:	200001d4 	.word	0x200001d4
 8012008:	200001a0 	.word	0x200001a0
 801200c:	200001a4 	.word	0x200001a4

08012010 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012010:	b580      	push	{r7, lr}
 8012012:	b082      	sub	sp, #8
 8012014:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012016:	e019      	b.n	801204c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012018:	f000 fbae 	bl	8012778 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 801201c:	4b0f      	ldr	r3, [pc, #60]	; (801205c <prvCheckTasksWaitingTermination+0x4c>)
 801201e:	68db      	ldr	r3, [r3, #12]
 8012020:	68db      	ldr	r3, [r3, #12]
 8012022:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	3304      	adds	r3, #4
 8012028:	4618      	mov	r0, r3
 801202a:	f7fe fb89 	bl	8010740 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801202e:	4b0c      	ldr	r3, [pc, #48]	; (8012060 <prvCheckTasksWaitingTermination+0x50>)
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	3b01      	subs	r3, #1
 8012034:	4a0a      	ldr	r2, [pc, #40]	; (8012060 <prvCheckTasksWaitingTermination+0x50>)
 8012036:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012038:	4b0a      	ldr	r3, [pc, #40]	; (8012064 <prvCheckTasksWaitingTermination+0x54>)
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	3b01      	subs	r3, #1
 801203e:	4a09      	ldr	r2, [pc, #36]	; (8012064 <prvCheckTasksWaitingTermination+0x54>)
 8012040:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012042:	f000 fbcb 	bl	80127dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012046:	6878      	ldr	r0, [r7, #4]
 8012048:	f000 f80e 	bl	8012068 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801204c:	4b05      	ldr	r3, [pc, #20]	; (8012064 <prvCheckTasksWaitingTermination+0x54>)
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d1e1      	bne.n	8012018 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012054:	bf00      	nop
 8012056:	3708      	adds	r7, #8
 8012058:	46bd      	mov	sp, r7
 801205a:	bd80      	pop	{r7, pc}
 801205c:	200001bc 	.word	0x200001bc
 8012060:	200001e8 	.word	0x200001e8
 8012064:	200001d0 	.word	0x200001d0

08012068 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012068:	b580      	push	{r7, lr}
 801206a:	b082      	sub	sp, #8
 801206c:	af00      	add	r7, sp, #0
 801206e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012074:	4618      	mov	r0, r3
 8012076:	f000 fd6d 	bl	8012b54 <vPortFree>
			vPortFree( pxTCB );
 801207a:	6878      	ldr	r0, [r7, #4]
 801207c:	f000 fd6a 	bl	8012b54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012080:	bf00      	nop
 8012082:	3708      	adds	r7, #8
 8012084:	46bd      	mov	sp, r7
 8012086:	bd80      	pop	{r7, pc}

08012088 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012088:	b480      	push	{r7}
 801208a:	b083      	sub	sp, #12
 801208c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801208e:	4b0f      	ldr	r3, [pc, #60]	; (80120cc <prvResetNextTaskUnblockTime+0x44>)
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d101      	bne.n	801209c <prvResetNextTaskUnblockTime+0x14>
 8012098:	2301      	movs	r3, #1
 801209a:	e000      	b.n	801209e <prvResetNextTaskUnblockTime+0x16>
 801209c:	2300      	movs	r3, #0
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d004      	beq.n	80120ac <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80120a2:	4b0b      	ldr	r3, [pc, #44]	; (80120d0 <prvResetNextTaskUnblockTime+0x48>)
 80120a4:	f04f 32ff 	mov.w	r2, #4294967295
 80120a8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80120aa:	e008      	b.n	80120be <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80120ac:	4b07      	ldr	r3, [pc, #28]	; (80120cc <prvResetNextTaskUnblockTime+0x44>)
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	68db      	ldr	r3, [r3, #12]
 80120b2:	68db      	ldr	r3, [r3, #12]
 80120b4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	685b      	ldr	r3, [r3, #4]
 80120ba:	4a05      	ldr	r2, [pc, #20]	; (80120d0 <prvResetNextTaskUnblockTime+0x48>)
 80120bc:	6013      	str	r3, [r2, #0]
}
 80120be:	bf00      	nop
 80120c0:	370c      	adds	r7, #12
 80120c2:	46bd      	mov	sp, r7
 80120c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120c8:	4770      	bx	lr
 80120ca:	bf00      	nop
 80120cc:	200001a0 	.word	0x200001a0
 80120d0:	20000208 	.word	0x20000208

080120d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80120d4:	b480      	push	{r7}
 80120d6:	b083      	sub	sp, #12
 80120d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80120da:	4b0b      	ldr	r3, [pc, #44]	; (8012108 <xTaskGetSchedulerState+0x34>)
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d102      	bne.n	80120e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80120e2:	2301      	movs	r3, #1
 80120e4:	607b      	str	r3, [r7, #4]
 80120e6:	e008      	b.n	80120fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80120e8:	4b08      	ldr	r3, [pc, #32]	; (801210c <xTaskGetSchedulerState+0x38>)
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d102      	bne.n	80120f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80120f0:	2302      	movs	r3, #2
 80120f2:	607b      	str	r3, [r7, #4]
 80120f4:	e001      	b.n	80120fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80120f6:	2300      	movs	r3, #0
 80120f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80120fa:	687b      	ldr	r3, [r7, #4]
	}
 80120fc:	4618      	mov	r0, r3
 80120fe:	370c      	adds	r7, #12
 8012100:	46bd      	mov	sp, r7
 8012102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012106:	4770      	bx	lr
 8012108:	200001f4 	.word	0x200001f4
 801210c:	20000210 	.word	0x20000210

08012110 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012110:	b580      	push	{r7, lr}
 8012112:	b084      	sub	sp, #16
 8012114:	af00      	add	r7, sp, #0
 8012116:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801211c:	2300      	movs	r3, #0
 801211e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d06e      	beq.n	8012204 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012126:	68bb      	ldr	r3, [r7, #8]
 8012128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801212a:	4b39      	ldr	r3, [pc, #228]	; (8012210 <xTaskPriorityInherit+0x100>)
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012130:	429a      	cmp	r2, r3
 8012132:	d25e      	bcs.n	80121f2 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012134:	68bb      	ldr	r3, [r7, #8]
 8012136:	699b      	ldr	r3, [r3, #24]
 8012138:	2b00      	cmp	r3, #0
 801213a:	db06      	blt.n	801214a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801213c:	4b34      	ldr	r3, [pc, #208]	; (8012210 <xTaskPriorityInherit+0x100>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012142:	f1c3 0207 	rsb	r2, r3, #7
 8012146:	68bb      	ldr	r3, [r7, #8]
 8012148:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801214a:	68bb      	ldr	r3, [r7, #8]
 801214c:	6959      	ldr	r1, [r3, #20]
 801214e:	68bb      	ldr	r3, [r7, #8]
 8012150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012152:	4613      	mov	r3, r2
 8012154:	009b      	lsls	r3, r3, #2
 8012156:	4413      	add	r3, r2
 8012158:	009b      	lsls	r3, r3, #2
 801215a:	4a2e      	ldr	r2, [pc, #184]	; (8012214 <xTaskPriorityInherit+0x104>)
 801215c:	4413      	add	r3, r2
 801215e:	4299      	cmp	r1, r3
 8012160:	d101      	bne.n	8012166 <xTaskPriorityInherit+0x56>
 8012162:	2301      	movs	r3, #1
 8012164:	e000      	b.n	8012168 <xTaskPriorityInherit+0x58>
 8012166:	2300      	movs	r3, #0
 8012168:	2b00      	cmp	r3, #0
 801216a:	d03a      	beq.n	80121e2 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801216c:	68bb      	ldr	r3, [r7, #8]
 801216e:	3304      	adds	r3, #4
 8012170:	4618      	mov	r0, r3
 8012172:	f7fe fae5 	bl	8010740 <uxListRemove>
 8012176:	4603      	mov	r3, r0
 8012178:	2b00      	cmp	r3, #0
 801217a:	d115      	bne.n	80121a8 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801217c:	68bb      	ldr	r3, [r7, #8]
 801217e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012180:	4924      	ldr	r1, [pc, #144]	; (8012214 <xTaskPriorityInherit+0x104>)
 8012182:	4613      	mov	r3, r2
 8012184:	009b      	lsls	r3, r3, #2
 8012186:	4413      	add	r3, r2
 8012188:	009b      	lsls	r3, r3, #2
 801218a:	440b      	add	r3, r1
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d10a      	bne.n	80121a8 <xTaskPriorityInherit+0x98>
 8012192:	68bb      	ldr	r3, [r7, #8]
 8012194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012196:	2201      	movs	r2, #1
 8012198:	fa02 f303 	lsl.w	r3, r2, r3
 801219c:	43da      	mvns	r2, r3
 801219e:	4b1e      	ldr	r3, [pc, #120]	; (8012218 <xTaskPriorityInherit+0x108>)
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	4013      	ands	r3, r2
 80121a4:	4a1c      	ldr	r2, [pc, #112]	; (8012218 <xTaskPriorityInherit+0x108>)
 80121a6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80121a8:	4b19      	ldr	r3, [pc, #100]	; (8012210 <xTaskPriorityInherit+0x100>)
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80121ae:	68bb      	ldr	r3, [r7, #8]
 80121b0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80121b2:	68bb      	ldr	r3, [r7, #8]
 80121b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121b6:	2201      	movs	r2, #1
 80121b8:	409a      	lsls	r2, r3
 80121ba:	4b17      	ldr	r3, [pc, #92]	; (8012218 <xTaskPriorityInherit+0x108>)
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	4313      	orrs	r3, r2
 80121c0:	4a15      	ldr	r2, [pc, #84]	; (8012218 <xTaskPriorityInherit+0x108>)
 80121c2:	6013      	str	r3, [r2, #0]
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80121c8:	4613      	mov	r3, r2
 80121ca:	009b      	lsls	r3, r3, #2
 80121cc:	4413      	add	r3, r2
 80121ce:	009b      	lsls	r3, r3, #2
 80121d0:	4a10      	ldr	r2, [pc, #64]	; (8012214 <xTaskPriorityInherit+0x104>)
 80121d2:	441a      	add	r2, r3
 80121d4:	68bb      	ldr	r3, [r7, #8]
 80121d6:	3304      	adds	r3, #4
 80121d8:	4619      	mov	r1, r3
 80121da:	4610      	mov	r0, r2
 80121dc:	f7fe fa53 	bl	8010686 <vListInsertEnd>
 80121e0:	e004      	b.n	80121ec <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80121e2:	4b0b      	ldr	r3, [pc, #44]	; (8012210 <xTaskPriorityInherit+0x100>)
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80121e8:	68bb      	ldr	r3, [r7, #8]
 80121ea:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80121ec:	2301      	movs	r3, #1
 80121ee:	60fb      	str	r3, [r7, #12]
 80121f0:	e008      	b.n	8012204 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80121f2:	68bb      	ldr	r3, [r7, #8]
 80121f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80121f6:	4b06      	ldr	r3, [pc, #24]	; (8012210 <xTaskPriorityInherit+0x100>)
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121fc:	429a      	cmp	r2, r3
 80121fe:	d201      	bcs.n	8012204 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012200:	2301      	movs	r3, #1
 8012202:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012204:	68fb      	ldr	r3, [r7, #12]
	}
 8012206:	4618      	mov	r0, r3
 8012208:	3710      	adds	r7, #16
 801220a:	46bd      	mov	sp, r7
 801220c:	bd80      	pop	{r7, pc}
 801220e:	bf00      	nop
 8012210:	200000e8 	.word	0x200000e8
 8012214:	200000ec 	.word	0x200000ec
 8012218:	200001f0 	.word	0x200001f0

0801221c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801221c:	b580      	push	{r7, lr}
 801221e:	b086      	sub	sp, #24
 8012220:	af00      	add	r7, sp, #0
 8012222:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012228:	2300      	movs	r3, #0
 801222a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d070      	beq.n	8012314 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012232:	4b3b      	ldr	r3, [pc, #236]	; (8012320 <xTaskPriorityDisinherit+0x104>)
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	693a      	ldr	r2, [r7, #16]
 8012238:	429a      	cmp	r2, r3
 801223a:	d00b      	beq.n	8012254 <xTaskPriorityDisinherit+0x38>
 801223c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012240:	b672      	cpsid	i
 8012242:	f383 8811 	msr	BASEPRI, r3
 8012246:	f3bf 8f6f 	isb	sy
 801224a:	f3bf 8f4f 	dsb	sy
 801224e:	b662      	cpsie	i
 8012250:	60fb      	str	r3, [r7, #12]
 8012252:	e7fe      	b.n	8012252 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8012254:	693b      	ldr	r3, [r7, #16]
 8012256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8012258:	2b00      	cmp	r3, #0
 801225a:	d10b      	bne.n	8012274 <xTaskPriorityDisinherit+0x58>
 801225c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012260:	b672      	cpsid	i
 8012262:	f383 8811 	msr	BASEPRI, r3
 8012266:	f3bf 8f6f 	isb	sy
 801226a:	f3bf 8f4f 	dsb	sy
 801226e:	b662      	cpsie	i
 8012270:	60bb      	str	r3, [r7, #8]
 8012272:	e7fe      	b.n	8012272 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8012274:	693b      	ldr	r3, [r7, #16]
 8012276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8012278:	1e5a      	subs	r2, r3, #1
 801227a:	693b      	ldr	r3, [r7, #16]
 801227c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012282:	693b      	ldr	r3, [r7, #16]
 8012284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012286:	429a      	cmp	r2, r3
 8012288:	d044      	beq.n	8012314 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801228a:	693b      	ldr	r3, [r7, #16]
 801228c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801228e:	2b00      	cmp	r3, #0
 8012290:	d140      	bne.n	8012314 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012292:	693b      	ldr	r3, [r7, #16]
 8012294:	3304      	adds	r3, #4
 8012296:	4618      	mov	r0, r3
 8012298:	f7fe fa52 	bl	8010740 <uxListRemove>
 801229c:	4603      	mov	r3, r0
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d115      	bne.n	80122ce <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80122a2:	693b      	ldr	r3, [r7, #16]
 80122a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122a6:	491f      	ldr	r1, [pc, #124]	; (8012324 <xTaskPriorityDisinherit+0x108>)
 80122a8:	4613      	mov	r3, r2
 80122aa:	009b      	lsls	r3, r3, #2
 80122ac:	4413      	add	r3, r2
 80122ae:	009b      	lsls	r3, r3, #2
 80122b0:	440b      	add	r3, r1
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d10a      	bne.n	80122ce <xTaskPriorityDisinherit+0xb2>
 80122b8:	693b      	ldr	r3, [r7, #16]
 80122ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122bc:	2201      	movs	r2, #1
 80122be:	fa02 f303 	lsl.w	r3, r2, r3
 80122c2:	43da      	mvns	r2, r3
 80122c4:	4b18      	ldr	r3, [pc, #96]	; (8012328 <xTaskPriorityDisinherit+0x10c>)
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	4013      	ands	r3, r2
 80122ca:	4a17      	ldr	r2, [pc, #92]	; (8012328 <xTaskPriorityDisinherit+0x10c>)
 80122cc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80122ce:	693b      	ldr	r3, [r7, #16]
 80122d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80122d2:	693b      	ldr	r3, [r7, #16]
 80122d4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80122d6:	693b      	ldr	r3, [r7, #16]
 80122d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122da:	f1c3 0207 	rsb	r2, r3, #7
 80122de:	693b      	ldr	r3, [r7, #16]
 80122e0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80122e2:	693b      	ldr	r3, [r7, #16]
 80122e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80122e6:	2201      	movs	r2, #1
 80122e8:	409a      	lsls	r2, r3
 80122ea:	4b0f      	ldr	r3, [pc, #60]	; (8012328 <xTaskPriorityDisinherit+0x10c>)
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	4313      	orrs	r3, r2
 80122f0:	4a0d      	ldr	r2, [pc, #52]	; (8012328 <xTaskPriorityDisinherit+0x10c>)
 80122f2:	6013      	str	r3, [r2, #0]
 80122f4:	693b      	ldr	r3, [r7, #16]
 80122f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80122f8:	4613      	mov	r3, r2
 80122fa:	009b      	lsls	r3, r3, #2
 80122fc:	4413      	add	r3, r2
 80122fe:	009b      	lsls	r3, r3, #2
 8012300:	4a08      	ldr	r2, [pc, #32]	; (8012324 <xTaskPriorityDisinherit+0x108>)
 8012302:	441a      	add	r2, r3
 8012304:	693b      	ldr	r3, [r7, #16]
 8012306:	3304      	adds	r3, #4
 8012308:	4619      	mov	r1, r3
 801230a:	4610      	mov	r0, r2
 801230c:	f7fe f9bb 	bl	8010686 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012310:	2301      	movs	r3, #1
 8012312:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012314:	697b      	ldr	r3, [r7, #20]
	}
 8012316:	4618      	mov	r0, r3
 8012318:	3718      	adds	r7, #24
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
 801231e:	bf00      	nop
 8012320:	200000e8 	.word	0x200000e8
 8012324:	200000ec 	.word	0x200000ec
 8012328:	200001f0 	.word	0x200001f0

0801232c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801232c:	b580      	push	{r7, lr}
 801232e:	b088      	sub	sp, #32
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
 8012334:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801233a:	2301      	movs	r3, #1
 801233c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	2b00      	cmp	r3, #0
 8012342:	f000 808a 	beq.w	801245a <vTaskPriorityDisinheritAfterTimeout+0x12e>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012346:	69bb      	ldr	r3, [r7, #24]
 8012348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801234a:	2b00      	cmp	r3, #0
 801234c:	d10b      	bne.n	8012366 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 801234e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012352:	b672      	cpsid	i
 8012354:	f383 8811 	msr	BASEPRI, r3
 8012358:	f3bf 8f6f 	isb	sy
 801235c:	f3bf 8f4f 	dsb	sy
 8012360:	b662      	cpsie	i
 8012362:	60fb      	str	r3, [r7, #12]
 8012364:	e7fe      	b.n	8012364 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012366:	69bb      	ldr	r3, [r7, #24]
 8012368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801236a:	683a      	ldr	r2, [r7, #0]
 801236c:	429a      	cmp	r2, r3
 801236e:	d902      	bls.n	8012376 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012370:	683b      	ldr	r3, [r7, #0]
 8012372:	61fb      	str	r3, [r7, #28]
 8012374:	e002      	b.n	801237c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012376:	69bb      	ldr	r3, [r7, #24]
 8012378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801237a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801237c:	69bb      	ldr	r3, [r7, #24]
 801237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012380:	69fa      	ldr	r2, [r7, #28]
 8012382:	429a      	cmp	r2, r3
 8012384:	d069      	beq.n	801245a <vTaskPriorityDisinheritAfterTimeout+0x12e>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012386:	69bb      	ldr	r3, [r7, #24]
 8012388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801238a:	697a      	ldr	r2, [r7, #20]
 801238c:	429a      	cmp	r2, r3
 801238e:	d164      	bne.n	801245a <vTaskPriorityDisinheritAfterTimeout+0x12e>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012390:	4b34      	ldr	r3, [pc, #208]	; (8012464 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	69ba      	ldr	r2, [r7, #24]
 8012396:	429a      	cmp	r2, r3
 8012398:	d10b      	bne.n	80123b2 <vTaskPriorityDisinheritAfterTimeout+0x86>
 801239a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801239e:	b672      	cpsid	i
 80123a0:	f383 8811 	msr	BASEPRI, r3
 80123a4:	f3bf 8f6f 	isb	sy
 80123a8:	f3bf 8f4f 	dsb	sy
 80123ac:	b662      	cpsie	i
 80123ae:	60bb      	str	r3, [r7, #8]
 80123b0:	e7fe      	b.n	80123b0 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80123b2:	69bb      	ldr	r3, [r7, #24]
 80123b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80123b6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80123b8:	69bb      	ldr	r3, [r7, #24]
 80123ba:	69fa      	ldr	r2, [r7, #28]
 80123bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80123be:	69bb      	ldr	r3, [r7, #24]
 80123c0:	699b      	ldr	r3, [r3, #24]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	db04      	blt.n	80123d0 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80123c6:	69fb      	ldr	r3, [r7, #28]
 80123c8:	f1c3 0207 	rsb	r2, r3, #7
 80123cc:	69bb      	ldr	r3, [r7, #24]
 80123ce:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80123d0:	69bb      	ldr	r3, [r7, #24]
 80123d2:	6959      	ldr	r1, [r3, #20]
 80123d4:	693a      	ldr	r2, [r7, #16]
 80123d6:	4613      	mov	r3, r2
 80123d8:	009b      	lsls	r3, r3, #2
 80123da:	4413      	add	r3, r2
 80123dc:	009b      	lsls	r3, r3, #2
 80123de:	4a22      	ldr	r2, [pc, #136]	; (8012468 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80123e0:	4413      	add	r3, r2
 80123e2:	4299      	cmp	r1, r3
 80123e4:	d101      	bne.n	80123ea <vTaskPriorityDisinheritAfterTimeout+0xbe>
 80123e6:	2301      	movs	r3, #1
 80123e8:	e000      	b.n	80123ec <vTaskPriorityDisinheritAfterTimeout+0xc0>
 80123ea:	2300      	movs	r3, #0
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d034      	beq.n	801245a <vTaskPriorityDisinheritAfterTimeout+0x12e>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80123f0:	69bb      	ldr	r3, [r7, #24]
 80123f2:	3304      	adds	r3, #4
 80123f4:	4618      	mov	r0, r3
 80123f6:	f7fe f9a3 	bl	8010740 <uxListRemove>
 80123fa:	4603      	mov	r3, r0
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d115      	bne.n	801242c <vTaskPriorityDisinheritAfterTimeout+0x100>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8012400:	69bb      	ldr	r3, [r7, #24]
 8012402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012404:	4918      	ldr	r1, [pc, #96]	; (8012468 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8012406:	4613      	mov	r3, r2
 8012408:	009b      	lsls	r3, r3, #2
 801240a:	4413      	add	r3, r2
 801240c:	009b      	lsls	r3, r3, #2
 801240e:	440b      	add	r3, r1
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d10a      	bne.n	801242c <vTaskPriorityDisinheritAfterTimeout+0x100>
 8012416:	69bb      	ldr	r3, [r7, #24]
 8012418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801241a:	2201      	movs	r2, #1
 801241c:	fa02 f303 	lsl.w	r3, r2, r3
 8012420:	43da      	mvns	r2, r3
 8012422:	4b12      	ldr	r3, [pc, #72]	; (801246c <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	4013      	ands	r3, r2
 8012428:	4a10      	ldr	r2, [pc, #64]	; (801246c <vTaskPriorityDisinheritAfterTimeout+0x140>)
 801242a:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801242c:	69bb      	ldr	r3, [r7, #24]
 801242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012430:	2201      	movs	r2, #1
 8012432:	409a      	lsls	r2, r3
 8012434:	4b0d      	ldr	r3, [pc, #52]	; (801246c <vTaskPriorityDisinheritAfterTimeout+0x140>)
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	4313      	orrs	r3, r2
 801243a:	4a0c      	ldr	r2, [pc, #48]	; (801246c <vTaskPriorityDisinheritAfterTimeout+0x140>)
 801243c:	6013      	str	r3, [r2, #0]
 801243e:	69bb      	ldr	r3, [r7, #24]
 8012440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012442:	4613      	mov	r3, r2
 8012444:	009b      	lsls	r3, r3, #2
 8012446:	4413      	add	r3, r2
 8012448:	009b      	lsls	r3, r3, #2
 801244a:	4a07      	ldr	r2, [pc, #28]	; (8012468 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801244c:	441a      	add	r2, r3
 801244e:	69bb      	ldr	r3, [r7, #24]
 8012450:	3304      	adds	r3, #4
 8012452:	4619      	mov	r1, r3
 8012454:	4610      	mov	r0, r2
 8012456:	f7fe f916 	bl	8010686 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801245a:	bf00      	nop
 801245c:	3720      	adds	r7, #32
 801245e:	46bd      	mov	sp, r7
 8012460:	bd80      	pop	{r7, pc}
 8012462:	bf00      	nop
 8012464:	200000e8 	.word	0x200000e8
 8012468:	200000ec 	.word	0x200000ec
 801246c:	200001f0 	.word	0x200001f0

08012470 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8012470:	b480      	push	{r7}
 8012472:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012474:	4b07      	ldr	r3, [pc, #28]	; (8012494 <pvTaskIncrementMutexHeldCount+0x24>)
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d004      	beq.n	8012486 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801247c:	4b05      	ldr	r3, [pc, #20]	; (8012494 <pvTaskIncrementMutexHeldCount+0x24>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8012482:	3201      	adds	r2, #1
 8012484:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8012486:	4b03      	ldr	r3, [pc, #12]	; (8012494 <pvTaskIncrementMutexHeldCount+0x24>)
 8012488:	681b      	ldr	r3, [r3, #0]
	}
 801248a:	4618      	mov	r0, r3
 801248c:	46bd      	mov	sp, r7
 801248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012492:	4770      	bx	lr
 8012494:	200000e8 	.word	0x200000e8

08012498 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b084      	sub	sp, #16
 801249c:	af00      	add	r7, sp, #0
 801249e:	6078      	str	r0, [r7, #4]
 80124a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80124a2:	4b29      	ldr	r3, [pc, #164]	; (8012548 <prvAddCurrentTaskToDelayedList+0xb0>)
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80124a8:	4b28      	ldr	r3, [pc, #160]	; (801254c <prvAddCurrentTaskToDelayedList+0xb4>)
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	3304      	adds	r3, #4
 80124ae:	4618      	mov	r0, r3
 80124b0:	f7fe f946 	bl	8010740 <uxListRemove>
 80124b4:	4603      	mov	r3, r0
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d10b      	bne.n	80124d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80124ba:	4b24      	ldr	r3, [pc, #144]	; (801254c <prvAddCurrentTaskToDelayedList+0xb4>)
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80124c0:	2201      	movs	r2, #1
 80124c2:	fa02 f303 	lsl.w	r3, r2, r3
 80124c6:	43da      	mvns	r2, r3
 80124c8:	4b21      	ldr	r3, [pc, #132]	; (8012550 <prvAddCurrentTaskToDelayedList+0xb8>)
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	4013      	ands	r3, r2
 80124ce:	4a20      	ldr	r2, [pc, #128]	; (8012550 <prvAddCurrentTaskToDelayedList+0xb8>)
 80124d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124d8:	d10a      	bne.n	80124f0 <prvAddCurrentTaskToDelayedList+0x58>
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d007      	beq.n	80124f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80124e0:	4b1a      	ldr	r3, [pc, #104]	; (801254c <prvAddCurrentTaskToDelayedList+0xb4>)
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	3304      	adds	r3, #4
 80124e6:	4619      	mov	r1, r3
 80124e8:	481a      	ldr	r0, [pc, #104]	; (8012554 <prvAddCurrentTaskToDelayedList+0xbc>)
 80124ea:	f7fe f8cc 	bl	8010686 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80124ee:	e026      	b.n	801253e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80124f0:	68fa      	ldr	r2, [r7, #12]
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	4413      	add	r3, r2
 80124f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80124f8:	4b14      	ldr	r3, [pc, #80]	; (801254c <prvAddCurrentTaskToDelayedList+0xb4>)
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	68ba      	ldr	r2, [r7, #8]
 80124fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012500:	68ba      	ldr	r2, [r7, #8]
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	429a      	cmp	r2, r3
 8012506:	d209      	bcs.n	801251c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012508:	4b13      	ldr	r3, [pc, #76]	; (8012558 <prvAddCurrentTaskToDelayedList+0xc0>)
 801250a:	681a      	ldr	r2, [r3, #0]
 801250c:	4b0f      	ldr	r3, [pc, #60]	; (801254c <prvAddCurrentTaskToDelayedList+0xb4>)
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	3304      	adds	r3, #4
 8012512:	4619      	mov	r1, r3
 8012514:	4610      	mov	r0, r2
 8012516:	f7fe f8da 	bl	80106ce <vListInsert>
}
 801251a:	e010      	b.n	801253e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801251c:	4b0f      	ldr	r3, [pc, #60]	; (801255c <prvAddCurrentTaskToDelayedList+0xc4>)
 801251e:	681a      	ldr	r2, [r3, #0]
 8012520:	4b0a      	ldr	r3, [pc, #40]	; (801254c <prvAddCurrentTaskToDelayedList+0xb4>)
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	3304      	adds	r3, #4
 8012526:	4619      	mov	r1, r3
 8012528:	4610      	mov	r0, r2
 801252a:	f7fe f8d0 	bl	80106ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801252e:	4b0c      	ldr	r3, [pc, #48]	; (8012560 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	68ba      	ldr	r2, [r7, #8]
 8012534:	429a      	cmp	r2, r3
 8012536:	d202      	bcs.n	801253e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8012538:	4a09      	ldr	r2, [pc, #36]	; (8012560 <prvAddCurrentTaskToDelayedList+0xc8>)
 801253a:	68bb      	ldr	r3, [r7, #8]
 801253c:	6013      	str	r3, [r2, #0]
}
 801253e:	bf00      	nop
 8012540:	3710      	adds	r7, #16
 8012542:	46bd      	mov	sp, r7
 8012544:	bd80      	pop	{r7, pc}
 8012546:	bf00      	nop
 8012548:	200001ec 	.word	0x200001ec
 801254c:	200000e8 	.word	0x200000e8
 8012550:	200001f0 	.word	0x200001f0
 8012554:	200001d4 	.word	0x200001d4
 8012558:	200001a4 	.word	0x200001a4
 801255c:	200001a0 	.word	0x200001a0
 8012560:	20000208 	.word	0x20000208

08012564 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012564:	b480      	push	{r7}
 8012566:	b085      	sub	sp, #20
 8012568:	af00      	add	r7, sp, #0
 801256a:	60f8      	str	r0, [r7, #12]
 801256c:	60b9      	str	r1, [r7, #8]
 801256e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	3b04      	subs	r3, #4
 8012574:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801257c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	3b04      	subs	r3, #4
 8012582:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	f023 0201 	bic.w	r2, r3, #1
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	3b04      	subs	r3, #4
 8012592:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012594:	4a0c      	ldr	r2, [pc, #48]	; (80125c8 <pxPortInitialiseStack+0x64>)
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	3b14      	subs	r3, #20
 801259e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80125a0:	687a      	ldr	r2, [r7, #4]
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	3b04      	subs	r3, #4
 80125aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	f06f 0202 	mvn.w	r2, #2
 80125b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	3b20      	subs	r3, #32
 80125b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80125ba:	68fb      	ldr	r3, [r7, #12]
}
 80125bc:	4618      	mov	r0, r3
 80125be:	3714      	adds	r7, #20
 80125c0:	46bd      	mov	sp, r7
 80125c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c6:	4770      	bx	lr
 80125c8:	080125cd 	.word	0x080125cd

080125cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80125cc:	b480      	push	{r7}
 80125ce:	b085      	sub	sp, #20
 80125d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80125d2:	2300      	movs	r3, #0
 80125d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80125d6:	4b13      	ldr	r3, [pc, #76]	; (8012624 <prvTaskExitError+0x58>)
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125de:	d00b      	beq.n	80125f8 <prvTaskExitError+0x2c>
 80125e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125e4:	b672      	cpsid	i
 80125e6:	f383 8811 	msr	BASEPRI, r3
 80125ea:	f3bf 8f6f 	isb	sy
 80125ee:	f3bf 8f4f 	dsb	sy
 80125f2:	b662      	cpsie	i
 80125f4:	60fb      	str	r3, [r7, #12]
 80125f6:	e7fe      	b.n	80125f6 <prvTaskExitError+0x2a>
 80125f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125fc:	b672      	cpsid	i
 80125fe:	f383 8811 	msr	BASEPRI, r3
 8012602:	f3bf 8f6f 	isb	sy
 8012606:	f3bf 8f4f 	dsb	sy
 801260a:	b662      	cpsie	i
 801260c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801260e:	bf00      	nop
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	2b00      	cmp	r3, #0
 8012614:	d0fc      	beq.n	8012610 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012616:	bf00      	nop
 8012618:	3714      	adds	r7, #20
 801261a:	46bd      	mov	sp, r7
 801261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012620:	4770      	bx	lr
 8012622:	bf00      	nop
 8012624:	20000024 	.word	0x20000024
	...

08012630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012630:	4b07      	ldr	r3, [pc, #28]	; (8012650 <pxCurrentTCBConst2>)
 8012632:	6819      	ldr	r1, [r3, #0]
 8012634:	6808      	ldr	r0, [r1, #0]
 8012636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801263a:	f380 8809 	msr	PSP, r0
 801263e:	f3bf 8f6f 	isb	sy
 8012642:	f04f 0000 	mov.w	r0, #0
 8012646:	f380 8811 	msr	BASEPRI, r0
 801264a:	4770      	bx	lr
 801264c:	f3af 8000 	nop.w

08012650 <pxCurrentTCBConst2>:
 8012650:	200000e8 	.word	0x200000e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012654:	bf00      	nop
 8012656:	bf00      	nop

08012658 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012658:	4808      	ldr	r0, [pc, #32]	; (801267c <prvPortStartFirstTask+0x24>)
 801265a:	6800      	ldr	r0, [r0, #0]
 801265c:	6800      	ldr	r0, [r0, #0]
 801265e:	f380 8808 	msr	MSP, r0
 8012662:	f04f 0000 	mov.w	r0, #0
 8012666:	f380 8814 	msr	CONTROL, r0
 801266a:	b662      	cpsie	i
 801266c:	b661      	cpsie	f
 801266e:	f3bf 8f4f 	dsb	sy
 8012672:	f3bf 8f6f 	isb	sy
 8012676:	df00      	svc	0
 8012678:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801267a:	bf00      	nop
 801267c:	e000ed08 	.word	0xe000ed08

08012680 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012680:	b580      	push	{r7, lr}
 8012682:	b084      	sub	sp, #16
 8012684:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012686:	4b36      	ldr	r3, [pc, #216]	; (8012760 <xPortStartScheduler+0xe0>)
 8012688:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	781b      	ldrb	r3, [r3, #0]
 801268e:	b2db      	uxtb	r3, r3
 8012690:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	22ff      	movs	r2, #255	; 0xff
 8012696:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	781b      	ldrb	r3, [r3, #0]
 801269c:	b2db      	uxtb	r3, r3
 801269e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80126a0:	78fb      	ldrb	r3, [r7, #3]
 80126a2:	b2db      	uxtb	r3, r3
 80126a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80126a8:	b2da      	uxtb	r2, r3
 80126aa:	4b2e      	ldr	r3, [pc, #184]	; (8012764 <xPortStartScheduler+0xe4>)
 80126ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80126ae:	4b2e      	ldr	r3, [pc, #184]	; (8012768 <xPortStartScheduler+0xe8>)
 80126b0:	2207      	movs	r2, #7
 80126b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80126b4:	e009      	b.n	80126ca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80126b6:	4b2c      	ldr	r3, [pc, #176]	; (8012768 <xPortStartScheduler+0xe8>)
 80126b8:	681b      	ldr	r3, [r3, #0]
 80126ba:	3b01      	subs	r3, #1
 80126bc:	4a2a      	ldr	r2, [pc, #168]	; (8012768 <xPortStartScheduler+0xe8>)
 80126be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80126c0:	78fb      	ldrb	r3, [r7, #3]
 80126c2:	b2db      	uxtb	r3, r3
 80126c4:	005b      	lsls	r3, r3, #1
 80126c6:	b2db      	uxtb	r3, r3
 80126c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80126ca:	78fb      	ldrb	r3, [r7, #3]
 80126cc:	b2db      	uxtb	r3, r3
 80126ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80126d2:	2b80      	cmp	r3, #128	; 0x80
 80126d4:	d0ef      	beq.n	80126b6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80126d6:	4b24      	ldr	r3, [pc, #144]	; (8012768 <xPortStartScheduler+0xe8>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	f1c3 0307 	rsb	r3, r3, #7
 80126de:	2b04      	cmp	r3, #4
 80126e0:	d00b      	beq.n	80126fa <xPortStartScheduler+0x7a>
 80126e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126e6:	b672      	cpsid	i
 80126e8:	f383 8811 	msr	BASEPRI, r3
 80126ec:	f3bf 8f6f 	isb	sy
 80126f0:	f3bf 8f4f 	dsb	sy
 80126f4:	b662      	cpsie	i
 80126f6:	60bb      	str	r3, [r7, #8]
 80126f8:	e7fe      	b.n	80126f8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80126fa:	4b1b      	ldr	r3, [pc, #108]	; (8012768 <xPortStartScheduler+0xe8>)
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	021b      	lsls	r3, r3, #8
 8012700:	4a19      	ldr	r2, [pc, #100]	; (8012768 <xPortStartScheduler+0xe8>)
 8012702:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012704:	4b18      	ldr	r3, [pc, #96]	; (8012768 <xPortStartScheduler+0xe8>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801270c:	4a16      	ldr	r2, [pc, #88]	; (8012768 <xPortStartScheduler+0xe8>)
 801270e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	b2da      	uxtb	r2, r3
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012718:	4b14      	ldr	r3, [pc, #80]	; (801276c <xPortStartScheduler+0xec>)
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	4a13      	ldr	r2, [pc, #76]	; (801276c <xPortStartScheduler+0xec>)
 801271e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012722:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012724:	4b11      	ldr	r3, [pc, #68]	; (801276c <xPortStartScheduler+0xec>)
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	4a10      	ldr	r2, [pc, #64]	; (801276c <xPortStartScheduler+0xec>)
 801272a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801272e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012730:	f000 f8d4 	bl	80128dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012734:	4b0e      	ldr	r3, [pc, #56]	; (8012770 <xPortStartScheduler+0xf0>)
 8012736:	2200      	movs	r2, #0
 8012738:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801273a:	f000 f8f3 	bl	8012924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801273e:	4b0d      	ldr	r3, [pc, #52]	; (8012774 <xPortStartScheduler+0xf4>)
 8012740:	681b      	ldr	r3, [r3, #0]
 8012742:	4a0c      	ldr	r2, [pc, #48]	; (8012774 <xPortStartScheduler+0xf4>)
 8012744:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012748:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801274a:	f7ff ff85 	bl	8012658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801274e:	f7ff fa73 	bl	8011c38 <vTaskSwitchContext>
	prvTaskExitError();
 8012752:	f7ff ff3b 	bl	80125cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012756:	2300      	movs	r3, #0
}
 8012758:	4618      	mov	r0, r3
 801275a:	3710      	adds	r7, #16
 801275c:	46bd      	mov	sp, r7
 801275e:	bd80      	pop	{r7, pc}
 8012760:	e000e400 	.word	0xe000e400
 8012764:	20000214 	.word	0x20000214
 8012768:	20000218 	.word	0x20000218
 801276c:	e000ed20 	.word	0xe000ed20
 8012770:	20000024 	.word	0x20000024
 8012774:	e000ef34 	.word	0xe000ef34

08012778 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012778:	b480      	push	{r7}
 801277a:	b083      	sub	sp, #12
 801277c:	af00      	add	r7, sp, #0
 801277e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012782:	b672      	cpsid	i
 8012784:	f383 8811 	msr	BASEPRI, r3
 8012788:	f3bf 8f6f 	isb	sy
 801278c:	f3bf 8f4f 	dsb	sy
 8012790:	b662      	cpsie	i
 8012792:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012794:	4b0f      	ldr	r3, [pc, #60]	; (80127d4 <vPortEnterCritical+0x5c>)
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	3301      	adds	r3, #1
 801279a:	4a0e      	ldr	r2, [pc, #56]	; (80127d4 <vPortEnterCritical+0x5c>)
 801279c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801279e:	4b0d      	ldr	r3, [pc, #52]	; (80127d4 <vPortEnterCritical+0x5c>)
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	2b01      	cmp	r3, #1
 80127a4:	d110      	bne.n	80127c8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80127a6:	4b0c      	ldr	r3, [pc, #48]	; (80127d8 <vPortEnterCritical+0x60>)
 80127a8:	681b      	ldr	r3, [r3, #0]
 80127aa:	b2db      	uxtb	r3, r3
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d00b      	beq.n	80127c8 <vPortEnterCritical+0x50>
 80127b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127b4:	b672      	cpsid	i
 80127b6:	f383 8811 	msr	BASEPRI, r3
 80127ba:	f3bf 8f6f 	isb	sy
 80127be:	f3bf 8f4f 	dsb	sy
 80127c2:	b662      	cpsie	i
 80127c4:	603b      	str	r3, [r7, #0]
 80127c6:	e7fe      	b.n	80127c6 <vPortEnterCritical+0x4e>
	}
}
 80127c8:	bf00      	nop
 80127ca:	370c      	adds	r7, #12
 80127cc:	46bd      	mov	sp, r7
 80127ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127d2:	4770      	bx	lr
 80127d4:	20000024 	.word	0x20000024
 80127d8:	e000ed04 	.word	0xe000ed04

080127dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80127dc:	b480      	push	{r7}
 80127de:	b083      	sub	sp, #12
 80127e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80127e2:	4b12      	ldr	r3, [pc, #72]	; (801282c <vPortExitCritical+0x50>)
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d10b      	bne.n	8012802 <vPortExitCritical+0x26>
 80127ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127ee:	b672      	cpsid	i
 80127f0:	f383 8811 	msr	BASEPRI, r3
 80127f4:	f3bf 8f6f 	isb	sy
 80127f8:	f3bf 8f4f 	dsb	sy
 80127fc:	b662      	cpsie	i
 80127fe:	607b      	str	r3, [r7, #4]
 8012800:	e7fe      	b.n	8012800 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8012802:	4b0a      	ldr	r3, [pc, #40]	; (801282c <vPortExitCritical+0x50>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	3b01      	subs	r3, #1
 8012808:	4a08      	ldr	r2, [pc, #32]	; (801282c <vPortExitCritical+0x50>)
 801280a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801280c:	4b07      	ldr	r3, [pc, #28]	; (801282c <vPortExitCritical+0x50>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d104      	bne.n	801281e <vPortExitCritical+0x42>
 8012814:	2300      	movs	r3, #0
 8012816:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012818:	683b      	ldr	r3, [r7, #0]
 801281a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 801281e:	bf00      	nop
 8012820:	370c      	adds	r7, #12
 8012822:	46bd      	mov	sp, r7
 8012824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012828:	4770      	bx	lr
 801282a:	bf00      	nop
 801282c:	20000024 	.word	0x20000024

08012830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012830:	f3ef 8009 	mrs	r0, PSP
 8012834:	f3bf 8f6f 	isb	sy
 8012838:	4b15      	ldr	r3, [pc, #84]	; (8012890 <pxCurrentTCBConst>)
 801283a:	681a      	ldr	r2, [r3, #0]
 801283c:	f01e 0f10 	tst.w	lr, #16
 8012840:	bf08      	it	eq
 8012842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801284a:	6010      	str	r0, [r2, #0]
 801284c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012850:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012854:	b672      	cpsid	i
 8012856:	f380 8811 	msr	BASEPRI, r0
 801285a:	f3bf 8f4f 	dsb	sy
 801285e:	f3bf 8f6f 	isb	sy
 8012862:	b662      	cpsie	i
 8012864:	f7ff f9e8 	bl	8011c38 <vTaskSwitchContext>
 8012868:	f04f 0000 	mov.w	r0, #0
 801286c:	f380 8811 	msr	BASEPRI, r0
 8012870:	bc09      	pop	{r0, r3}
 8012872:	6819      	ldr	r1, [r3, #0]
 8012874:	6808      	ldr	r0, [r1, #0]
 8012876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801287a:	f01e 0f10 	tst.w	lr, #16
 801287e:	bf08      	it	eq
 8012880:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012884:	f380 8809 	msr	PSP, r0
 8012888:	f3bf 8f6f 	isb	sy
 801288c:	4770      	bx	lr
 801288e:	bf00      	nop

08012890 <pxCurrentTCBConst>:
 8012890:	200000e8 	.word	0x200000e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012894:	bf00      	nop
 8012896:	bf00      	nop

08012898 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b082      	sub	sp, #8
 801289c:	af00      	add	r7, sp, #0
	__asm volatile
 801289e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128a2:	b672      	cpsid	i
 80128a4:	f383 8811 	msr	BASEPRI, r3
 80128a8:	f3bf 8f6f 	isb	sy
 80128ac:	f3bf 8f4f 	dsb	sy
 80128b0:	b662      	cpsie	i
 80128b2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80128b4:	f7ff f902 	bl	8011abc <xTaskIncrementTick>
 80128b8:	4603      	mov	r3, r0
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d003      	beq.n	80128c6 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80128be:	4b06      	ldr	r3, [pc, #24]	; (80128d8 <SysTick_Handler+0x40>)
 80128c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128c4:	601a      	str	r2, [r3, #0]
 80128c6:	2300      	movs	r3, #0
 80128c8:	603b      	str	r3, [r7, #0]
	__asm volatile
 80128ca:	683b      	ldr	r3, [r7, #0]
 80128cc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80128d0:	bf00      	nop
 80128d2:	3708      	adds	r7, #8
 80128d4:	46bd      	mov	sp, r7
 80128d6:	bd80      	pop	{r7, pc}
 80128d8:	e000ed04 	.word	0xe000ed04

080128dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80128dc:	b480      	push	{r7}
 80128de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80128e0:	4b0b      	ldr	r3, [pc, #44]	; (8012910 <vPortSetupTimerInterrupt+0x34>)
 80128e2:	2200      	movs	r2, #0
 80128e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80128e6:	4b0b      	ldr	r3, [pc, #44]	; (8012914 <vPortSetupTimerInterrupt+0x38>)
 80128e8:	2200      	movs	r2, #0
 80128ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80128ec:	4b0a      	ldr	r3, [pc, #40]	; (8012918 <vPortSetupTimerInterrupt+0x3c>)
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	4a0a      	ldr	r2, [pc, #40]	; (801291c <vPortSetupTimerInterrupt+0x40>)
 80128f2:	fba2 2303 	umull	r2, r3, r2, r3
 80128f6:	099b      	lsrs	r3, r3, #6
 80128f8:	4a09      	ldr	r2, [pc, #36]	; (8012920 <vPortSetupTimerInterrupt+0x44>)
 80128fa:	3b01      	subs	r3, #1
 80128fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80128fe:	4b04      	ldr	r3, [pc, #16]	; (8012910 <vPortSetupTimerInterrupt+0x34>)
 8012900:	2207      	movs	r2, #7
 8012902:	601a      	str	r2, [r3, #0]
}
 8012904:	bf00      	nop
 8012906:	46bd      	mov	sp, r7
 8012908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290c:	4770      	bx	lr
 801290e:	bf00      	nop
 8012910:	e000e010 	.word	0xe000e010
 8012914:	e000e018 	.word	0xe000e018
 8012918:	2000002c 	.word	0x2000002c
 801291c:	10624dd3 	.word	0x10624dd3
 8012920:	e000e014 	.word	0xe000e014

08012924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012924:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012934 <vPortEnableVFP+0x10>
 8012928:	6801      	ldr	r1, [r0, #0]
 801292a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801292e:	6001      	str	r1, [r0, #0]
 8012930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012932:	bf00      	nop
 8012934:	e000ed88 	.word	0xe000ed88

08012938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012938:	b480      	push	{r7}
 801293a:	b085      	sub	sp, #20
 801293c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801293e:	f3ef 8305 	mrs	r3, IPSR
 8012942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	2b0f      	cmp	r3, #15
 8012948:	d915      	bls.n	8012976 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801294a:	4a18      	ldr	r2, [pc, #96]	; (80129ac <vPortValidateInterruptPriority+0x74>)
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	4413      	add	r3, r2
 8012950:	781b      	ldrb	r3, [r3, #0]
 8012952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012954:	4b16      	ldr	r3, [pc, #88]	; (80129b0 <vPortValidateInterruptPriority+0x78>)
 8012956:	781b      	ldrb	r3, [r3, #0]
 8012958:	7afa      	ldrb	r2, [r7, #11]
 801295a:	429a      	cmp	r2, r3
 801295c:	d20b      	bcs.n	8012976 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801295e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012962:	b672      	cpsid	i
 8012964:	f383 8811 	msr	BASEPRI, r3
 8012968:	f3bf 8f6f 	isb	sy
 801296c:	f3bf 8f4f 	dsb	sy
 8012970:	b662      	cpsie	i
 8012972:	607b      	str	r3, [r7, #4]
 8012974:	e7fe      	b.n	8012974 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012976:	4b0f      	ldr	r3, [pc, #60]	; (80129b4 <vPortValidateInterruptPriority+0x7c>)
 8012978:	681b      	ldr	r3, [r3, #0]
 801297a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801297e:	4b0e      	ldr	r3, [pc, #56]	; (80129b8 <vPortValidateInterruptPriority+0x80>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	429a      	cmp	r2, r3
 8012984:	d90b      	bls.n	801299e <vPortValidateInterruptPriority+0x66>
 8012986:	f04f 0350 	mov.w	r3, #80	; 0x50
 801298a:	b672      	cpsid	i
 801298c:	f383 8811 	msr	BASEPRI, r3
 8012990:	f3bf 8f6f 	isb	sy
 8012994:	f3bf 8f4f 	dsb	sy
 8012998:	b662      	cpsie	i
 801299a:	603b      	str	r3, [r7, #0]
 801299c:	e7fe      	b.n	801299c <vPortValidateInterruptPriority+0x64>
	}
 801299e:	bf00      	nop
 80129a0:	3714      	adds	r7, #20
 80129a2:	46bd      	mov	sp, r7
 80129a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a8:	4770      	bx	lr
 80129aa:	bf00      	nop
 80129ac:	e000e3f0 	.word	0xe000e3f0
 80129b0:	20000214 	.word	0x20000214
 80129b4:	e000ed0c 	.word	0xe000ed0c
 80129b8:	20000218 	.word	0x20000218

080129bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80129bc:	b580      	push	{r7, lr}
 80129be:	b08a      	sub	sp, #40	; 0x28
 80129c0:	af00      	add	r7, sp, #0
 80129c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80129c4:	2300      	movs	r3, #0
 80129c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80129c8:	f7fe ffaa 	bl	8011920 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80129cc:	4b5c      	ldr	r3, [pc, #368]	; (8012b40 <pvPortMalloc+0x184>)
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d101      	bne.n	80129d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80129d4:	f000 f91a 	bl	8012c0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80129d8:	4b5a      	ldr	r3, [pc, #360]	; (8012b44 <pvPortMalloc+0x188>)
 80129da:	681a      	ldr	r2, [r3, #0]
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	4013      	ands	r3, r2
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	f040 8090 	bne.w	8012b06 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d01e      	beq.n	8012a2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80129ec:	2208      	movs	r2, #8
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	4413      	add	r3, r2
 80129f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	f003 0307 	and.w	r3, r3, #7
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d015      	beq.n	8012a2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	f023 0307 	bic.w	r3, r3, #7
 8012a04:	3308      	adds	r3, #8
 8012a06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	f003 0307 	and.w	r3, r3, #7
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d00b      	beq.n	8012a2a <pvPortMalloc+0x6e>
 8012a12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a16:	b672      	cpsid	i
 8012a18:	f383 8811 	msr	BASEPRI, r3
 8012a1c:	f3bf 8f6f 	isb	sy
 8012a20:	f3bf 8f4f 	dsb	sy
 8012a24:	b662      	cpsie	i
 8012a26:	617b      	str	r3, [r7, #20]
 8012a28:	e7fe      	b.n	8012a28 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d06a      	beq.n	8012b06 <pvPortMalloc+0x14a>
 8012a30:	4b45      	ldr	r3, [pc, #276]	; (8012b48 <pvPortMalloc+0x18c>)
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	687a      	ldr	r2, [r7, #4]
 8012a36:	429a      	cmp	r2, r3
 8012a38:	d865      	bhi.n	8012b06 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012a3a:	4b44      	ldr	r3, [pc, #272]	; (8012b4c <pvPortMalloc+0x190>)
 8012a3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012a3e:	4b43      	ldr	r3, [pc, #268]	; (8012b4c <pvPortMalloc+0x190>)
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a44:	e004      	b.n	8012a50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8012a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a52:	685b      	ldr	r3, [r3, #4]
 8012a54:	687a      	ldr	r2, [r7, #4]
 8012a56:	429a      	cmp	r2, r3
 8012a58:	d903      	bls.n	8012a62 <pvPortMalloc+0xa6>
 8012a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d1f1      	bne.n	8012a46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012a62:	4b37      	ldr	r3, [pc, #220]	; (8012b40 <pvPortMalloc+0x184>)
 8012a64:	681b      	ldr	r3, [r3, #0]
 8012a66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a68:	429a      	cmp	r2, r3
 8012a6a:	d04c      	beq.n	8012b06 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012a6c:	6a3b      	ldr	r3, [r7, #32]
 8012a6e:	681b      	ldr	r3, [r3, #0]
 8012a70:	2208      	movs	r2, #8
 8012a72:	4413      	add	r3, r2
 8012a74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a78:	681a      	ldr	r2, [r3, #0]
 8012a7a:	6a3b      	ldr	r3, [r7, #32]
 8012a7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a80:	685a      	ldr	r2, [r3, #4]
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	1ad2      	subs	r2, r2, r3
 8012a86:	2308      	movs	r3, #8
 8012a88:	005b      	lsls	r3, r3, #1
 8012a8a:	429a      	cmp	r2, r3
 8012a8c:	d920      	bls.n	8012ad0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	4413      	add	r3, r2
 8012a94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012a96:	69bb      	ldr	r3, [r7, #24]
 8012a98:	f003 0307 	and.w	r3, r3, #7
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d00b      	beq.n	8012ab8 <pvPortMalloc+0xfc>
 8012aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012aa4:	b672      	cpsid	i
 8012aa6:	f383 8811 	msr	BASEPRI, r3
 8012aaa:	f3bf 8f6f 	isb	sy
 8012aae:	f3bf 8f4f 	dsb	sy
 8012ab2:	b662      	cpsie	i
 8012ab4:	613b      	str	r3, [r7, #16]
 8012ab6:	e7fe      	b.n	8012ab6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aba:	685a      	ldr	r2, [r3, #4]
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	1ad2      	subs	r2, r2, r3
 8012ac0:	69bb      	ldr	r3, [r7, #24]
 8012ac2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ac6:	687a      	ldr	r2, [r7, #4]
 8012ac8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012aca:	69b8      	ldr	r0, [r7, #24]
 8012acc:	f000 f900 	bl	8012cd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012ad0:	4b1d      	ldr	r3, [pc, #116]	; (8012b48 <pvPortMalloc+0x18c>)
 8012ad2:	681a      	ldr	r2, [r3, #0]
 8012ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ad6:	685b      	ldr	r3, [r3, #4]
 8012ad8:	1ad3      	subs	r3, r2, r3
 8012ada:	4a1b      	ldr	r2, [pc, #108]	; (8012b48 <pvPortMalloc+0x18c>)
 8012adc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012ade:	4b1a      	ldr	r3, [pc, #104]	; (8012b48 <pvPortMalloc+0x18c>)
 8012ae0:	681a      	ldr	r2, [r3, #0]
 8012ae2:	4b1b      	ldr	r3, [pc, #108]	; (8012b50 <pvPortMalloc+0x194>)
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	429a      	cmp	r2, r3
 8012ae8:	d203      	bcs.n	8012af2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012aea:	4b17      	ldr	r3, [pc, #92]	; (8012b48 <pvPortMalloc+0x18c>)
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	4a18      	ldr	r2, [pc, #96]	; (8012b50 <pvPortMalloc+0x194>)
 8012af0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012af4:	685a      	ldr	r2, [r3, #4]
 8012af6:	4b13      	ldr	r3, [pc, #76]	; (8012b44 <pvPortMalloc+0x188>)
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	431a      	orrs	r2, r3
 8012afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012afe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b02:	2200      	movs	r2, #0
 8012b04:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012b06:	f7fe ff19 	bl	801193c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8012b0a:	69fb      	ldr	r3, [r7, #28]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d101      	bne.n	8012b14 <pvPortMalloc+0x158>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8012b10:	f000 fa2a 	bl	8012f68 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012b14:	69fb      	ldr	r3, [r7, #28]
 8012b16:	f003 0307 	and.w	r3, r3, #7
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d00b      	beq.n	8012b36 <pvPortMalloc+0x17a>
 8012b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b22:	b672      	cpsid	i
 8012b24:	f383 8811 	msr	BASEPRI, r3
 8012b28:	f3bf 8f6f 	isb	sy
 8012b2c:	f3bf 8f4f 	dsb	sy
 8012b30:	b662      	cpsie	i
 8012b32:	60fb      	str	r3, [r7, #12]
 8012b34:	e7fe      	b.n	8012b34 <pvPortMalloc+0x178>
	return pvReturn;
 8012b36:	69fb      	ldr	r3, [r7, #28]
}
 8012b38:	4618      	mov	r0, r3
 8012b3a:	3728      	adds	r7, #40	; 0x28
 8012b3c:	46bd      	mov	sp, r7
 8012b3e:	bd80      	pop	{r7, pc}
 8012b40:	20010224 	.word	0x20010224
 8012b44:	20010230 	.word	0x20010230
 8012b48:	20010228 	.word	0x20010228
 8012b4c:	2001021c 	.word	0x2001021c
 8012b50:	2001022c 	.word	0x2001022c

08012b54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b086      	sub	sp, #24
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d04a      	beq.n	8012bfc <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012b66:	2308      	movs	r3, #8
 8012b68:	425b      	negs	r3, r3
 8012b6a:	697a      	ldr	r2, [r7, #20]
 8012b6c:	4413      	add	r3, r2
 8012b6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012b70:	697b      	ldr	r3, [r7, #20]
 8012b72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012b74:	693b      	ldr	r3, [r7, #16]
 8012b76:	685a      	ldr	r2, [r3, #4]
 8012b78:	4b22      	ldr	r3, [pc, #136]	; (8012c04 <vPortFree+0xb0>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	4013      	ands	r3, r2
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d10b      	bne.n	8012b9a <vPortFree+0x46>
 8012b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b86:	b672      	cpsid	i
 8012b88:	f383 8811 	msr	BASEPRI, r3
 8012b8c:	f3bf 8f6f 	isb	sy
 8012b90:	f3bf 8f4f 	dsb	sy
 8012b94:	b662      	cpsie	i
 8012b96:	60fb      	str	r3, [r7, #12]
 8012b98:	e7fe      	b.n	8012b98 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012b9a:	693b      	ldr	r3, [r7, #16]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d00b      	beq.n	8012bba <vPortFree+0x66>
 8012ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ba6:	b672      	cpsid	i
 8012ba8:	f383 8811 	msr	BASEPRI, r3
 8012bac:	f3bf 8f6f 	isb	sy
 8012bb0:	f3bf 8f4f 	dsb	sy
 8012bb4:	b662      	cpsie	i
 8012bb6:	60bb      	str	r3, [r7, #8]
 8012bb8:	e7fe      	b.n	8012bb8 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012bba:	693b      	ldr	r3, [r7, #16]
 8012bbc:	685a      	ldr	r2, [r3, #4]
 8012bbe:	4b11      	ldr	r3, [pc, #68]	; (8012c04 <vPortFree+0xb0>)
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	4013      	ands	r3, r2
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d019      	beq.n	8012bfc <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012bc8:	693b      	ldr	r3, [r7, #16]
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	2b00      	cmp	r3, #0
 8012bce:	d115      	bne.n	8012bfc <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012bd0:	693b      	ldr	r3, [r7, #16]
 8012bd2:	685a      	ldr	r2, [r3, #4]
 8012bd4:	4b0b      	ldr	r3, [pc, #44]	; (8012c04 <vPortFree+0xb0>)
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	43db      	mvns	r3, r3
 8012bda:	401a      	ands	r2, r3
 8012bdc:	693b      	ldr	r3, [r7, #16]
 8012bde:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012be0:	f7fe fe9e 	bl	8011920 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012be4:	693b      	ldr	r3, [r7, #16]
 8012be6:	685a      	ldr	r2, [r3, #4]
 8012be8:	4b07      	ldr	r3, [pc, #28]	; (8012c08 <vPortFree+0xb4>)
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	4413      	add	r3, r2
 8012bee:	4a06      	ldr	r2, [pc, #24]	; (8012c08 <vPortFree+0xb4>)
 8012bf0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012bf2:	6938      	ldr	r0, [r7, #16]
 8012bf4:	f000 f86c 	bl	8012cd0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8012bf8:	f7fe fea0 	bl	801193c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012bfc:	bf00      	nop
 8012bfe:	3718      	adds	r7, #24
 8012c00:	46bd      	mov	sp, r7
 8012c02:	bd80      	pop	{r7, pc}
 8012c04:	20010230 	.word	0x20010230
 8012c08:	20010228 	.word	0x20010228

08012c0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012c0c:	b480      	push	{r7}
 8012c0e:	b085      	sub	sp, #20
 8012c10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012c12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8012c16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012c18:	4b27      	ldr	r3, [pc, #156]	; (8012cb8 <prvHeapInit+0xac>)
 8012c1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012c1c:	68fb      	ldr	r3, [r7, #12]
 8012c1e:	f003 0307 	and.w	r3, r3, #7
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d00c      	beq.n	8012c40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	3307      	adds	r3, #7
 8012c2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	f023 0307 	bic.w	r3, r3, #7
 8012c32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012c34:	68ba      	ldr	r2, [r7, #8]
 8012c36:	68fb      	ldr	r3, [r7, #12]
 8012c38:	1ad3      	subs	r3, r2, r3
 8012c3a:	4a1f      	ldr	r2, [pc, #124]	; (8012cb8 <prvHeapInit+0xac>)
 8012c3c:	4413      	add	r3, r2
 8012c3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012c44:	4a1d      	ldr	r2, [pc, #116]	; (8012cbc <prvHeapInit+0xb0>)
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012c4a:	4b1c      	ldr	r3, [pc, #112]	; (8012cbc <prvHeapInit+0xb0>)
 8012c4c:	2200      	movs	r2, #0
 8012c4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	68ba      	ldr	r2, [r7, #8]
 8012c54:	4413      	add	r3, r2
 8012c56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012c58:	2208      	movs	r2, #8
 8012c5a:	68fb      	ldr	r3, [r7, #12]
 8012c5c:	1a9b      	subs	r3, r3, r2
 8012c5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	f023 0307 	bic.w	r3, r3, #7
 8012c66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	4a15      	ldr	r2, [pc, #84]	; (8012cc0 <prvHeapInit+0xb4>)
 8012c6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012c6e:	4b14      	ldr	r3, [pc, #80]	; (8012cc0 <prvHeapInit+0xb4>)
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	2200      	movs	r2, #0
 8012c74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012c76:	4b12      	ldr	r3, [pc, #72]	; (8012cc0 <prvHeapInit+0xb4>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	68fa      	ldr	r2, [r7, #12]
 8012c86:	1ad2      	subs	r2, r2, r3
 8012c88:	683b      	ldr	r3, [r7, #0]
 8012c8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012c8c:	4b0c      	ldr	r3, [pc, #48]	; (8012cc0 <prvHeapInit+0xb4>)
 8012c8e:	681a      	ldr	r2, [r3, #0]
 8012c90:	683b      	ldr	r3, [r7, #0]
 8012c92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	685b      	ldr	r3, [r3, #4]
 8012c98:	4a0a      	ldr	r2, [pc, #40]	; (8012cc4 <prvHeapInit+0xb8>)
 8012c9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012c9c:	683b      	ldr	r3, [r7, #0]
 8012c9e:	685b      	ldr	r3, [r3, #4]
 8012ca0:	4a09      	ldr	r2, [pc, #36]	; (8012cc8 <prvHeapInit+0xbc>)
 8012ca2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012ca4:	4b09      	ldr	r3, [pc, #36]	; (8012ccc <prvHeapInit+0xc0>)
 8012ca6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012caa:	601a      	str	r2, [r3, #0]
}
 8012cac:	bf00      	nop
 8012cae:	3714      	adds	r7, #20
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb6:	4770      	bx	lr
 8012cb8:	2000021c 	.word	0x2000021c
 8012cbc:	2001021c 	.word	0x2001021c
 8012cc0:	20010224 	.word	0x20010224
 8012cc4:	2001022c 	.word	0x2001022c
 8012cc8:	20010228 	.word	0x20010228
 8012ccc:	20010230 	.word	0x20010230

08012cd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012cd0:	b480      	push	{r7}
 8012cd2:	b085      	sub	sp, #20
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012cd8:	4b28      	ldr	r3, [pc, #160]	; (8012d7c <prvInsertBlockIntoFreeList+0xac>)
 8012cda:	60fb      	str	r3, [r7, #12]
 8012cdc:	e002      	b.n	8012ce4 <prvInsertBlockIntoFreeList+0x14>
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	60fb      	str	r3, [r7, #12]
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	687a      	ldr	r2, [r7, #4]
 8012cea:	429a      	cmp	r2, r3
 8012cec:	d8f7      	bhi.n	8012cde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	685b      	ldr	r3, [r3, #4]
 8012cf6:	68ba      	ldr	r2, [r7, #8]
 8012cf8:	4413      	add	r3, r2
 8012cfa:	687a      	ldr	r2, [r7, #4]
 8012cfc:	429a      	cmp	r2, r3
 8012cfe:	d108      	bne.n	8012d12 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	685a      	ldr	r2, [r3, #4]
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	685b      	ldr	r3, [r3, #4]
 8012d08:	441a      	add	r2, r3
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	685b      	ldr	r3, [r3, #4]
 8012d1a:	68ba      	ldr	r2, [r7, #8]
 8012d1c:	441a      	add	r2, r3
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	429a      	cmp	r2, r3
 8012d24:	d118      	bne.n	8012d58 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	681a      	ldr	r2, [r3, #0]
 8012d2a:	4b15      	ldr	r3, [pc, #84]	; (8012d80 <prvInsertBlockIntoFreeList+0xb0>)
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	429a      	cmp	r2, r3
 8012d30:	d00d      	beq.n	8012d4e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	685a      	ldr	r2, [r3, #4]
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	685b      	ldr	r3, [r3, #4]
 8012d3c:	441a      	add	r2, r3
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	681a      	ldr	r2, [r3, #0]
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	601a      	str	r2, [r3, #0]
 8012d4c:	e008      	b.n	8012d60 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012d4e:	4b0c      	ldr	r3, [pc, #48]	; (8012d80 <prvInsertBlockIntoFreeList+0xb0>)
 8012d50:	681a      	ldr	r2, [r3, #0]
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	601a      	str	r2, [r3, #0]
 8012d56:	e003      	b.n	8012d60 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	681a      	ldr	r2, [r3, #0]
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012d60:	68fa      	ldr	r2, [r7, #12]
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d002      	beq.n	8012d6e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	687a      	ldr	r2, [r7, #4]
 8012d6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012d6e:	bf00      	nop
 8012d70:	3714      	adds	r7, #20
 8012d72:	46bd      	mov	sp, r7
 8012d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d78:	4770      	bx	lr
 8012d7a:	bf00      	nop
 8012d7c:	2001021c 	.word	0x2001021c
 8012d80:	20010224 	.word	0x20010224

08012d84 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b082      	sub	sp, #8
 8012d88:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8012d8e:	f000 f896 	bl	8012ebe <BSP_SD_IsDetected>
 8012d92:	4603      	mov	r3, r0
 8012d94:	2b01      	cmp	r3, #1
 8012d96:	d001      	beq.n	8012d9c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8012d98:	2302      	movs	r3, #2
 8012d9a:	e012      	b.n	8012dc2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8012d9c:	480b      	ldr	r0, [pc, #44]	; (8012dcc <BSP_SD_Init+0x48>)
 8012d9e:	f7f3 f955 	bl	800604c <HAL_SD_Init>
 8012da2:	4603      	mov	r3, r0
 8012da4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8012da6:	79fb      	ldrb	r3, [r7, #7]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d109      	bne.n	8012dc0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8012dac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8012db0:	4806      	ldr	r0, [pc, #24]	; (8012dcc <BSP_SD_Init+0x48>)
 8012db2:	f7f3 ff29 	bl	8006c08 <HAL_SD_ConfigWideBusOperation>
 8012db6:	4603      	mov	r3, r0
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d001      	beq.n	8012dc0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8012dc0:	79fb      	ldrb	r3, [r7, #7]
}
 8012dc2:	4618      	mov	r0, r3
 8012dc4:	3708      	adds	r7, #8
 8012dc6:	46bd      	mov	sp, r7
 8012dc8:	bd80      	pop	{r7, pc}
 8012dca:	bf00      	nop
 8012dcc:	20010b68 	.word	0x20010b68

08012dd0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b086      	sub	sp, #24
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	60f8      	str	r0, [r7, #12]
 8012dd8:	60b9      	str	r1, [r7, #8]
 8012dda:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	68ba      	ldr	r2, [r7, #8]
 8012de4:	68f9      	ldr	r1, [r7, #12]
 8012de6:	4806      	ldr	r0, [pc, #24]	; (8012e00 <BSP_SD_ReadBlocks_DMA+0x30>)
 8012de8:	f7f3 f9c0 	bl	800616c <HAL_SD_ReadBlocks_DMA>
 8012dec:	4603      	mov	r3, r0
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d001      	beq.n	8012df6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012df2:	2301      	movs	r3, #1
 8012df4:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8012df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8012df8:	4618      	mov	r0, r3
 8012dfa:	3718      	adds	r7, #24
 8012dfc:	46bd      	mov	sp, r7
 8012dfe:	bd80      	pop	{r7, pc}
 8012e00:	20010b68 	.word	0x20010b68

08012e04 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8012e04:	b580      	push	{r7, lr}
 8012e06:	b086      	sub	sp, #24
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	60f8      	str	r0, [r7, #12]
 8012e0c:	60b9      	str	r1, [r7, #8]
 8012e0e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8012e10:	2300      	movs	r3, #0
 8012e12:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	68ba      	ldr	r2, [r7, #8]
 8012e18:	68f9      	ldr	r1, [r7, #12]
 8012e1a:	4806      	ldr	r0, [pc, #24]	; (8012e34 <BSP_SD_WriteBlocks_DMA+0x30>)
 8012e1c:	f7f3 fa74 	bl	8006308 <HAL_SD_WriteBlocks_DMA>
 8012e20:	4603      	mov	r3, r0
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d001      	beq.n	8012e2a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012e26:	2301      	movs	r3, #1
 8012e28:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 8012e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e2c:	4618      	mov	r0, r3
 8012e2e:	3718      	adds	r7, #24
 8012e30:	46bd      	mov	sp, r7
 8012e32:	bd80      	pop	{r7, pc}
 8012e34:	20010b68 	.word	0x20010b68

08012e38 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012e3c:	4805      	ldr	r0, [pc, #20]	; (8012e54 <BSP_SD_GetCardState+0x1c>)
 8012e3e:	f7f3 ff5f 	bl	8006d00 <HAL_SD_GetCardState>
 8012e42:	4603      	mov	r3, r0
 8012e44:	2b04      	cmp	r3, #4
 8012e46:	bf14      	ite	ne
 8012e48:	2301      	movne	r3, #1
 8012e4a:	2300      	moveq	r3, #0
 8012e4c:	b2db      	uxtb	r3, r3
}
 8012e4e:	4618      	mov	r0, r3
 8012e50:	bd80      	pop	{r7, pc}
 8012e52:	bf00      	nop
 8012e54:	20010b68 	.word	0x20010b68

08012e58 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b082      	sub	sp, #8
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8012e60:	6879      	ldr	r1, [r7, #4]
 8012e62:	4803      	ldr	r0, [pc, #12]	; (8012e70 <BSP_SD_GetCardInfo+0x18>)
 8012e64:	f7f3 fea4 	bl	8006bb0 <HAL_SD_GetCardInfo>
}
 8012e68:	bf00      	nop
 8012e6a:	3708      	adds	r7, #8
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	bd80      	pop	{r7, pc}
 8012e70:	20010b68 	.word	0x20010b68

08012e74 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b082      	sub	sp, #8
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8012e7c:	f000 f818 	bl	8012eb0 <BSP_SD_AbortCallback>
}
 8012e80:	bf00      	nop
 8012e82:	3708      	adds	r7, #8
 8012e84:	46bd      	mov	sp, r7
 8012e86:	bd80      	pop	{r7, pc}

08012e88 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b082      	sub	sp, #8
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8012e90:	f001 ff8c 	bl	8014dac <BSP_SD_WriteCpltCallback>
}
 8012e94:	bf00      	nop
 8012e96:	3708      	adds	r7, #8
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}

08012e9c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b082      	sub	sp, #8
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8012ea4:	f001 ff90 	bl	8014dc8 <BSP_SD_ReadCpltCallback>
}
 8012ea8:	bf00      	nop
 8012eaa:	3708      	adds	r7, #8
 8012eac:	46bd      	mov	sp, r7
 8012eae:	bd80      	pop	{r7, pc}

08012eb0 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 8012eb0:	b480      	push	{r7}
 8012eb2:	af00      	add	r7, sp, #0

}
 8012eb4:	bf00      	nop
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ebc:	4770      	bx	lr

08012ebe <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8012ebe:	b580      	push	{r7, lr}
 8012ec0:	b082      	sub	sp, #8
 8012ec2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8012ec4:	2301      	movs	r3, #1
 8012ec6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8012ec8:	f000 f826 	bl	8012f18 <BSP_PlatformIsDetected>
 8012ecc:	4603      	mov	r3, r0
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d101      	bne.n	8012ed6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8012ed2:	2300      	movs	r3, #0
 8012ed4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8012ed6:	79fb      	ldrb	r3, [r7, #7]
 8012ed8:	b2db      	uxtb	r3, r3
}
 8012eda:	4618      	mov	r0, r3
 8012edc:	3708      	adds	r7, #8
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}
	...

08012ee4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8012ee4:	b580      	push	{r7, lr}
 8012ee6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012ee8:	4904      	ldr	r1, [pc, #16]	; (8012efc <MX_FATFS_Init+0x18>)
 8012eea:	4805      	ldr	r0, [pc, #20]	; (8012f00 <MX_FATFS_Init+0x1c>)
 8012eec:	f7fd f93a 	bl	8010164 <FATFS_LinkDriver>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	461a      	mov	r2, r3
 8012ef4:	4b03      	ldr	r3, [pc, #12]	; (8012f04 <MX_FATFS_Init+0x20>)
 8012ef6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8012ef8:	bf00      	nop
 8012efa:	bd80      	pop	{r7, pc}
 8012efc:	20010498 	.word	0x20010498
 8012f00:	08016a10 	.word	0x08016a10
 8012f04:	20010494 	.word	0x20010494

08012f08 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012f08:	b480      	push	{r7}
 8012f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012f0c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8012f0e:	4618      	mov	r0, r3
 8012f10:	46bd      	mov	sp, r7
 8012f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f16:	4770      	bx	lr

08012f18 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8012f18:	b580      	push	{r7, lr}
 8012f1a:	b082      	sub	sp, #8
 8012f1c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8012f1e:	2301      	movs	r3, #1
 8012f20:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8012f22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8012f26:	4806      	ldr	r0, [pc, #24]	; (8012f40 <BSP_PlatformIsDetected+0x28>)
 8012f28:	f7ee ff2c 	bl	8001d84 <HAL_GPIO_ReadPin>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d001      	beq.n	8012f36 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8012f32:	2300      	movs	r3, #0
 8012f34:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8012f36:	79fb      	ldrb	r3, [r7, #7]
}  
 8012f38:	4618      	mov	r0, r3
 8012f3a:	3708      	adds	r7, #8
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	bd80      	pop	{r7, pc}
 8012f40:	40020800 	.word	0x40020800

08012f44 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8012f44:	b480      	push	{r7}
 8012f46:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8012f48:	bf00      	nop
 8012f4a:	46bd      	mov	sp, r7
 8012f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f50:	4770      	bx	lr

08012f52 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8012f52:	b480      	push	{r7}
 8012f54:	b083      	sub	sp, #12
 8012f56:	af00      	add	r7, sp, #0
 8012f58:	6078      	str	r0, [r7, #4]
 8012f5a:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8012f5c:	bf00      	nop
 8012f5e:	370c      	adds	r7, #12
 8012f60:	46bd      	mov	sp, r7
 8012f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f66:	4770      	bx	lr

08012f68 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8012f68:	b480      	push	{r7}
 8012f6a:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8012f6c:	bf00      	nop
 8012f6e:	46bd      	mov	sp, r7
 8012f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f74:	4770      	bx	lr
	...

08012f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8012f78:	b5b0      	push	{r4, r5, r7, lr}
 8012f7a:	b098      	sub	sp, #96	; 0x60
 8012f7c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8012f7e:	f7ed fac7 	bl	8000510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8012f82:	f000 f8b5 	bl	80130f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8012f86:	f001 f895 	bl	80140b4 <MX_GPIO_Init>
  MX_DMA_Init();
 8012f8a:	f001 f81d 	bl	8013fc8 <MX_DMA_Init>
  MX_ADC3_Init();
 8012f8e:	f000 f96f 	bl	8013270 <MX_ADC3_Init>
  MX_CRC_Init();
 8012f92:	f000 f9bf 	bl	8013314 <MX_CRC_Init>
  MX_DCMI_Init();
 8012f96:	f000 f9df 	bl	8013358 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8012f9a:	f000 fa11 	bl	80133c0 <MX_DMA2D_Init>
  MX_FMC_Init();
 8012f9e:	f001 f839 	bl	8014014 <MX_FMC_Init>
  MX_I2C1_Init();
 8012fa2:	f000 fa3f 	bl	8013424 <MX_I2C1_Init>
  MX_I2C3_Init();
 8012fa6:	f000 fa7d 	bl	80134a4 <MX_I2C3_Init>
  MX_LTDC_Init();
 8012faa:	f000 fabb 	bl	8013524 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8012fae:	f000 fb3b 	bl	8013628 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8012fb2:	f000 fb65 	bl	8013680 <MX_RTC_Init>
  MX_SAI2_Init();
 8012fb6:	f000 fc0b 	bl	80137d0 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8012fba:	f000 fcb1 	bl	8013920 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8012fbe:	f000 fccf 	bl	8013960 <MX_SPDIFRX_Init>
  MX_TIM1_Init();
 8012fc2:	f000 fcfd 	bl	80139c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8012fc6:	f000 fda7 	bl	8013b18 <MX_TIM2_Init>
  MX_TIM3_Init();
 8012fca:	f000 fe1b 	bl	8013c04 <MX_TIM3_Init>
  MX_TIM5_Init();
 8012fce:	f000 fe8f 	bl	8013cf0 <MX_TIM5_Init>
  MX_TIM8_Init();
 8012fd2:	f000 ff03 	bl	8013ddc <MX_TIM8_Init>
  MX_TIM12_Init();
 8012fd6:	f000 ff53 	bl	8013e80 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8012fda:	f000 ff95 	bl	8013f08 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8012fde:	f000 ffc3 	bl	8013f68 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  b1PushCounter = 0;
 8012fe2:	4b36      	ldr	r3, [pc, #216]	; (80130bc <main+0x144>)
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	801a      	strh	r2, [r3, #0]
//  buffSel = 0;
  dataIdx = 0;
 8012fe8:	4b35      	ldr	r3, [pc, #212]	; (80130c0 <main+0x148>)
 8012fea:	2200      	movs	r2, #0
 8012fec:	801a      	strh	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of sdReadBinarySem */
  osSemaphoreDef(sdReadBinarySem);
 8012fee:	2300      	movs	r3, #0
 8012ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
  sdReadBinarySemHandle = osSemaphoreCreate(osSemaphore(sdReadBinarySem), 1);
 8012ff2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012ff6:	2101      	movs	r1, #1
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	f7fd f994 	bl	8010326 <osSemaphoreCreate>
 8012ffe:	4602      	mov	r2, r0
 8013000:	4b30      	ldr	r3, [pc, #192]	; (80130c4 <main+0x14c>)
 8013002:	601a      	str	r2, [r3, #0]

  /* definition and creation of sdWriteBinarySem */
  osSemaphoreDef(sdWriteBinarySem);
 8013004:	2300      	movs	r3, #0
 8013006:	65bb      	str	r3, [r7, #88]	; 0x58
  sdWriteBinarySemHandle = osSemaphoreCreate(osSemaphore(sdWriteBinarySem), 1);
 8013008:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801300c:	2101      	movs	r1, #1
 801300e:	4618      	mov	r0, r3
 8013010:	f7fd f989 	bl	8010326 <osSemaphoreCreate>
 8013014:	4602      	mov	r2, r0
 8013016:	4b2c      	ldr	r3, [pc, #176]	; (80130c8 <main+0x150>)
 8013018:	601a      	str	r2, [r3, #0]

  /* definition and creation of sdFormatBinarySem */
  osSemaphoreDef(sdFormatBinarySem);
 801301a:	2300      	movs	r3, #0
 801301c:	657b      	str	r3, [r7, #84]	; 0x54
  sdFormatBinarySemHandle = osSemaphoreCreate(osSemaphore(sdFormatBinarySem), 1);
 801301e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8013022:	2101      	movs	r1, #1
 8013024:	4618      	mov	r0, r3
 8013026:	f7fd f97e 	bl	8010326 <osSemaphoreCreate>
 801302a:	4602      	mov	r2, r0
 801302c:	4b27      	ldr	r3, [pc, #156]	; (80130cc <main+0x154>)
 801302e:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8013030:	4b27      	ldr	r3, [pc, #156]	; (80130d0 <main+0x158>)
 8013032:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8013036:	461d      	mov	r5, r3
 8013038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801303a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801303c:	682b      	ldr	r3, [r5, #0]
 801303e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8013040:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013044:	2100      	movs	r1, #0
 8013046:	4618      	mov	r0, r3
 8013048:	f7fd f932 	bl	80102b0 <osThreadCreate>
 801304c:	4602      	mov	r2, r0
 801304e:	4b21      	ldr	r3, [pc, #132]	; (80130d4 <main+0x15c>)
 8013050:	601a      	str	r2, [r3, #0]

  /* definition and creation of sdReadTask */
  osThreadDef(sdReadTask, StartSdReadTask, osPriorityNormal, 0, 1024);
 8013052:	4b21      	ldr	r3, [pc, #132]	; (80130d8 <main+0x160>)
 8013054:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8013058:	461d      	mov	r5, r3
 801305a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801305c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801305e:	682b      	ldr	r3, [r5, #0]
 8013060:	6023      	str	r3, [r4, #0]
  sdReadTaskHandle = osThreadCreate(osThread(sdReadTask), NULL);
 8013062:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013066:	2100      	movs	r1, #0
 8013068:	4618      	mov	r0, r3
 801306a:	f7fd f921 	bl	80102b0 <osThreadCreate>
 801306e:	4602      	mov	r2, r0
 8013070:	4b1a      	ldr	r3, [pc, #104]	; (80130dc <main+0x164>)
 8013072:	601a      	str	r2, [r3, #0]

  /* definition and creation of sdWriteTask */
  osThreadDef(sdWriteTask, StartSdWriteTask, osPriorityNormal, 0, 1024);
 8013074:	4b1a      	ldr	r3, [pc, #104]	; (80130e0 <main+0x168>)
 8013076:	f107 0418 	add.w	r4, r7, #24
 801307a:	461d      	mov	r5, r3
 801307c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801307e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013080:	682b      	ldr	r3, [r5, #0]
 8013082:	6023      	str	r3, [r4, #0]
  sdWriteTaskHandle = osThreadCreate(osThread(sdWriteTask), NULL);
 8013084:	f107 0318 	add.w	r3, r7, #24
 8013088:	2100      	movs	r1, #0
 801308a:	4618      	mov	r0, r3
 801308c:	f7fd f910 	bl	80102b0 <osThreadCreate>
 8013090:	4602      	mov	r2, r0
 8013092:	4b14      	ldr	r3, [pc, #80]	; (80130e4 <main+0x16c>)
 8013094:	601a      	str	r2, [r3, #0]

  /* definition and creation of sdFormatTask */
  osThreadDef(sdFormatTask, StartSdFormatTask, osPriorityNormal, 0, 1024);
 8013096:	4b14      	ldr	r3, [pc, #80]	; (80130e8 <main+0x170>)
 8013098:	1d3c      	adds	r4, r7, #4
 801309a:	461d      	mov	r5, r3
 801309c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801309e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80130a0:	682b      	ldr	r3, [r5, #0]
 80130a2:	6023      	str	r3, [r4, #0]
  sdFormatTaskHandle = osThreadCreate(osThread(sdFormatTask), NULL);
 80130a4:	1d3b      	adds	r3, r7, #4
 80130a6:	2100      	movs	r1, #0
 80130a8:	4618      	mov	r0, r3
 80130aa:	f7fd f901 	bl	80102b0 <osThreadCreate>
 80130ae:	4602      	mov	r2, r0
 80130b0:	4b0e      	ldr	r3, [pc, #56]	; (80130ec <main+0x174>)
 80130b2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80130b4:	f7fd f8d9 	bl	801026a <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80130b8:	e7fe      	b.n	80130b8 <main+0x140>
 80130ba:	bf00      	nop
 80130bc:	20011900 	.word	0x20011900
 80130c0:	2001196c 	.word	0x2001196c
 80130c4:	20011808 	.word	0x20011808
 80130c8:	20011804 	.word	0x20011804
 80130cc:	20011968 	.word	0x20011968
 80130d0:	080168c8 	.word	0x080168c8
 80130d4:	20010988 	.word	0x20010988
 80130d8:	080168e8 	.word	0x080168e8
 80130dc:	20010d14 	.word	0x20010d14
 80130e0:	08016908 	.word	0x08016908
 80130e4:	20010b64 	.word	0x20010b64
 80130e8:	0801692c 	.word	0x0801692c
 80130ec:	20011484 	.word	0x20011484

080130f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b0b4      	sub	sp, #208	; 0xd0
 80130f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80130f6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80130fa:	2230      	movs	r2, #48	; 0x30
 80130fc:	2100      	movs	r1, #0
 80130fe:	4618      	mov	r0, r3
 8013100:	f003 fa99 	bl	8016636 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8013104:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8013108:	2200      	movs	r2, #0
 801310a:	601a      	str	r2, [r3, #0]
 801310c:	605a      	str	r2, [r3, #4]
 801310e:	609a      	str	r2, [r3, #8]
 8013110:	60da      	str	r2, [r3, #12]
 8013112:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8013114:	f107 0308 	add.w	r3, r7, #8
 8013118:	2284      	movs	r2, #132	; 0x84
 801311a:	2100      	movs	r1, #0
 801311c:	4618      	mov	r0, r3
 801311e:	f003 fa8a 	bl	8016636 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8013122:	f7f0 ff67 	bl	8003ff4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8013126:	4b4f      	ldr	r3, [pc, #316]	; (8013264 <SystemClock_Config+0x174>)
 8013128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801312a:	4a4e      	ldr	r2, [pc, #312]	; (8013264 <SystemClock_Config+0x174>)
 801312c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013130:	6413      	str	r3, [r2, #64]	; 0x40
 8013132:	4b4c      	ldr	r3, [pc, #304]	; (8013264 <SystemClock_Config+0x174>)
 8013134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801313a:	607b      	str	r3, [r7, #4]
 801313c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 801313e:	4b4a      	ldr	r3, [pc, #296]	; (8013268 <SystemClock_Config+0x178>)
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	4a49      	ldr	r2, [pc, #292]	; (8013268 <SystemClock_Config+0x178>)
 8013144:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8013148:	6013      	str	r3, [r2, #0]
 801314a:	4b47      	ldr	r3, [pc, #284]	; (8013268 <SystemClock_Config+0x178>)
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8013152:	603b      	str	r3, [r7, #0]
 8013154:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8013156:	2309      	movs	r3, #9
 8013158:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801315c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8013160:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8013164:	2301      	movs	r3, #1
 8013166:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801316a:	2302      	movs	r3, #2
 801316c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8013170:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8013174:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8013178:	2319      	movs	r3, #25
 801317a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 801317e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013182:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8013186:	2302      	movs	r3, #2
 8013188:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 801318c:	2309      	movs	r3, #9
 801318e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8013192:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8013196:	4618      	mov	r0, r3
 8013198:	f7f1 f85c 	bl	8004254 <HAL_RCC_OscConfig>
 801319c:	4603      	mov	r3, r0
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d001      	beq.n	80131a6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80131a2:	f001 fbf7 	bl	8014994 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80131a6:	f7f0 ff35 	bl	8004014 <HAL_PWREx_EnableOverDrive>
 80131aa:	4603      	mov	r3, r0
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	d001      	beq.n	80131b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80131b0:	f001 fbf0 	bl	8014994 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80131b4:	230f      	movs	r3, #15
 80131b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80131ba:	2302      	movs	r3, #2
 80131bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80131c0:	2300      	movs	r3, #0
 80131c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80131c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80131ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80131ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80131d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80131d6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80131da:	2106      	movs	r1, #6
 80131dc:	4618      	mov	r0, r3
 80131de:	f7f1 faa9 	bl	8004734 <HAL_RCC_ClockConfig>
 80131e2:	4603      	mov	r3, r0
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d001      	beq.n	80131ec <SystemClock_Config+0xfc>
  {
    Error_Handler();
 80131e8:	f001 fbd4 	bl	8014994 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX|RCC_PERIPHCLK_LTDC
 80131ec:	4b1f      	ldr	r3, [pc, #124]	; (801326c <SystemClock_Config+0x17c>)
 80131ee:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_SAI2
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C3
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 80131f0:	2364      	movs	r3, #100	; 0x64
 80131f2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 80131f4:	2302      	movs	r3, #2
 80131f6:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80131f8:	2302      	movs	r3, #2
 80131fa:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 80131fc:	2302      	movs	r3, #2
 80131fe:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8013200:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8013204:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8013206:	2305      	movs	r3, #5
 8013208:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 801320a:	2302      	movs	r3, #2
 801320c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 801320e:	2303      	movs	r3, #3
 8013210:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 8013212:	2301      	movs	r3, #1
 8013214:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8013216:	2301      	movs	r3, #1
 8013218:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 801321a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 801321e:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8013220:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013224:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8013226:	2300      	movs	r3, #0
 8013228:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 801322a:	2300      	movs	r3, #0
 801322c:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 801322e:	2300      	movs	r3, #0
 8013230:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8013232:	2300      	movs	r3, #0
 8013234:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8013236:	2300      	movs	r3, #0
 8013238:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 801323a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801323e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8013242:	2300      	movs	r3, #0
 8013244:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8013248:	f107 0308 	add.w	r3, r7, #8
 801324c:	4618      	mov	r0, r3
 801324e:	f7f1 fc71 	bl	8004b34 <HAL_RCCEx_PeriphCLKConfig>
 8013252:	4603      	mov	r3, r0
 8013254:	2b00      	cmp	r3, #0
 8013256:	d001      	beq.n	801325c <SystemClock_Config+0x16c>
  {
    Error_Handler();
 8013258:	f001 fb9c 	bl	8014994 <Error_Handler>
  }
}
 801325c:	bf00      	nop
 801325e:	37d0      	adds	r7, #208	; 0xd0
 8013260:	46bd      	mov	sp, r7
 8013262:	bd80      	pop	{r7, pc}
 8013264:	40023800 	.word	0x40023800
 8013268:	40007000 	.word	0x40007000
 801326c:	01b14868 	.word	0x01b14868

08013270 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8013270:	b580      	push	{r7, lr}
 8013272:	b084      	sub	sp, #16
 8013274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8013276:	463b      	mov	r3, r7
 8013278:	2200      	movs	r2, #0
 801327a:	601a      	str	r2, [r3, #0]
 801327c:	605a      	str	r2, [r3, #4]
 801327e:	609a      	str	r2, [r3, #8]
 8013280:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 8013282:	4b21      	ldr	r3, [pc, #132]	; (8013308 <MX_ADC3_Init+0x98>)
 8013284:	4a21      	ldr	r2, [pc, #132]	; (801330c <MX_ADC3_Init+0x9c>)
 8013286:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8013288:	4b1f      	ldr	r3, [pc, #124]	; (8013308 <MX_ADC3_Init+0x98>)
 801328a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 801328e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8013290:	4b1d      	ldr	r3, [pc, #116]	; (8013308 <MX_ADC3_Init+0x98>)
 8013292:	2200      	movs	r2, #0
 8013294:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8013296:	4b1c      	ldr	r3, [pc, #112]	; (8013308 <MX_ADC3_Init+0x98>)
 8013298:	2200      	movs	r2, #0
 801329a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 801329c:	4b1a      	ldr	r3, [pc, #104]	; (8013308 <MX_ADC3_Init+0x98>)
 801329e:	2200      	movs	r2, #0
 80132a0:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80132a2:	4b19      	ldr	r3, [pc, #100]	; (8013308 <MX_ADC3_Init+0x98>)
 80132a4:	2200      	movs	r2, #0
 80132a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80132aa:	4b17      	ldr	r3, [pc, #92]	; (8013308 <MX_ADC3_Init+0x98>)
 80132ac:	2200      	movs	r2, #0
 80132ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80132b0:	4b15      	ldr	r3, [pc, #84]	; (8013308 <MX_ADC3_Init+0x98>)
 80132b2:	4a17      	ldr	r2, [pc, #92]	; (8013310 <MX_ADC3_Init+0xa0>)
 80132b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80132b6:	4b14      	ldr	r3, [pc, #80]	; (8013308 <MX_ADC3_Init+0x98>)
 80132b8:	2200      	movs	r2, #0
 80132ba:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80132bc:	4b12      	ldr	r3, [pc, #72]	; (8013308 <MX_ADC3_Init+0x98>)
 80132be:	2201      	movs	r2, #1
 80132c0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80132c2:	4b11      	ldr	r3, [pc, #68]	; (8013308 <MX_ADC3_Init+0x98>)
 80132c4:	2200      	movs	r2, #0
 80132c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80132ca:	4b0f      	ldr	r3, [pc, #60]	; (8013308 <MX_ADC3_Init+0x98>)
 80132cc:	2201      	movs	r2, #1
 80132ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80132d0:	480d      	ldr	r0, [pc, #52]	; (8013308 <MX_ADC3_Init+0x98>)
 80132d2:	f7ed f96d 	bl	80005b0 <HAL_ADC_Init>
 80132d6:	4603      	mov	r3, r0
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d001      	beq.n	80132e0 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80132dc:	f001 fb5a 	bl	8014994 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80132e0:	2304      	movs	r3, #4
 80132e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80132e4:	2301      	movs	r3, #1
 80132e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80132e8:	2300      	movs	r3, #0
 80132ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80132ec:	463b      	mov	r3, r7
 80132ee:	4619      	mov	r1, r3
 80132f0:	4805      	ldr	r0, [pc, #20]	; (8013308 <MX_ADC3_Init+0x98>)
 80132f2:	f7ed f9a1 	bl	8000638 <HAL_ADC_ConfigChannel>
 80132f6:	4603      	mov	r3, r0
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d001      	beq.n	8013300 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80132fc:	f001 fb4a 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8013300:	bf00      	nop
 8013302:	3710      	adds	r7, #16
 8013304:	46bd      	mov	sp, r7
 8013306:	bd80      	pop	{r7, pc}
 8013308:	20011118 	.word	0x20011118
 801330c:	40012200 	.word	0x40012200
 8013310:	0f000001 	.word	0x0f000001

08013314 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8013314:	b580      	push	{r7, lr}
 8013316:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8013318:	4b0d      	ldr	r3, [pc, #52]	; (8013350 <MX_CRC_Init+0x3c>)
 801331a:	4a0e      	ldr	r2, [pc, #56]	; (8013354 <MX_CRC_Init+0x40>)
 801331c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 801331e:	4b0c      	ldr	r3, [pc, #48]	; (8013350 <MX_CRC_Init+0x3c>)
 8013320:	2200      	movs	r2, #0
 8013322:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8013324:	4b0a      	ldr	r3, [pc, #40]	; (8013350 <MX_CRC_Init+0x3c>)
 8013326:	2200      	movs	r2, #0
 8013328:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 801332a:	4b09      	ldr	r3, [pc, #36]	; (8013350 <MX_CRC_Init+0x3c>)
 801332c:	2200      	movs	r2, #0
 801332e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8013330:	4b07      	ldr	r3, [pc, #28]	; (8013350 <MX_CRC_Init+0x3c>)
 8013332:	2200      	movs	r2, #0
 8013334:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8013336:	4b06      	ldr	r3, [pc, #24]	; (8013350 <MX_CRC_Init+0x3c>)
 8013338:	2201      	movs	r2, #1
 801333a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 801333c:	4804      	ldr	r0, [pc, #16]	; (8013350 <MX_CRC_Init+0x3c>)
 801333e:	f7ed fc8b 	bl	8000c58 <HAL_CRC_Init>
 8013342:	4603      	mov	r3, r0
 8013344:	2b00      	cmp	r3, #0
 8013346:	d001      	beq.n	801334c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8013348:	f001 fb24 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 801334c:	bf00      	nop
 801334e:	bd80      	pop	{r7, pc}
 8013350:	20010b34 	.word	0x20010b34
 8013354:	40023000 	.word	0x40023000

08013358 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8013358:	b580      	push	{r7, lr}
 801335a:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 801335c:	4b16      	ldr	r3, [pc, #88]	; (80133b8 <MX_DCMI_Init+0x60>)
 801335e:	4a17      	ldr	r2, [pc, #92]	; (80133bc <MX_DCMI_Init+0x64>)
 8013360:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8013362:	4b15      	ldr	r3, [pc, #84]	; (80133b8 <MX_DCMI_Init+0x60>)
 8013364:	2200      	movs	r2, #0
 8013366:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8013368:	4b13      	ldr	r3, [pc, #76]	; (80133b8 <MX_DCMI_Init+0x60>)
 801336a:	2200      	movs	r2, #0
 801336c:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 801336e:	4b12      	ldr	r3, [pc, #72]	; (80133b8 <MX_DCMI_Init+0x60>)
 8013370:	2200      	movs	r2, #0
 8013372:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8013374:	4b10      	ldr	r3, [pc, #64]	; (80133b8 <MX_DCMI_Init+0x60>)
 8013376:	2200      	movs	r2, #0
 8013378:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 801337a:	4b0f      	ldr	r3, [pc, #60]	; (80133b8 <MX_DCMI_Init+0x60>)
 801337c:	2200      	movs	r2, #0
 801337e:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8013380:	4b0d      	ldr	r3, [pc, #52]	; (80133b8 <MX_DCMI_Init+0x60>)
 8013382:	2200      	movs	r2, #0
 8013384:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8013386:	4b0c      	ldr	r3, [pc, #48]	; (80133b8 <MX_DCMI_Init+0x60>)
 8013388:	2200      	movs	r2, #0
 801338a:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 801338c:	4b0a      	ldr	r3, [pc, #40]	; (80133b8 <MX_DCMI_Init+0x60>)
 801338e:	2200      	movs	r2, #0
 8013390:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8013392:	4b09      	ldr	r3, [pc, #36]	; (80133b8 <MX_DCMI_Init+0x60>)
 8013394:	2200      	movs	r2, #0
 8013396:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8013398:	4b07      	ldr	r3, [pc, #28]	; (80133b8 <MX_DCMI_Init+0x60>)
 801339a:	2200      	movs	r2, #0
 801339c:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 801339e:	4b06      	ldr	r3, [pc, #24]	; (80133b8 <MX_DCMI_Init+0x60>)
 80133a0:	2200      	movs	r2, #0
 80133a2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80133a4:	4804      	ldr	r0, [pc, #16]	; (80133b8 <MX_DCMI_Init+0x60>)
 80133a6:	f7ed fd41 	bl	8000e2c <HAL_DCMI_Init>
 80133aa:	4603      	mov	r3, r0
 80133ac:	2b00      	cmp	r3, #0
 80133ae:	d001      	beq.n	80133b4 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80133b0:	f001 faf0 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 80133b4:	bf00      	nop
 80133b6:	bd80      	pop	{r7, pc}
 80133b8:	20011160 	.word	0x20011160
 80133bc:	50050000 	.word	0x50050000

080133c0 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80133c4:	4b15      	ldr	r3, [pc, #84]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133c6:	4a16      	ldr	r2, [pc, #88]	; (8013420 <MX_DMA2D_Init+0x60>)
 80133c8:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80133ca:	4b14      	ldr	r3, [pc, #80]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133cc:	2200      	movs	r2, #0
 80133ce:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80133d0:	4b12      	ldr	r3, [pc, #72]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133d2:	2200      	movs	r2, #0
 80133d4:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80133d6:	4b11      	ldr	r3, [pc, #68]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133d8:	2200      	movs	r2, #0
 80133da:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80133dc:	4b0f      	ldr	r3, [pc, #60]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133de:	2200      	movs	r2, #0
 80133e0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80133e2:	4b0e      	ldr	r3, [pc, #56]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133e4:	2200      	movs	r2, #0
 80133e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80133e8:	4b0c      	ldr	r3, [pc, #48]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133ea:	2200      	movs	r2, #0
 80133ec:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80133ee:	4b0b      	ldr	r3, [pc, #44]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133f0:	2200      	movs	r2, #0
 80133f2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80133f4:	4809      	ldr	r0, [pc, #36]	; (801341c <MX_DMA2D_Init+0x5c>)
 80133f6:	f7ee f92f 	bl	8001658 <HAL_DMA2D_Init>
 80133fa:	4603      	mov	r3, r0
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d001      	beq.n	8013404 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8013400:	f001 fac8 	bl	8014994 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8013404:	2101      	movs	r1, #1
 8013406:	4805      	ldr	r0, [pc, #20]	; (801341c <MX_DMA2D_Init+0x5c>)
 8013408:	f7ee fa80 	bl	800190c <HAL_DMA2D_ConfigLayer>
 801340c:	4603      	mov	r3, r0
 801340e:	2b00      	cmp	r3, #0
 8013410:	d001      	beq.n	8013416 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8013412:	f001 fabf 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8013416:	bf00      	nop
 8013418:	bd80      	pop	{r7, pc}
 801341a:	bf00      	nop
 801341c:	2001180c 	.word	0x2001180c
 8013420:	4002b000 	.word	0x4002b000

08013424 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8013424:	b580      	push	{r7, lr}
 8013426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8013428:	4b1b      	ldr	r3, [pc, #108]	; (8013498 <MX_I2C1_Init+0x74>)
 801342a:	4a1c      	ldr	r2, [pc, #112]	; (801349c <MX_I2C1_Init+0x78>)
 801342c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 801342e:	4b1a      	ldr	r3, [pc, #104]	; (8013498 <MX_I2C1_Init+0x74>)
 8013430:	4a1b      	ldr	r2, [pc, #108]	; (80134a0 <MX_I2C1_Init+0x7c>)
 8013432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8013434:	4b18      	ldr	r3, [pc, #96]	; (8013498 <MX_I2C1_Init+0x74>)
 8013436:	2200      	movs	r2, #0
 8013438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 801343a:	4b17      	ldr	r3, [pc, #92]	; (8013498 <MX_I2C1_Init+0x74>)
 801343c:	2201      	movs	r2, #1
 801343e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8013440:	4b15      	ldr	r3, [pc, #84]	; (8013498 <MX_I2C1_Init+0x74>)
 8013442:	2200      	movs	r2, #0
 8013444:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8013446:	4b14      	ldr	r3, [pc, #80]	; (8013498 <MX_I2C1_Init+0x74>)
 8013448:	2200      	movs	r2, #0
 801344a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 801344c:	4b12      	ldr	r3, [pc, #72]	; (8013498 <MX_I2C1_Init+0x74>)
 801344e:	2200      	movs	r2, #0
 8013450:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8013452:	4b11      	ldr	r3, [pc, #68]	; (8013498 <MX_I2C1_Init+0x74>)
 8013454:	2200      	movs	r2, #0
 8013456:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8013458:	4b0f      	ldr	r3, [pc, #60]	; (8013498 <MX_I2C1_Init+0x74>)
 801345a:	2200      	movs	r2, #0
 801345c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 801345e:	480e      	ldr	r0, [pc, #56]	; (8013498 <MX_I2C1_Init+0x74>)
 8013460:	f7f0 f936 	bl	80036d0 <HAL_I2C_Init>
 8013464:	4603      	mov	r3, r0
 8013466:	2b00      	cmp	r3, #0
 8013468:	d001      	beq.n	801346e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 801346a:	f001 fa93 	bl	8014994 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 801346e:	2100      	movs	r1, #0
 8013470:	4809      	ldr	r0, [pc, #36]	; (8013498 <MX_I2C1_Init+0x74>)
 8013472:	f7f0 f9bd 	bl	80037f0 <HAL_I2CEx_ConfigAnalogFilter>
 8013476:	4603      	mov	r3, r0
 8013478:	2b00      	cmp	r3, #0
 801347a:	d001      	beq.n	8013480 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 801347c:	f001 fa8a 	bl	8014994 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8013480:	2100      	movs	r1, #0
 8013482:	4805      	ldr	r0, [pc, #20]	; (8013498 <MX_I2C1_Init+0x74>)
 8013484:	f7f0 f9ff 	bl	8003886 <HAL_I2CEx_ConfigDigitalFilter>
 8013488:	4603      	mov	r3, r0
 801348a:	2b00      	cmp	r3, #0
 801348c:	d001      	beq.n	8013492 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 801348e:	f001 fa81 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8013492:	bf00      	nop
 8013494:	bd80      	pop	{r7, pc}
 8013496:	bf00      	nop
 8013498:	20010ae8 	.word	0x20010ae8
 801349c:	40005400 	.word	0x40005400
 80134a0:	00c0eaff 	.word	0x00c0eaff

080134a4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80134a4:	b580      	push	{r7, lr}
 80134a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80134a8:	4b1b      	ldr	r3, [pc, #108]	; (8013518 <MX_I2C3_Init+0x74>)
 80134aa:	4a1c      	ldr	r2, [pc, #112]	; (801351c <MX_I2C3_Init+0x78>)
 80134ac:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 80134ae:	4b1a      	ldr	r3, [pc, #104]	; (8013518 <MX_I2C3_Init+0x74>)
 80134b0:	4a1b      	ldr	r2, [pc, #108]	; (8013520 <MX_I2C3_Init+0x7c>)
 80134b2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80134b4:	4b18      	ldr	r3, [pc, #96]	; (8013518 <MX_I2C3_Init+0x74>)
 80134b6:	2200      	movs	r2, #0
 80134b8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80134ba:	4b17      	ldr	r3, [pc, #92]	; (8013518 <MX_I2C3_Init+0x74>)
 80134bc:	2201      	movs	r2, #1
 80134be:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80134c0:	4b15      	ldr	r3, [pc, #84]	; (8013518 <MX_I2C3_Init+0x74>)
 80134c2:	2200      	movs	r2, #0
 80134c4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80134c6:	4b14      	ldr	r3, [pc, #80]	; (8013518 <MX_I2C3_Init+0x74>)
 80134c8:	2200      	movs	r2, #0
 80134ca:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80134cc:	4b12      	ldr	r3, [pc, #72]	; (8013518 <MX_I2C3_Init+0x74>)
 80134ce:	2200      	movs	r2, #0
 80134d0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80134d2:	4b11      	ldr	r3, [pc, #68]	; (8013518 <MX_I2C3_Init+0x74>)
 80134d4:	2200      	movs	r2, #0
 80134d6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80134d8:	4b0f      	ldr	r3, [pc, #60]	; (8013518 <MX_I2C3_Init+0x74>)
 80134da:	2200      	movs	r2, #0
 80134dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80134de:	480e      	ldr	r0, [pc, #56]	; (8013518 <MX_I2C3_Init+0x74>)
 80134e0:	f7f0 f8f6 	bl	80036d0 <HAL_I2C_Init>
 80134e4:	4603      	mov	r3, r0
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d001      	beq.n	80134ee <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80134ea:	f001 fa53 	bl	8014994 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80134ee:	2100      	movs	r1, #0
 80134f0:	4809      	ldr	r0, [pc, #36]	; (8013518 <MX_I2C3_Init+0x74>)
 80134f2:	f7f0 f97d 	bl	80037f0 <HAL_I2CEx_ConfigAnalogFilter>
 80134f6:	4603      	mov	r3, r0
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d001      	beq.n	8013500 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80134fc:	f001 fa4a 	bl	8014994 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8013500:	2100      	movs	r1, #0
 8013502:	4805      	ldr	r0, [pc, #20]	; (8013518 <MX_I2C3_Init+0x74>)
 8013504:	f7f0 f9bf 	bl	8003886 <HAL_I2CEx_ConfigDigitalFilter>
 8013508:	4603      	mov	r3, r0
 801350a:	2b00      	cmp	r3, #0
 801350c:	d001      	beq.n	8013512 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 801350e:	f001 fa41 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8013512:	bf00      	nop
 8013514:	bd80      	pop	{r7, pc}
 8013516:	bf00      	nop
 8013518:	2001098c 	.word	0x2001098c
 801351c:	40005c00 	.word	0x40005c00
 8013520:	00c0eaff 	.word	0x00c0eaff

08013524 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8013524:	b580      	push	{r7, lr}
 8013526:	b08e      	sub	sp, #56	; 0x38
 8013528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 801352a:	1d3b      	adds	r3, r7, #4
 801352c:	2234      	movs	r2, #52	; 0x34
 801352e:	2100      	movs	r1, #0
 8013530:	4618      	mov	r0, r3
 8013532:	f003 f880 	bl	8016636 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8013536:	4b3a      	ldr	r3, [pc, #232]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013538:	4a3a      	ldr	r2, [pc, #232]	; (8013624 <MX_LTDC_Init+0x100>)
 801353a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 801353c:	4b38      	ldr	r3, [pc, #224]	; (8013620 <MX_LTDC_Init+0xfc>)
 801353e:	2200      	movs	r2, #0
 8013540:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8013542:	4b37      	ldr	r3, [pc, #220]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013544:	2200      	movs	r2, #0
 8013546:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8013548:	4b35      	ldr	r3, [pc, #212]	; (8013620 <MX_LTDC_Init+0xfc>)
 801354a:	2200      	movs	r2, #0
 801354c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 801354e:	4b34      	ldr	r3, [pc, #208]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013550:	2200      	movs	r2, #0
 8013552:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8013554:	4b32      	ldr	r3, [pc, #200]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013556:	2228      	movs	r2, #40	; 0x28
 8013558:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 801355a:	4b31      	ldr	r3, [pc, #196]	; (8013620 <MX_LTDC_Init+0xfc>)
 801355c:	2209      	movs	r2, #9
 801355e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8013560:	4b2f      	ldr	r3, [pc, #188]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013562:	2235      	movs	r2, #53	; 0x35
 8013564:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8013566:	4b2e      	ldr	r3, [pc, #184]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013568:	220b      	movs	r2, #11
 801356a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 801356c:	4b2c      	ldr	r3, [pc, #176]	; (8013620 <MX_LTDC_Init+0xfc>)
 801356e:	f240 2215 	movw	r2, #533	; 0x215
 8013572:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8013574:	4b2a      	ldr	r3, [pc, #168]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013576:	f240 121b 	movw	r2, #283	; 0x11b
 801357a:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 801357c:	4b28      	ldr	r3, [pc, #160]	; (8013620 <MX_LTDC_Init+0xfc>)
 801357e:	f240 2235 	movw	r2, #565	; 0x235
 8013582:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8013584:	4b26      	ldr	r3, [pc, #152]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013586:	f240 121d 	movw	r2, #285	; 0x11d
 801358a:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 801358c:	4b24      	ldr	r3, [pc, #144]	; (8013620 <MX_LTDC_Init+0xfc>)
 801358e:	2200      	movs	r2, #0
 8013590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8013594:	4b22      	ldr	r3, [pc, #136]	; (8013620 <MX_LTDC_Init+0xfc>)
 8013596:	2200      	movs	r2, #0
 8013598:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 801359c:	4b20      	ldr	r3, [pc, #128]	; (8013620 <MX_LTDC_Init+0xfc>)
 801359e:	2200      	movs	r2, #0
 80135a0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80135a4:	481e      	ldr	r0, [pc, #120]	; (8013620 <MX_LTDC_Init+0xfc>)
 80135a6:	f7f0 f9bb 	bl	8003920 <HAL_LTDC_Init>
 80135aa:	4603      	mov	r3, r0
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d001      	beq.n	80135b4 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80135b0:	f001 f9f0 	bl	8014994 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80135b4:	2300      	movs	r3, #0
 80135b6:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80135b8:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80135bc:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80135be:	2300      	movs	r3, #0
 80135c0:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80135c2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80135c6:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80135c8:	2302      	movs	r3, #2
 80135ca:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80135cc:	23ff      	movs	r3, #255	; 0xff
 80135ce:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80135d0:	2300      	movs	r3, #0
 80135d2:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80135d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80135d8:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80135da:	2307      	movs	r3, #7
 80135dc:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 80135de:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80135e2:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 80135e4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80135e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 80135ea:	f44f 7388 	mov.w	r3, #272	; 0x110
 80135ee:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80135f0:	2300      	movs	r3, #0
 80135f2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80135f6:	2300      	movs	r3, #0
 80135f8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80135fc:	2300      	movs	r3, #0
 80135fe:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8013602:	1d3b      	adds	r3, r7, #4
 8013604:	2200      	movs	r2, #0
 8013606:	4619      	mov	r1, r3
 8013608:	4805      	ldr	r0, [pc, #20]	; (8013620 <MX_LTDC_Init+0xfc>)
 801360a:	f7f0 fb1b 	bl	8003c44 <HAL_LTDC_ConfigLayer>
 801360e:	4603      	mov	r3, r0
 8013610:	2b00      	cmp	r3, #0
 8013612:	d001      	beq.n	8013618 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8013614:	f001 f9be 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8013618:	bf00      	nop
 801361a:	3738      	adds	r7, #56	; 0x38
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}
 8013620:	20010c6c 	.word	0x20010c6c
 8013624:	40016800 	.word	0x40016800

08013628 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8013628:	b580      	push	{r7, lr}
 801362a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 801362c:	4b12      	ldr	r3, [pc, #72]	; (8013678 <MX_QUADSPI_Init+0x50>)
 801362e:	4a13      	ldr	r2, [pc, #76]	; (801367c <MX_QUADSPI_Init+0x54>)
 8013630:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8013632:	4b11      	ldr	r3, [pc, #68]	; (8013678 <MX_QUADSPI_Init+0x50>)
 8013634:	22ff      	movs	r2, #255	; 0xff
 8013636:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8013638:	4b0f      	ldr	r3, [pc, #60]	; (8013678 <MX_QUADSPI_Init+0x50>)
 801363a:	2201      	movs	r2, #1
 801363c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 801363e:	4b0e      	ldr	r3, [pc, #56]	; (8013678 <MX_QUADSPI_Init+0x50>)
 8013640:	2200      	movs	r2, #0
 8013642:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8013644:	4b0c      	ldr	r3, [pc, #48]	; (8013678 <MX_QUADSPI_Init+0x50>)
 8013646:	2201      	movs	r2, #1
 8013648:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 801364a:	4b0b      	ldr	r3, [pc, #44]	; (8013678 <MX_QUADSPI_Init+0x50>)
 801364c:	2200      	movs	r2, #0
 801364e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8013650:	4b09      	ldr	r3, [pc, #36]	; (8013678 <MX_QUADSPI_Init+0x50>)
 8013652:	2200      	movs	r2, #0
 8013654:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8013656:	4b08      	ldr	r3, [pc, #32]	; (8013678 <MX_QUADSPI_Init+0x50>)
 8013658:	2200      	movs	r2, #0
 801365a:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 801365c:	4b06      	ldr	r3, [pc, #24]	; (8013678 <MX_QUADSPI_Init+0x50>)
 801365e:	2200      	movs	r2, #0
 8013660:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8013662:	4805      	ldr	r0, [pc, #20]	; (8013678 <MX_QUADSPI_Init+0x50>)
 8013664:	f7f0 fd26 	bl	80040b4 <HAL_QSPI_Init>
 8013668:	4603      	mov	r3, r0
 801366a:	2b00      	cmp	r3, #0
 801366c:	d001      	beq.n	8013672 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 801366e:	f001 f991 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8013672:	bf00      	nop
 8013674:	bd80      	pop	{r7, pc}
 8013676:	bf00      	nop
 8013678:	20011970 	.word	0x20011970
 801367c:	a0001000 	.word	0xa0001000

08013680 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8013680:	b580      	push	{r7, lr}
 8013682:	b092      	sub	sp, #72	; 0x48
 8013684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8013686:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801368a:	2200      	movs	r2, #0
 801368c:	601a      	str	r2, [r3, #0]
 801368e:	605a      	str	r2, [r3, #4]
 8013690:	609a      	str	r2, [r3, #8]
 8013692:	60da      	str	r2, [r3, #12]
 8013694:	611a      	str	r2, [r3, #16]
 8013696:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8013698:	2300      	movs	r3, #0
 801369a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 801369c:	463b      	mov	r3, r7
 801369e:	222c      	movs	r2, #44	; 0x2c
 80136a0:	2100      	movs	r1, #0
 80136a2:	4618      	mov	r0, r3
 80136a4:	f002 ffc7 	bl	8016636 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80136a8:	4b47      	ldr	r3, [pc, #284]	; (80137c8 <MX_RTC_Init+0x148>)
 80136aa:	4a48      	ldr	r2, [pc, #288]	; (80137cc <MX_RTC_Init+0x14c>)
 80136ac:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80136ae:	4b46      	ldr	r3, [pc, #280]	; (80137c8 <MX_RTC_Init+0x148>)
 80136b0:	2200      	movs	r2, #0
 80136b2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80136b4:	4b44      	ldr	r3, [pc, #272]	; (80137c8 <MX_RTC_Init+0x148>)
 80136b6:	227f      	movs	r2, #127	; 0x7f
 80136b8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80136ba:	4b43      	ldr	r3, [pc, #268]	; (80137c8 <MX_RTC_Init+0x148>)
 80136bc:	22ff      	movs	r2, #255	; 0xff
 80136be:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80136c0:	4b41      	ldr	r3, [pc, #260]	; (80137c8 <MX_RTC_Init+0x148>)
 80136c2:	2200      	movs	r2, #0
 80136c4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80136c6:	4b40      	ldr	r3, [pc, #256]	; (80137c8 <MX_RTC_Init+0x148>)
 80136c8:	2200      	movs	r2, #0
 80136ca:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80136cc:	4b3e      	ldr	r3, [pc, #248]	; (80137c8 <MX_RTC_Init+0x148>)
 80136ce:	2200      	movs	r2, #0
 80136d0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80136d2:	483d      	ldr	r0, [pc, #244]	; (80137c8 <MX_RTC_Init+0x148>)
 80136d4:	f7f1 ff50 	bl	8005578 <HAL_RTC_Init>
 80136d8:	4603      	mov	r3, r0
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d001      	beq.n	80136e2 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80136de:	f001 f959 	bl	8014994 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 80136e2:	2300      	movs	r3, #0
 80136e4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 80136e8:	2300      	movs	r3, #0
 80136ea:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80136ee:	2300      	movs	r3, #0
 80136f0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80136f4:	2300      	movs	r3, #0
 80136f6:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80136f8:	2300      	movs	r3, #0
 80136fa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80136fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013700:	2201      	movs	r2, #1
 8013702:	4619      	mov	r1, r3
 8013704:	4830      	ldr	r0, [pc, #192]	; (80137c8 <MX_RTC_Init+0x148>)
 8013706:	f7f1 ffb3 	bl	8005670 <HAL_RTC_SetTime>
 801370a:	4603      	mov	r3, r0
 801370c:	2b00      	cmp	r3, #0
 801370e:	d001      	beq.n	8013714 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8013710:	f001 f940 	bl	8014994 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8013714:	2301      	movs	r3, #1
 8013716:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 801371a:	2301      	movs	r3, #1
 801371c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 8013720:	2301      	movs	r3, #1
 8013722:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 8013726:	2300      	movs	r3, #0
 8013728:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 801372c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013730:	2201      	movs	r2, #1
 8013732:	4619      	mov	r1, r3
 8013734:	4824      	ldr	r0, [pc, #144]	; (80137c8 <MX_RTC_Init+0x148>)
 8013736:	f7f2 f859 	bl	80057ec <HAL_RTC_SetDate>
 801373a:	4603      	mov	r3, r0
 801373c:	2b00      	cmp	r3, #0
 801373e:	d001      	beq.n	8013744 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8013740:	f001 f928 	bl	8014994 <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8013744:	2300      	movs	r3, #0
 8013746:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8013748:	2300      	movs	r3, #0
 801374a:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 801374c:	2300      	movs	r3, #0
 801374e:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8013750:	2300      	movs	r3, #0
 8013752:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8013754:	2300      	movs	r3, #0
 8013756:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8013758:	2300      	movs	r3, #0
 801375a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 801375c:	2300      	movs	r3, #0
 801375e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8013760:	2300      	movs	r3, #0
 8013762:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8013764:	2300      	movs	r3, #0
 8013766:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8013768:	2301      	movs	r3, #1
 801376a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 801376e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013772:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8013774:	463b      	mov	r3, r7
 8013776:	2201      	movs	r2, #1
 8013778:	4619      	mov	r1, r3
 801377a:	4813      	ldr	r0, [pc, #76]	; (80137c8 <MX_RTC_Init+0x148>)
 801377c:	f7f2 f8de 	bl	800593c <HAL_RTC_SetAlarm>
 8013780:	4603      	mov	r3, r0
 8013782:	2b00      	cmp	r3, #0
 8013784:	d001      	beq.n	801378a <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8013786:	f001 f905 	bl	8014994 <Error_Handler>
  }
  /** Enable the Alarm B 
  */
  sAlarm.AlarmDateWeekDay = 0x1;
 801378a:	2301      	movs	r3, #1
 801378c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_B;
 8013790:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013794:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8013796:	463b      	mov	r3, r7
 8013798:	2201      	movs	r2, #1
 801379a:	4619      	mov	r1, r3
 801379c:	480a      	ldr	r0, [pc, #40]	; (80137c8 <MX_RTC_Init+0x148>)
 801379e:	f7f2 f8cd 	bl	800593c <HAL_RTC_SetAlarm>
 80137a2:	4603      	mov	r3, r0
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d001      	beq.n	80137ac <MX_RTC_Init+0x12c>
  {
    Error_Handler();
 80137a8:	f001 f8f4 	bl	8014994 <Error_Handler>
  }
  /** Enable the TimeStamp 
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80137ac:	2202      	movs	r2, #2
 80137ae:	2100      	movs	r1, #0
 80137b0:	4805      	ldr	r0, [pc, #20]	; (80137c8 <MX_RTC_Init+0x148>)
 80137b2:	f7f2 fa4d 	bl	8005c50 <HAL_RTCEx_SetTimeStamp>
 80137b6:	4603      	mov	r3, r0
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d001      	beq.n	80137c0 <MX_RTC_Init+0x140>
  {
    Error_Handler();
 80137bc:	f001 f8ea 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80137c0:	bf00      	nop
 80137c2:	3748      	adds	r7, #72	; 0x48
 80137c4:	46bd      	mov	sp, r7
 80137c6:	bd80      	pop	{r7, pc}
 80137c8:	20011230 	.word	0x20011230
 80137cc:	40002800 	.word	0x40002800

080137d0 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 80137d0:	b580      	push	{r7, lr}
 80137d2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 80137d4:	4b4d      	ldr	r3, [pc, #308]	; (801390c <MX_SAI2_Init+0x13c>)
 80137d6:	4a4e      	ldr	r2, [pc, #312]	; (8013910 <MX_SAI2_Init+0x140>)
 80137d8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 80137da:	4b4c      	ldr	r3, [pc, #304]	; (801390c <MX_SAI2_Init+0x13c>)
 80137dc:	2200      	movs	r2, #0
 80137de:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80137e0:	4b4a      	ldr	r3, [pc, #296]	; (801390c <MX_SAI2_Init+0x13c>)
 80137e2:	2200      	movs	r2, #0
 80137e4:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 80137e6:	4b49      	ldr	r3, [pc, #292]	; (801390c <MX_SAI2_Init+0x13c>)
 80137e8:	2240      	movs	r2, #64	; 0x40
 80137ea:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80137ec:	4b47      	ldr	r3, [pc, #284]	; (801390c <MX_SAI2_Init+0x13c>)
 80137ee:	2200      	movs	r2, #0
 80137f0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80137f2:	4b46      	ldr	r3, [pc, #280]	; (801390c <MX_SAI2_Init+0x13c>)
 80137f4:	2200      	movs	r2, #0
 80137f6:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80137f8:	4b44      	ldr	r3, [pc, #272]	; (801390c <MX_SAI2_Init+0x13c>)
 80137fa:	2200      	movs	r2, #0
 80137fc:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80137fe:	4b43      	ldr	r3, [pc, #268]	; (801390c <MX_SAI2_Init+0x13c>)
 8013800:	2200      	movs	r2, #0
 8013802:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8013804:	4b41      	ldr	r3, [pc, #260]	; (801390c <MX_SAI2_Init+0x13c>)
 8013806:	2200      	movs	r2, #0
 8013808:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 801380a:	4b40      	ldr	r3, [pc, #256]	; (801390c <MX_SAI2_Init+0x13c>)
 801380c:	2200      	movs	r2, #0
 801380e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8013810:	4b3e      	ldr	r3, [pc, #248]	; (801390c <MX_SAI2_Init+0x13c>)
 8013812:	4a40      	ldr	r2, [pc, #256]	; (8013914 <MX_SAI2_Init+0x144>)
 8013814:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8013816:	4b3d      	ldr	r3, [pc, #244]	; (801390c <MX_SAI2_Init+0x13c>)
 8013818:	2200      	movs	r2, #0
 801381a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 801381c:	4b3b      	ldr	r3, [pc, #236]	; (801390c <MX_SAI2_Init+0x13c>)
 801381e:	2200      	movs	r2, #0
 8013820:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8013822:	4b3a      	ldr	r3, [pc, #232]	; (801390c <MX_SAI2_Init+0x13c>)
 8013824:	2200      	movs	r2, #0
 8013826:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8013828:	4b38      	ldr	r3, [pc, #224]	; (801390c <MX_SAI2_Init+0x13c>)
 801382a:	2200      	movs	r2, #0
 801382c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 801382e:	4b37      	ldr	r3, [pc, #220]	; (801390c <MX_SAI2_Init+0x13c>)
 8013830:	2208      	movs	r2, #8
 8013832:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8013834:	4b35      	ldr	r3, [pc, #212]	; (801390c <MX_SAI2_Init+0x13c>)
 8013836:	2201      	movs	r2, #1
 8013838:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 801383a:	4b34      	ldr	r3, [pc, #208]	; (801390c <MX_SAI2_Init+0x13c>)
 801383c:	2200      	movs	r2, #0
 801383e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8013840:	4b32      	ldr	r3, [pc, #200]	; (801390c <MX_SAI2_Init+0x13c>)
 8013842:	2200      	movs	r2, #0
 8013844:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8013846:	4b31      	ldr	r3, [pc, #196]	; (801390c <MX_SAI2_Init+0x13c>)
 8013848:	2200      	movs	r2, #0
 801384a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 801384c:	4b2f      	ldr	r3, [pc, #188]	; (801390c <MX_SAI2_Init+0x13c>)
 801384e:	2200      	movs	r2, #0
 8013850:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8013852:	4b2e      	ldr	r3, [pc, #184]	; (801390c <MX_SAI2_Init+0x13c>)
 8013854:	2200      	movs	r2, #0
 8013856:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8013858:	4b2c      	ldr	r3, [pc, #176]	; (801390c <MX_SAI2_Init+0x13c>)
 801385a:	2201      	movs	r2, #1
 801385c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 801385e:	4b2b      	ldr	r3, [pc, #172]	; (801390c <MX_SAI2_Init+0x13c>)
 8013860:	2200      	movs	r2, #0
 8013862:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 8013864:	4829      	ldr	r0, [pc, #164]	; (801390c <MX_SAI2_Init+0x13c>)
 8013866:	f7f2 fa49 	bl	8005cfc <HAL_SAI_Init>
 801386a:	4603      	mov	r3, r0
 801386c:	2b00      	cmp	r3, #0
 801386e:	d001      	beq.n	8013874 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 8013870:	f001 f890 	bl	8014994 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8013874:	4b28      	ldr	r3, [pc, #160]	; (8013918 <MX_SAI2_Init+0x148>)
 8013876:	4a29      	ldr	r2, [pc, #164]	; (801391c <MX_SAI2_Init+0x14c>)
 8013878:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 801387a:	4b27      	ldr	r3, [pc, #156]	; (8013918 <MX_SAI2_Init+0x148>)
 801387c:	2200      	movs	r2, #0
 801387e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8013880:	4b25      	ldr	r3, [pc, #148]	; (8013918 <MX_SAI2_Init+0x148>)
 8013882:	2203      	movs	r2, #3
 8013884:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 8013886:	4b24      	ldr	r3, [pc, #144]	; (8013918 <MX_SAI2_Init+0x148>)
 8013888:	2240      	movs	r2, #64	; 0x40
 801388a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 801388c:	4b22      	ldr	r3, [pc, #136]	; (8013918 <MX_SAI2_Init+0x148>)
 801388e:	2200      	movs	r2, #0
 8013890:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8013892:	4b21      	ldr	r3, [pc, #132]	; (8013918 <MX_SAI2_Init+0x148>)
 8013894:	2200      	movs	r2, #0
 8013896:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8013898:	4b1f      	ldr	r3, [pc, #124]	; (8013918 <MX_SAI2_Init+0x148>)
 801389a:	2201      	movs	r2, #1
 801389c:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 801389e:	4b1e      	ldr	r3, [pc, #120]	; (8013918 <MX_SAI2_Init+0x148>)
 80138a0:	2200      	movs	r2, #0
 80138a2:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80138a4:	4b1c      	ldr	r3, [pc, #112]	; (8013918 <MX_SAI2_Init+0x148>)
 80138a6:	2200      	movs	r2, #0
 80138a8:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80138aa:	4b1b      	ldr	r3, [pc, #108]	; (8013918 <MX_SAI2_Init+0x148>)
 80138ac:	2200      	movs	r2, #0
 80138ae:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80138b0:	4b19      	ldr	r3, [pc, #100]	; (8013918 <MX_SAI2_Init+0x148>)
 80138b2:	2200      	movs	r2, #0
 80138b4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80138b6:	4b18      	ldr	r3, [pc, #96]	; (8013918 <MX_SAI2_Init+0x148>)
 80138b8:	2200      	movs	r2, #0
 80138ba:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80138bc:	4b16      	ldr	r3, [pc, #88]	; (8013918 <MX_SAI2_Init+0x148>)
 80138be:	2200      	movs	r2, #0
 80138c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 24;
 80138c2:	4b15      	ldr	r3, [pc, #84]	; (8013918 <MX_SAI2_Init+0x148>)
 80138c4:	2218      	movs	r2, #24
 80138c6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 80138c8:	4b13      	ldr	r3, [pc, #76]	; (8013918 <MX_SAI2_Init+0x148>)
 80138ca:	2201      	movs	r2, #1
 80138cc:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80138ce:	4b12      	ldr	r3, [pc, #72]	; (8013918 <MX_SAI2_Init+0x148>)
 80138d0:	2200      	movs	r2, #0
 80138d2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80138d4:	4b10      	ldr	r3, [pc, #64]	; (8013918 <MX_SAI2_Init+0x148>)
 80138d6:	2200      	movs	r2, #0
 80138d8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80138da:	4b0f      	ldr	r3, [pc, #60]	; (8013918 <MX_SAI2_Init+0x148>)
 80138dc:	2200      	movs	r2, #0
 80138de:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 80138e0:	4b0d      	ldr	r3, [pc, #52]	; (8013918 <MX_SAI2_Init+0x148>)
 80138e2:	2200      	movs	r2, #0
 80138e4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80138e6:	4b0c      	ldr	r3, [pc, #48]	; (8013918 <MX_SAI2_Init+0x148>)
 80138e8:	2200      	movs	r2, #0
 80138ea:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 80138ec:	4b0a      	ldr	r3, [pc, #40]	; (8013918 <MX_SAI2_Init+0x148>)
 80138ee:	2201      	movs	r2, #1
 80138f0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 80138f2:	4b09      	ldr	r3, [pc, #36]	; (8013918 <MX_SAI2_Init+0x148>)
 80138f4:	2200      	movs	r2, #0
 80138f6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 80138f8:	4807      	ldr	r0, [pc, #28]	; (8013918 <MX_SAI2_Init+0x148>)
 80138fa:	f7f2 f9ff 	bl	8005cfc <HAL_SAI_Init>
 80138fe:	4603      	mov	r3, r0
 8013900:	2b00      	cmp	r3, #0
 8013902:	d001      	beq.n	8013908 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8013904:	f001 f846 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8013908:	bf00      	nop
 801390a:	bd80      	pop	{r7, pc}
 801390c:	20010a64 	.word	0x20010a64
 8013910:	40015c04 	.word	0x40015c04
 8013914:	0002ee00 	.word	0x0002ee00
 8013918:	20010900 	.word	0x20010900
 801391c:	40015c24 	.word	0x40015c24

08013920 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8013920:	b480      	push	{r7}
 8013922:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8013924:	4b0c      	ldr	r3, [pc, #48]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 8013926:	4a0d      	ldr	r2, [pc, #52]	; (801395c <MX_SDMMC1_SD_Init+0x3c>)
 8013928:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 801392a:	4b0b      	ldr	r3, [pc, #44]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 801392c:	2200      	movs	r2, #0
 801392e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8013930:	4b09      	ldr	r3, [pc, #36]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 8013932:	2200      	movs	r2, #0
 8013934:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8013936:	4b08      	ldr	r3, [pc, #32]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 8013938:	2200      	movs	r2, #0
 801393a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 801393c:	4b06      	ldr	r3, [pc, #24]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 801393e:	2200      	movs	r2, #0
 8013940:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8013942:	4b05      	ldr	r3, [pc, #20]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 8013944:	2200      	movs	r2, #0
 8013946:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8013948:	4b03      	ldr	r3, [pc, #12]	; (8013958 <MX_SDMMC1_SD_Init+0x38>)
 801394a:	2200      	movs	r2, #0
 801394c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 801394e:	bf00      	nop
 8013950:	46bd      	mov	sp, r7
 8013952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013956:	4770      	bx	lr
 8013958:	20010b68 	.word	0x20010b68
 801395c:	40012c00 	.word	0x40012c00

08013960 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8013964:	4b15      	ldr	r3, [pc, #84]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 8013966:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 801396a:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 801396c:	4b13      	ldr	r3, [pc, #76]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 801396e:	2200      	movs	r2, #0
 8013970:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8013972:	4b12      	ldr	r3, [pc, #72]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 8013974:	2200      	movs	r2, #0
 8013976:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8013978:	4b10      	ldr	r3, [pc, #64]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 801397a:	2200      	movs	r2, #0
 801397c:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 801397e:	4b0f      	ldr	r3, [pc, #60]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 8013980:	2200      	movs	r2, #0
 8013982:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8013984:	4b0d      	ldr	r3, [pc, #52]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 8013986:	2200      	movs	r2, #0
 8013988:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 801398a:	4b0c      	ldr	r3, [pc, #48]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 801398c:	2200      	movs	r2, #0
 801398e:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8013990:	4b0a      	ldr	r3, [pc, #40]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 8013992:	2200      	movs	r2, #0
 8013994:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8013996:	4b09      	ldr	r3, [pc, #36]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 8013998:	2200      	movs	r2, #0
 801399a:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 801399c:	4b07      	ldr	r3, [pc, #28]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 801399e:	2200      	movs	r2, #0
 80139a0:	625a      	str	r2, [r3, #36]	; 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 80139a2:	4b06      	ldr	r3, [pc, #24]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 80139a4:	2200      	movs	r2, #0
 80139a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 80139a8:	4804      	ldr	r0, [pc, #16]	; (80139bc <MX_SPDIFRX_Init+0x5c>)
 80139aa:	f7f3 fe61 	bl	8007670 <HAL_SPDIFRX_Init>
 80139ae:	4603      	mov	r3, r0
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d001      	beq.n	80139b8 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 80139b4:	f000 ffee 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 80139b8:	bf00      	nop
 80139ba:	bd80      	pop	{r7, pc}
 80139bc:	20010a18 	.word	0x20010a18

080139c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b09a      	sub	sp, #104	; 0x68
 80139c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80139c6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80139ca:	2200      	movs	r2, #0
 80139cc:	601a      	str	r2, [r3, #0]
 80139ce:	605a      	str	r2, [r3, #4]
 80139d0:	609a      	str	r2, [r3, #8]
 80139d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80139d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80139d8:	2200      	movs	r2, #0
 80139da:	601a      	str	r2, [r3, #0]
 80139dc:	605a      	str	r2, [r3, #4]
 80139de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80139e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80139e4:	2200      	movs	r2, #0
 80139e6:	601a      	str	r2, [r3, #0]
 80139e8:	605a      	str	r2, [r3, #4]
 80139ea:	609a      	str	r2, [r3, #8]
 80139ec:	60da      	str	r2, [r3, #12]
 80139ee:	611a      	str	r2, [r3, #16]
 80139f0:	615a      	str	r2, [r3, #20]
 80139f2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80139f4:	1d3b      	adds	r3, r7, #4
 80139f6:	222c      	movs	r2, #44	; 0x2c
 80139f8:	2100      	movs	r1, #0
 80139fa:	4618      	mov	r0, r3
 80139fc:	f002 fe1b 	bl	8016636 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8013a00:	4b43      	ldr	r3, [pc, #268]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a02:	4a44      	ldr	r2, [pc, #272]	; (8013b14 <MX_TIM1_Init+0x154>)
 8013a04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8013a06:	4b42      	ldr	r3, [pc, #264]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a08:	2200      	movs	r2, #0
 8013a0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013a0c:	4b40      	ldr	r3, [pc, #256]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a0e:	2200      	movs	r2, #0
 8013a10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8013a12:	4b3f      	ldr	r3, [pc, #252]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a14:	2200      	movs	r2, #0
 8013a16:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013a18:	4b3d      	ldr	r3, [pc, #244]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a1a:	2200      	movs	r2, #0
 8013a1c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8013a1e:	4b3c      	ldr	r3, [pc, #240]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a20:	2200      	movs	r2, #0
 8013a22:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013a24:	4b3a      	ldr	r3, [pc, #232]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a26:	2200      	movs	r2, #0
 8013a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8013a2a:	4839      	ldr	r0, [pc, #228]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a2c:	f7f3 fe7c 	bl	8007728 <HAL_TIM_Base_Init>
 8013a30:	4603      	mov	r3, r0
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d001      	beq.n	8013a3a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8013a36:	f000 ffad 	bl	8014994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8013a3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013a3e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8013a40:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8013a44:	4619      	mov	r1, r3
 8013a46:	4832      	ldr	r0, [pc, #200]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a48:	f7f4 f926 	bl	8007c98 <HAL_TIM_ConfigClockSource>
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d001      	beq.n	8013a56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8013a52:	f000 ff9f 	bl	8014994 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8013a56:	482e      	ldr	r0, [pc, #184]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a58:	f7f3 febc 	bl	80077d4 <HAL_TIM_PWM_Init>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	d001      	beq.n	8013a66 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8013a62:	f000 ff97 	bl	8014994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013a66:	2300      	movs	r3, #0
 8013a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8013a6a:	2300      	movs	r3, #0
 8013a6c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013a6e:	2300      	movs	r3, #0
 8013a70:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8013a72:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8013a76:	4619      	mov	r1, r3
 8013a78:	4825      	ldr	r0, [pc, #148]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013a7a:	f7f4 fd87 	bl	800858c <HAL_TIMEx_MasterConfigSynchronization>
 8013a7e:	4603      	mov	r3, r0
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d001      	beq.n	8013a88 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8013a84:	f000 ff86 	bl	8014994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8013a88:	2360      	movs	r3, #96	; 0x60
 8013a8a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8013a8c:	2300      	movs	r3, #0
 8013a8e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8013a90:	2300      	movs	r3, #0
 8013a92:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8013a94:	2300      	movs	r3, #0
 8013a96:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8013a98:	2300      	movs	r3, #0
 8013a9a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8013a9c:	2300      	movs	r3, #0
 8013a9e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8013aa0:	2300      	movs	r3, #0
 8013aa2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013aa4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013aa8:	2200      	movs	r2, #0
 8013aaa:	4619      	mov	r1, r3
 8013aac:	4818      	ldr	r0, [pc, #96]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013aae:	f7f3 ffdb 	bl	8007a68 <HAL_TIM_PWM_ConfigChannel>
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	2b00      	cmp	r3, #0
 8013ab6:	d001      	beq.n	8013abc <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8013ab8:	f000 ff6c 	bl	8014994 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8013abc:	2300      	movs	r3, #0
 8013abe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8013ac4:	2300      	movs	r3, #0
 8013ac6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8013ac8:	2300      	movs	r3, #0
 8013aca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8013acc:	2300      	movs	r3, #0
 8013ace:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8013ad0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013ad4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8013ada:	2300      	movs	r3, #0
 8013adc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8013ade:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8013ae2:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8013ae8:	2300      	movs	r3, #0
 8013aea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8013aec:	1d3b      	adds	r3, r7, #4
 8013aee:	4619      	mov	r1, r3
 8013af0:	4807      	ldr	r0, [pc, #28]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013af2:	f7f4 fda7 	bl	8008644 <HAL_TIMEx_ConfigBreakDeadTime>
 8013af6:	4603      	mov	r3, r0
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d001      	beq.n	8013b00 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8013afc:	f000 ff4a 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8013b00:	4803      	ldr	r0, [pc, #12]	; (8013b10 <MX_TIM1_Init+0x150>)
 8013b02:	f001 fe99 	bl	8015838 <HAL_TIM_MspPostInit>

}
 8013b06:	bf00      	nop
 8013b08:	3768      	adds	r7, #104	; 0x68
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	bd80      	pop	{r7, pc}
 8013b0e:	bf00      	nop
 8013b10:	20011488 	.word	0x20011488
 8013b14:	40010000 	.word	0x40010000

08013b18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8013b18:	b580      	push	{r7, lr}
 8013b1a:	b08e      	sub	sp, #56	; 0x38
 8013b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8013b1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013b22:	2200      	movs	r2, #0
 8013b24:	601a      	str	r2, [r3, #0]
 8013b26:	605a      	str	r2, [r3, #4]
 8013b28:	609a      	str	r2, [r3, #8]
 8013b2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8013b2c:	f107 031c 	add.w	r3, r7, #28
 8013b30:	2200      	movs	r2, #0
 8013b32:	601a      	str	r2, [r3, #0]
 8013b34:	605a      	str	r2, [r3, #4]
 8013b36:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8013b38:	463b      	mov	r3, r7
 8013b3a:	2200      	movs	r2, #0
 8013b3c:	601a      	str	r2, [r3, #0]
 8013b3e:	605a      	str	r2, [r3, #4]
 8013b40:	609a      	str	r2, [r3, #8]
 8013b42:	60da      	str	r2, [r3, #12]
 8013b44:	611a      	str	r2, [r3, #16]
 8013b46:	615a      	str	r2, [r3, #20]
 8013b48:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8013b4a:	4b2d      	ldr	r3, [pc, #180]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8013b50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8013b52:	4b2b      	ldr	r3, [pc, #172]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b54:	2200      	movs	r2, #0
 8013b56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013b58:	4b29      	ldr	r3, [pc, #164]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b5a:	2200      	movs	r2, #0
 8013b5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8013b5e:	4b28      	ldr	r3, [pc, #160]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b60:	2200      	movs	r2, #0
 8013b62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013b64:	4b26      	ldr	r3, [pc, #152]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b66:	2200      	movs	r2, #0
 8013b68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013b6a:	4b25      	ldr	r3, [pc, #148]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b6c:	2200      	movs	r2, #0
 8013b6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8013b70:	4823      	ldr	r0, [pc, #140]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b72:	f7f3 fdd9 	bl	8007728 <HAL_TIM_Base_Init>
 8013b76:	4603      	mov	r3, r0
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d001      	beq.n	8013b80 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8013b7c:	f000 ff0a 	bl	8014994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8013b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013b84:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8013b86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013b8a:	4619      	mov	r1, r3
 8013b8c:	481c      	ldr	r0, [pc, #112]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b8e:	f7f4 f883 	bl	8007c98 <HAL_TIM_ConfigClockSource>
 8013b92:	4603      	mov	r3, r0
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d001      	beq.n	8013b9c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8013b98:	f000 fefc 	bl	8014994 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8013b9c:	4818      	ldr	r0, [pc, #96]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013b9e:	f7f3 fe19 	bl	80077d4 <HAL_TIM_PWM_Init>
 8013ba2:	4603      	mov	r3, r0
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d001      	beq.n	8013bac <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8013ba8:	f000 fef4 	bl	8014994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013bac:	2300      	movs	r3, #0
 8013bae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8013bb4:	f107 031c 	add.w	r3, r7, #28
 8013bb8:	4619      	mov	r1, r3
 8013bba:	4811      	ldr	r0, [pc, #68]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013bbc:	f7f4 fce6 	bl	800858c <HAL_TIMEx_MasterConfigSynchronization>
 8013bc0:	4603      	mov	r3, r0
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d001      	beq.n	8013bca <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8013bc6:	f000 fee5 	bl	8014994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8013bca:	2360      	movs	r3, #96	; 0x60
 8013bcc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8013bce:	2300      	movs	r3, #0
 8013bd0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013bda:	463b      	mov	r3, r7
 8013bdc:	2200      	movs	r2, #0
 8013bde:	4619      	mov	r1, r3
 8013be0:	4807      	ldr	r0, [pc, #28]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013be2:	f7f3 ff41 	bl	8007a68 <HAL_TIM_PWM_ConfigChannel>
 8013be6:	4603      	mov	r3, r0
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	d001      	beq.n	8013bf0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8013bec:	f000 fed2 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8013bf0:	4803      	ldr	r0, [pc, #12]	; (8013c00 <MX_TIM2_Init+0xe8>)
 8013bf2:	f001 fe21 	bl	8015838 <HAL_TIM_MspPostInit>

}
 8013bf6:	bf00      	nop
 8013bf8:	3738      	adds	r7, #56	; 0x38
 8013bfa:	46bd      	mov	sp, r7
 8013bfc:	bd80      	pop	{r7, pc}
 8013bfe:	bf00      	nop
 8013c00:	2001184c 	.word	0x2001184c

08013c04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b08e      	sub	sp, #56	; 0x38
 8013c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8013c0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013c0e:	2200      	movs	r2, #0
 8013c10:	601a      	str	r2, [r3, #0]
 8013c12:	605a      	str	r2, [r3, #4]
 8013c14:	609a      	str	r2, [r3, #8]
 8013c16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8013c18:	f107 031c 	add.w	r3, r7, #28
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	601a      	str	r2, [r3, #0]
 8013c20:	605a      	str	r2, [r3, #4]
 8013c22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8013c24:	463b      	mov	r3, r7
 8013c26:	2200      	movs	r2, #0
 8013c28:	601a      	str	r2, [r3, #0]
 8013c2a:	605a      	str	r2, [r3, #4]
 8013c2c:	609a      	str	r2, [r3, #8]
 8013c2e:	60da      	str	r2, [r3, #12]
 8013c30:	611a      	str	r2, [r3, #16]
 8013c32:	615a      	str	r2, [r3, #20]
 8013c34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8013c36:	4b2c      	ldr	r3, [pc, #176]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c38:	4a2c      	ldr	r2, [pc, #176]	; (8013cec <MX_TIM3_Init+0xe8>)
 8013c3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8013c3c:	4b2a      	ldr	r3, [pc, #168]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c3e:	2200      	movs	r2, #0
 8013c40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013c42:	4b29      	ldr	r3, [pc, #164]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c44:	2200      	movs	r2, #0
 8013c46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8013c48:	4b27      	ldr	r3, [pc, #156]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c4a:	2200      	movs	r2, #0
 8013c4c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013c4e:	4b26      	ldr	r3, [pc, #152]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c50:	2200      	movs	r2, #0
 8013c52:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013c54:	4b24      	ldr	r3, [pc, #144]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c56:	2200      	movs	r2, #0
 8013c58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8013c5a:	4823      	ldr	r0, [pc, #140]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c5c:	f7f3 fd64 	bl	8007728 <HAL_TIM_Base_Init>
 8013c60:	4603      	mov	r3, r0
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d001      	beq.n	8013c6a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8013c66:	f000 fe95 	bl	8014994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8013c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8013c70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013c74:	4619      	mov	r1, r3
 8013c76:	481c      	ldr	r0, [pc, #112]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c78:	f7f4 f80e 	bl	8007c98 <HAL_TIM_ConfigClockSource>
 8013c7c:	4603      	mov	r3, r0
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d001      	beq.n	8013c86 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8013c82:	f000 fe87 	bl	8014994 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013c86:	4818      	ldr	r0, [pc, #96]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013c88:	f7f3 fda4 	bl	80077d4 <HAL_TIM_PWM_Init>
 8013c8c:	4603      	mov	r3, r0
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d001      	beq.n	8013c96 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8013c92:	f000 fe7f 	bl	8014994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013c96:	2300      	movs	r3, #0
 8013c98:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8013c9e:	f107 031c 	add.w	r3, r7, #28
 8013ca2:	4619      	mov	r1, r3
 8013ca4:	4810      	ldr	r0, [pc, #64]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013ca6:	f7f4 fc71 	bl	800858c <HAL_TIMEx_MasterConfigSynchronization>
 8013caa:	4603      	mov	r3, r0
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d001      	beq.n	8013cb4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8013cb0:	f000 fe70 	bl	8014994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8013cb4:	2360      	movs	r3, #96	; 0x60
 8013cb6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8013cb8:	2300      	movs	r3, #0
 8013cba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013cc4:	463b      	mov	r3, r7
 8013cc6:	2200      	movs	r2, #0
 8013cc8:	4619      	mov	r1, r3
 8013cca:	4807      	ldr	r0, [pc, #28]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013ccc:	f7f3 fecc 	bl	8007a68 <HAL_TIM_PWM_ConfigChannel>
 8013cd0:	4603      	mov	r3, r0
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d001      	beq.n	8013cda <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8013cd6:	f000 fe5d 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8013cda:	4803      	ldr	r0, [pc, #12]	; (8013ce8 <MX_TIM3_Init+0xe4>)
 8013cdc:	f001 fdac 	bl	8015838 <HAL_TIM_MspPostInit>

}
 8013ce0:	bf00      	nop
 8013ce2:	3738      	adds	r7, #56	; 0x38
 8013ce4:	46bd      	mov	sp, r7
 8013ce6:	bd80      	pop	{r7, pc}
 8013ce8:	20010c2c 	.word	0x20010c2c
 8013cec:	40000400 	.word	0x40000400

08013cf0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8013cf0:	b580      	push	{r7, lr}
 8013cf2:	b08e      	sub	sp, #56	; 0x38
 8013cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8013cf6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	601a      	str	r2, [r3, #0]
 8013cfe:	605a      	str	r2, [r3, #4]
 8013d00:	609a      	str	r2, [r3, #8]
 8013d02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8013d04:	f107 031c 	add.w	r3, r7, #28
 8013d08:	2200      	movs	r2, #0
 8013d0a:	601a      	str	r2, [r3, #0]
 8013d0c:	605a      	str	r2, [r3, #4]
 8013d0e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8013d10:	463b      	mov	r3, r7
 8013d12:	2200      	movs	r2, #0
 8013d14:	601a      	str	r2, [r3, #0]
 8013d16:	605a      	str	r2, [r3, #4]
 8013d18:	609a      	str	r2, [r3, #8]
 8013d1a:	60da      	str	r2, [r3, #12]
 8013d1c:	611a      	str	r2, [r3, #16]
 8013d1e:	615a      	str	r2, [r3, #20]
 8013d20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8013d22:	4b2c      	ldr	r3, [pc, #176]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d24:	4a2c      	ldr	r2, [pc, #176]	; (8013dd8 <MX_TIM5_Init+0xe8>)
 8013d26:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8013d28:	4b2a      	ldr	r3, [pc, #168]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013d2e:	4b29      	ldr	r3, [pc, #164]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d30:	2200      	movs	r2, #0
 8013d32:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8013d34:	4b27      	ldr	r3, [pc, #156]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d36:	2200      	movs	r2, #0
 8013d38:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013d3a:	4b26      	ldr	r3, [pc, #152]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013d40:	4b24      	ldr	r3, [pc, #144]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d42:	2200      	movs	r2, #0
 8013d44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8013d46:	4823      	ldr	r0, [pc, #140]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d48:	f7f3 fcee 	bl	8007728 <HAL_TIM_Base_Init>
 8013d4c:	4603      	mov	r3, r0
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d001      	beq.n	8013d56 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8013d52:	f000 fe1f 	bl	8014994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8013d56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013d5a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8013d5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8013d60:	4619      	mov	r1, r3
 8013d62:	481c      	ldr	r0, [pc, #112]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d64:	f7f3 ff98 	bl	8007c98 <HAL_TIM_ConfigClockSource>
 8013d68:	4603      	mov	r3, r0
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d001      	beq.n	8013d72 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8013d6e:	f000 fe11 	bl	8014994 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8013d72:	4818      	ldr	r0, [pc, #96]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d74:	f7f3 fd2e 	bl	80077d4 <HAL_TIM_PWM_Init>
 8013d78:	4603      	mov	r3, r0
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d001      	beq.n	8013d82 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8013d7e:	f000 fe09 	bl	8014994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013d82:	2300      	movs	r3, #0
 8013d84:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013d86:	2300      	movs	r3, #0
 8013d88:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8013d8a:	f107 031c 	add.w	r3, r7, #28
 8013d8e:	4619      	mov	r1, r3
 8013d90:	4810      	ldr	r0, [pc, #64]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013d92:	f7f4 fbfb 	bl	800858c <HAL_TIMEx_MasterConfigSynchronization>
 8013d96:	4603      	mov	r3, r0
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d001      	beq.n	8013da0 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8013d9c:	f000 fdfa 	bl	8014994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8013da0:	2360      	movs	r3, #96	; 0x60
 8013da2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8013da4:	2300      	movs	r3, #0
 8013da6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8013da8:	2300      	movs	r3, #0
 8013daa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8013dac:	2300      	movs	r3, #0
 8013dae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8013db0:	463b      	mov	r3, r7
 8013db2:	220c      	movs	r2, #12
 8013db4:	4619      	mov	r1, r3
 8013db6:	4807      	ldr	r0, [pc, #28]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013db8:	f7f3 fe56 	bl	8007a68 <HAL_TIM_PWM_ConfigChannel>
 8013dbc:	4603      	mov	r3, r0
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d001      	beq.n	8013dc6 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8013dc2:	f000 fde7 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8013dc6:	4803      	ldr	r0, [pc, #12]	; (8013dd4 <MX_TIM5_Init+0xe4>)
 8013dc8:	f001 fd36 	bl	8015838 <HAL_TIM_MspPostInit>

}
 8013dcc:	bf00      	nop
 8013dce:	3738      	adds	r7, #56	; 0x38
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	bd80      	pop	{r7, pc}
 8013dd4:	20010bec 	.word	0x20010bec
 8013dd8:	40000c00 	.word	0x40000c00

08013ddc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8013ddc:	b580      	push	{r7, lr}
 8013dde:	b088      	sub	sp, #32
 8013de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8013de2:	f107 0310 	add.w	r3, r7, #16
 8013de6:	2200      	movs	r2, #0
 8013de8:	601a      	str	r2, [r3, #0]
 8013dea:	605a      	str	r2, [r3, #4]
 8013dec:	609a      	str	r2, [r3, #8]
 8013dee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8013df0:	1d3b      	adds	r3, r7, #4
 8013df2:	2200      	movs	r2, #0
 8013df4:	601a      	str	r2, [r3, #0]
 8013df6:	605a      	str	r2, [r3, #4]
 8013df8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8013dfa:	4b1f      	ldr	r3, [pc, #124]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013dfc:	4a1f      	ldr	r2, [pc, #124]	; (8013e7c <MX_TIM8_Init+0xa0>)
 8013dfe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8013e00:	4b1d      	ldr	r3, [pc, #116]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e02:	2200      	movs	r2, #0
 8013e04:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013e06:	4b1c      	ldr	r3, [pc, #112]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e08:	2200      	movs	r2, #0
 8013e0a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0;
 8013e0c:	4b1a      	ldr	r3, [pc, #104]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e0e:	2200      	movs	r2, #0
 8013e10:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013e12:	4b19      	ldr	r3, [pc, #100]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e14:	2200      	movs	r2, #0
 8013e16:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8013e18:	4b17      	ldr	r3, [pc, #92]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013e1e:	4b16      	ldr	r3, [pc, #88]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e20:	2200      	movs	r2, #0
 8013e22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8013e24:	4814      	ldr	r0, [pc, #80]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e26:	f7f3 fc7f 	bl	8007728 <HAL_TIM_Base_Init>
 8013e2a:	4603      	mov	r3, r0
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d001      	beq.n	8013e34 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8013e30:	f000 fdb0 	bl	8014994 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8013e34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013e38:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8013e3a:	f107 0310 	add.w	r3, r7, #16
 8013e3e:	4619      	mov	r1, r3
 8013e40:	480d      	ldr	r0, [pc, #52]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e42:	f7f3 ff29 	bl	8007c98 <HAL_TIM_ConfigClockSource>
 8013e46:	4603      	mov	r3, r0
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d001      	beq.n	8013e50 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8013e4c:	f000 fda2 	bl	8014994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013e50:	2300      	movs	r3, #0
 8013e52:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8013e54:	2300      	movs	r3, #0
 8013e56:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013e58:	2300      	movs	r3, #0
 8013e5a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8013e5c:	1d3b      	adds	r3, r7, #4
 8013e5e:	4619      	mov	r1, r3
 8013e60:	4805      	ldr	r0, [pc, #20]	; (8013e78 <MX_TIM8_Init+0x9c>)
 8013e62:	f7f4 fb93 	bl	800858c <HAL_TIMEx_MasterConfigSynchronization>
 8013e66:	4603      	mov	r3, r0
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d001      	beq.n	8013e70 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8013e6c:	f000 fd92 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8013e70:	bf00      	nop
 8013e72:	3720      	adds	r7, #32
 8013e74:	46bd      	mov	sp, r7
 8013e76:	bd80      	pop	{r7, pc}
 8013e78:	200109d8 	.word	0x200109d8
 8013e7c:	40010400 	.word	0x40010400

08013e80 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b088      	sub	sp, #32
 8013e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8013e86:	1d3b      	adds	r3, r7, #4
 8013e88:	2200      	movs	r2, #0
 8013e8a:	601a      	str	r2, [r3, #0]
 8013e8c:	605a      	str	r2, [r3, #4]
 8013e8e:	609a      	str	r2, [r3, #8]
 8013e90:	60da      	str	r2, [r3, #12]
 8013e92:	611a      	str	r2, [r3, #16]
 8013e94:	615a      	str	r2, [r3, #20]
 8013e96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8013e98:	4b19      	ldr	r3, [pc, #100]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013e9a:	4a1a      	ldr	r2, [pc, #104]	; (8013f04 <MX_TIM12_Init+0x84>)
 8013e9c:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8013e9e:	4b18      	ldr	r3, [pc, #96]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013ea4:	4b16      	ldr	r3, [pc, #88]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013ea6:	2200      	movs	r2, #0
 8013ea8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 0;
 8013eaa:	4b15      	ldr	r3, [pc, #84]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013eac:	2200      	movs	r2, #0
 8013eae:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8013eb0:	4b13      	ldr	r3, [pc, #76]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013eb2:	2200      	movs	r2, #0
 8013eb4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013eb6:	4b12      	ldr	r3, [pc, #72]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013eb8:	2200      	movs	r2, #0
 8013eba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8013ebc:	4810      	ldr	r0, [pc, #64]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013ebe:	f7f3 fc89 	bl	80077d4 <HAL_TIM_PWM_Init>
 8013ec2:	4603      	mov	r3, r0
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d001      	beq.n	8013ecc <MX_TIM12_Init+0x4c>
  {
    Error_Handler();
 8013ec8:	f000 fd64 	bl	8014994 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8013ecc:	2360      	movs	r3, #96	; 0x60
 8013ece:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8013ed4:	2300      	movs	r3, #0
 8013ed6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8013ed8:	2300      	movs	r3, #0
 8013eda:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013edc:	1d3b      	adds	r3, r7, #4
 8013ede:	2200      	movs	r2, #0
 8013ee0:	4619      	mov	r1, r3
 8013ee2:	4807      	ldr	r0, [pc, #28]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013ee4:	f7f3 fdc0 	bl	8007a68 <HAL_TIM_PWM_ConfigChannel>
 8013ee8:	4603      	mov	r3, r0
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d001      	beq.n	8013ef2 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8013eee:	f000 fd51 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8013ef2:	4803      	ldr	r0, [pc, #12]	; (8013f00 <MX_TIM12_Init+0x80>)
 8013ef4:	f001 fca0 	bl	8015838 <HAL_TIM_MspPostInit>

}
 8013ef8:	bf00      	nop
 8013efa:	3720      	adds	r7, #32
 8013efc:	46bd      	mov	sp, r7
 8013efe:	bd80      	pop	{r7, pc}
 8013f00:	2001188c 	.word	0x2001188c
 8013f04:	40001800 	.word	0x40001800

08013f08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8013f0c:	4b14      	ldr	r3, [pc, #80]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f0e:	4a15      	ldr	r2, [pc, #84]	; (8013f64 <MX_USART1_UART_Init+0x5c>)
 8013f10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8013f12:	4b13      	ldr	r3, [pc, #76]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8013f18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8013f1a:	4b11      	ldr	r3, [pc, #68]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f1c:	2200      	movs	r2, #0
 8013f1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8013f20:	4b0f      	ldr	r3, [pc, #60]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f22:	2200      	movs	r2, #0
 8013f24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8013f26:	4b0e      	ldr	r3, [pc, #56]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f28:	2200      	movs	r2, #0
 8013f2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8013f2c:	4b0c      	ldr	r3, [pc, #48]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f2e:	220c      	movs	r2, #12
 8013f30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8013f32:	4b0b      	ldr	r3, [pc, #44]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f34:	2200      	movs	r2, #0
 8013f36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8013f38:	4b09      	ldr	r3, [pc, #36]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f3a:	2200      	movs	r2, #0
 8013f3c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8013f3e:	4b08      	ldr	r3, [pc, #32]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f40:	2200      	movs	r2, #0
 8013f42:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8013f44:	4b06      	ldr	r3, [pc, #24]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f46:	2200      	movs	r2, #0
 8013f48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8013f4a:	4805      	ldr	r0, [pc, #20]	; (8013f60 <MX_USART1_UART_Init+0x58>)
 8013f4c:	f7f4 fc16 	bl	800877c <HAL_UART_Init>
 8013f50:	4603      	mov	r3, r0
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d001      	beq.n	8013f5a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8013f56:	f000 fd1d 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8013f5a:	bf00      	nop
 8013f5c:	bd80      	pop	{r7, pc}
 8013f5e:	bf00      	nop
 8013f60:	200111b0 	.word	0x200111b0
 8013f64:	40011000 	.word	0x40011000

08013f68 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8013f68:	b580      	push	{r7, lr}
 8013f6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8013f6c:	4b14      	ldr	r3, [pc, #80]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f6e:	4a15      	ldr	r2, [pc, #84]	; (8013fc4 <MX_USART6_UART_Init+0x5c>)
 8013f70:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8013f72:	4b13      	ldr	r3, [pc, #76]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8013f78:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8013f7a:	4b11      	ldr	r3, [pc, #68]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f7c:	2200      	movs	r2, #0
 8013f7e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8013f80:	4b0f      	ldr	r3, [pc, #60]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f82:	2200      	movs	r2, #0
 8013f84:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8013f86:	4b0e      	ldr	r3, [pc, #56]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f88:	2200      	movs	r2, #0
 8013f8a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8013f8c:	4b0c      	ldr	r3, [pc, #48]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f8e:	220c      	movs	r2, #12
 8013f90:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8013f92:	4b0b      	ldr	r3, [pc, #44]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f94:	2200      	movs	r2, #0
 8013f96:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8013f98:	4b09      	ldr	r3, [pc, #36]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013f9a:	2200      	movs	r2, #0
 8013f9c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8013f9e:	4b08      	ldr	r3, [pc, #32]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013fa0:	2200      	movs	r2, #0
 8013fa2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8013fa4:	4b06      	ldr	r3, [pc, #24]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8013faa:	4805      	ldr	r0, [pc, #20]	; (8013fc0 <MX_USART6_UART_Init+0x58>)
 8013fac:	f7f4 fbe6 	bl	800877c <HAL_UART_Init>
 8013fb0:	4603      	mov	r3, r0
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d001      	beq.n	8013fba <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8013fb6:	f000 fced 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8013fba:	bf00      	nop
 8013fbc:	bd80      	pop	{r7, pc}
 8013fbe:	bf00      	nop
 8013fc0:	20011784 	.word	0x20011784
 8013fc4:	40011400 	.word	0x40011400

08013fc8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b082      	sub	sp, #8
 8013fcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8013fce:	4b10      	ldr	r3, [pc, #64]	; (8014010 <MX_DMA_Init+0x48>)
 8013fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013fd2:	4a0f      	ldr	r2, [pc, #60]	; (8014010 <MX_DMA_Init+0x48>)
 8013fd4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8013fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8013fda:	4b0d      	ldr	r3, [pc, #52]	; (8014010 <MX_DMA_Init+0x48>)
 8013fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013fe2:	607b      	str	r3, [r7, #4]
 8013fe4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8013fe6:	2200      	movs	r2, #0
 8013fe8:	2105      	movs	r1, #5
 8013fea:	203b      	movs	r0, #59	; 0x3b
 8013fec:	f7ec fe0a 	bl	8000c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8013ff0:	203b      	movs	r0, #59	; 0x3b
 8013ff2:	f7ec fe23 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8013ff6:	2200      	movs	r2, #0
 8013ff8:	2105      	movs	r1, #5
 8013ffa:	2045      	movs	r0, #69	; 0x45
 8013ffc:	f7ec fe02 	bl	8000c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8014000:	2045      	movs	r0, #69	; 0x45
 8014002:	f7ec fe1b 	bl	8000c3c <HAL_NVIC_EnableIRQ>

}
 8014006:	bf00      	nop
 8014008:	3708      	adds	r7, #8
 801400a:	46bd      	mov	sp, r7
 801400c:	bd80      	pop	{r7, pc}
 801400e:	bf00      	nop
 8014010:	40023800 	.word	0x40023800

08014014 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8014014:	b580      	push	{r7, lr}
 8014016:	b088      	sub	sp, #32
 8014018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 801401a:	1d3b      	adds	r3, r7, #4
 801401c:	2200      	movs	r2, #0
 801401e:	601a      	str	r2, [r3, #0]
 8014020:	605a      	str	r2, [r3, #4]
 8014022:	609a      	str	r2, [r3, #8]
 8014024:	60da      	str	r2, [r3, #12]
 8014026:	611a      	str	r2, [r3, #16]
 8014028:	615a      	str	r2, [r3, #20]
 801402a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 801402c:	4b1f      	ldr	r3, [pc, #124]	; (80140ac <MX_FMC_Init+0x98>)
 801402e:	4a20      	ldr	r2, [pc, #128]	; (80140b0 <MX_FMC_Init+0x9c>)
 8014030:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8014032:	4b1e      	ldr	r3, [pc, #120]	; (80140ac <MX_FMC_Init+0x98>)
 8014034:	2200      	movs	r2, #0
 8014036:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8014038:	4b1c      	ldr	r3, [pc, #112]	; (80140ac <MX_FMC_Init+0x98>)
 801403a:	2200      	movs	r2, #0
 801403c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 801403e:	4b1b      	ldr	r3, [pc, #108]	; (80140ac <MX_FMC_Init+0x98>)
 8014040:	2204      	movs	r2, #4
 8014042:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8014044:	4b19      	ldr	r3, [pc, #100]	; (80140ac <MX_FMC_Init+0x98>)
 8014046:	2210      	movs	r2, #16
 8014048:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 801404a:	4b18      	ldr	r3, [pc, #96]	; (80140ac <MX_FMC_Init+0x98>)
 801404c:	2240      	movs	r2, #64	; 0x40
 801404e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8014050:	4b16      	ldr	r3, [pc, #88]	; (80140ac <MX_FMC_Init+0x98>)
 8014052:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8014056:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8014058:	4b14      	ldr	r3, [pc, #80]	; (80140ac <MX_FMC_Init+0x98>)
 801405a:	2200      	movs	r2, #0
 801405c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 801405e:	4b13      	ldr	r3, [pc, #76]	; (80140ac <MX_FMC_Init+0x98>)
 8014060:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014064:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8014066:	4b11      	ldr	r3, [pc, #68]	; (80140ac <MX_FMC_Init+0x98>)
 8014068:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801406c:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 801406e:	4b0f      	ldr	r3, [pc, #60]	; (80140ac <MX_FMC_Init+0x98>)
 8014070:	2200      	movs	r2, #0
 8014072:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8014074:	2302      	movs	r3, #2
 8014076:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8014078:	2307      	movs	r3, #7
 801407a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 801407c:	2304      	movs	r3, #4
 801407e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8014080:	2307      	movs	r3, #7
 8014082:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8014084:	2303      	movs	r3, #3
 8014086:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8014088:	2302      	movs	r3, #2
 801408a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 801408c:	2302      	movs	r3, #2
 801408e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8014090:	1d3b      	adds	r3, r7, #4
 8014092:	4619      	mov	r1, r3
 8014094:	4805      	ldr	r0, [pc, #20]	; (80140ac <MX_FMC_Init+0x98>)
 8014096:	f7f3 fab7 	bl	8007608 <HAL_SDRAM_Init>
 801409a:	4603      	mov	r3, r0
 801409c:	2b00      	cmp	r3, #0
 801409e:	d001      	beq.n	80140a4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80140a0:	f000 fc78 	bl	8014994 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80140a4:	bf00      	nop
 80140a6:	3720      	adds	r7, #32
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bd80      	pop	{r7, pc}
 80140ac:	200118cc 	.word	0x200118cc
 80140b0:	a0000140 	.word	0xa0000140

080140b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80140b4:	b580      	push	{r7, lr}
 80140b6:	b090      	sub	sp, #64	; 0x40
 80140b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80140ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80140be:	2200      	movs	r2, #0
 80140c0:	601a      	str	r2, [r3, #0]
 80140c2:	605a      	str	r2, [r3, #4]
 80140c4:	609a      	str	r2, [r3, #8]
 80140c6:	60da      	str	r2, [r3, #12]
 80140c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80140ca:	4baf      	ldr	r3, [pc, #700]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140ce:	4aae      	ldr	r2, [pc, #696]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140d0:	f043 0310 	orr.w	r3, r3, #16
 80140d4:	6313      	str	r3, [r2, #48]	; 0x30
 80140d6:	4bac      	ldr	r3, [pc, #688]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140da:	f003 0310 	and.w	r3, r3, #16
 80140de:	62bb      	str	r3, [r7, #40]	; 0x28
 80140e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80140e2:	4ba9      	ldr	r3, [pc, #676]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140e6:	4aa8      	ldr	r2, [pc, #672]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80140ec:	6313      	str	r3, [r2, #48]	; 0x30
 80140ee:	4ba6      	ldr	r3, [pc, #664]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80140f6:	627b      	str	r3, [r7, #36]	; 0x24
 80140f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80140fa:	4ba3      	ldr	r3, [pc, #652]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80140fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140fe:	4aa2      	ldr	r2, [pc, #648]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014100:	f043 0302 	orr.w	r3, r3, #2
 8014104:	6313      	str	r3, [r2, #48]	; 0x30
 8014106:	4ba0      	ldr	r3, [pc, #640]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801410a:	f003 0302 	and.w	r3, r3, #2
 801410e:	623b      	str	r3, [r7, #32]
 8014110:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8014112:	4b9d      	ldr	r3, [pc, #628]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014116:	4a9c      	ldr	r2, [pc, #624]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014118:	f043 0308 	orr.w	r3, r3, #8
 801411c:	6313      	str	r3, [r2, #48]	; 0x30
 801411e:	4b9a      	ldr	r3, [pc, #616]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014122:	f003 0308 	and.w	r3, r3, #8
 8014126:	61fb      	str	r3, [r7, #28]
 8014128:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801412a:	4b97      	ldr	r3, [pc, #604]	; (8014388 <MX_GPIO_Init+0x2d4>)
 801412c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801412e:	4a96      	ldr	r2, [pc, #600]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014130:	f043 0304 	orr.w	r3, r3, #4
 8014134:	6313      	str	r3, [r2, #48]	; 0x30
 8014136:	4b94      	ldr	r3, [pc, #592]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801413a:	f003 0304 	and.w	r3, r3, #4
 801413e:	61bb      	str	r3, [r7, #24]
 8014140:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8014142:	4b91      	ldr	r3, [pc, #580]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014146:	4a90      	ldr	r2, [pc, #576]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014148:	f043 0301 	orr.w	r3, r3, #1
 801414c:	6313      	str	r3, [r2, #48]	; 0x30
 801414e:	4b8e      	ldr	r3, [pc, #568]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014152:	f003 0301 	and.w	r3, r3, #1
 8014156:	617b      	str	r3, [r7, #20]
 8014158:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 801415a:	4b8b      	ldr	r3, [pc, #556]	; (8014388 <MX_GPIO_Init+0x2d4>)
 801415c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801415e:	4a8a      	ldr	r2, [pc, #552]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014160:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8014164:	6313      	str	r3, [r2, #48]	; 0x30
 8014166:	4b88      	ldr	r3, [pc, #544]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801416a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801416e:	613b      	str	r3, [r7, #16]
 8014170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8014172:	4b85      	ldr	r3, [pc, #532]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014176:	4a84      	ldr	r2, [pc, #528]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801417c:	6313      	str	r3, [r2, #48]	; 0x30
 801417e:	4b82      	ldr	r3, [pc, #520]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014186:	60fb      	str	r3, [r7, #12]
 8014188:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 801418a:	4b7f      	ldr	r3, [pc, #508]	; (8014388 <MX_GPIO_Init+0x2d4>)
 801418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801418e:	4a7e      	ldr	r2, [pc, #504]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014190:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8014194:	6313      	str	r3, [r2, #48]	; 0x30
 8014196:	4b7c      	ldr	r3, [pc, #496]	; (8014388 <MX_GPIO_Init+0x2d4>)
 8014198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801419a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801419e:	60bb      	str	r3, [r7, #8]
 80141a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80141a2:	4b79      	ldr	r3, [pc, #484]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80141a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141a6:	4a78      	ldr	r2, [pc, #480]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80141a8:	f043 0320 	orr.w	r3, r3, #32
 80141ac:	6313      	str	r3, [r2, #48]	; 0x30
 80141ae:	4b76      	ldr	r3, [pc, #472]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80141b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141b2:	f003 0320 	and.w	r3, r3, #32
 80141b6:	607b      	str	r3, [r7, #4]
 80141b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80141ba:	4b73      	ldr	r3, [pc, #460]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80141bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141be:	4a72      	ldr	r2, [pc, #456]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80141c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80141c4:	6313      	str	r3, [r2, #48]	; 0x30
 80141c6:	4b70      	ldr	r3, [pc, #448]	; (8014388 <MX_GPIO_Init+0x2d4>)
 80141c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80141ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80141ce:	603b      	str	r3, [r7, #0]
 80141d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80141d2:	2201      	movs	r2, #1
 80141d4:	2120      	movs	r1, #32
 80141d6:	486d      	ldr	r0, [pc, #436]	; (801438c <MX_GPIO_Init+0x2d8>)
 80141d8:	f7ed fdec 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1, GPIO_PIN_RESET);
 80141dc:	2200      	movs	r2, #0
 80141de:	210e      	movs	r1, #14
 80141e0:	486b      	ldr	r0, [pc, #428]	; (8014390 <MX_GPIO_Init+0x2dc>)
 80141e2:	f7ed fde7 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80141e6:	2201      	movs	r2, #1
 80141e8:	2108      	movs	r1, #8
 80141ea:	486a      	ldr	r0, [pc, #424]	; (8014394 <MX_GPIO_Init+0x2e0>)
 80141ec:	f7ed fde2 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80141f0:	2201      	movs	r2, #1
 80141f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80141f6:	4866      	ldr	r0, [pc, #408]	; (8014390 <MX_GPIO_Init+0x2dc>)
 80141f8:	f7ed fddc 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80141fc:	2200      	movs	r2, #0
 80141fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8014202:	4865      	ldr	r0, [pc, #404]	; (8014398 <MX_GPIO_Init+0x2e4>)
 8014204:	f7ed fdd6 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8014208:	2200      	movs	r2, #0
 801420a:	21c8      	movs	r1, #200	; 0xc8
 801420c:	4863      	ldr	r0, [pc, #396]	; (801439c <MX_GPIO_Init+0x2e8>)
 801420e:	f7ed fdd1 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8014212:	2308      	movs	r3, #8
 8014214:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014216:	2300      	movs	r3, #0
 8014218:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801421a:	2300      	movs	r3, #0
 801421c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 801421e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014222:	4619      	mov	r1, r3
 8014224:	485e      	ldr	r0, [pc, #376]	; (80143a0 <MX_GPIO_Init+0x2ec>)
 8014226:	f7ed fc03 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 801422a:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 801422e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014230:	2302      	movs	r3, #2
 8014232:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014234:	2300      	movs	r3, #0
 8014236:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014238:	2303      	movs	r3, #3
 801423a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801423c:	230b      	movs	r3, #11
 801423e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8014240:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014244:	4619      	mov	r1, r3
 8014246:	4855      	ldr	r0, [pc, #340]	; (801439c <MX_GPIO_Init+0x2e8>)
 8014248:	f7ed fbf2 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin 
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin 
 801424c:	f643 4323 	movw	r3, #15395	; 0x3c23
 8014250:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014252:	2302      	movs	r3, #2
 8014254:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014256:	2300      	movs	r3, #0
 8014258:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801425a:	2303      	movs	r3, #3
 801425c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 801425e:	230a      	movs	r3, #10
 8014260:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8014262:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014266:	4619      	mov	r1, r3
 8014268:	484e      	ldr	r0, [pc, #312]	; (80143a4 <MX_GPIO_Init+0x2f0>)
 801426a:	f7ed fbe1 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 801426e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8014272:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014274:	2300      	movs	r3, #0
 8014276:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014278:	2300      	movs	r3, #0
 801427a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 801427c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014280:	4619      	mov	r1, r3
 8014282:	4849      	ldr	r0, [pc, #292]	; (80143a8 <MX_GPIO_Init+0x2f4>)
 8014284:	f7ed fbd4 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8014288:	2340      	movs	r3, #64	; 0x40
 801428a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 801428c:	4b47      	ldr	r3, [pc, #284]	; (80143ac <MX_GPIO_Init+0x2f8>)
 801428e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014290:	2300      	movs	r3, #0
 8014292:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8014294:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014298:	4619      	mov	r1, r3
 801429a:	483c      	ldr	r0, [pc, #240]	; (801438c <MX_GPIO_Init+0x2d8>)
 801429c:	f7ed fbc8 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80142a0:	2320      	movs	r3, #32
 80142a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80142a4:	2301      	movs	r3, #1
 80142a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80142a8:	2300      	movs	r3, #0
 80142aa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80142ac:	2300      	movs	r3, #0
 80142ae:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80142b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80142b4:	4619      	mov	r1, r3
 80142b6:	4835      	ldr	r0, [pc, #212]	; (801438c <MX_GPIO_Init+0x2d8>)
 80142b8:	f7ed fbba 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 80142bc:	f241 030e 	movw	r3, #4110	; 0x100e
 80142c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80142c2:	2301      	movs	r3, #1
 80142c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80142c6:	2300      	movs	r3, #0
 80142c8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80142ca:	2300      	movs	r3, #0
 80142cc:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80142ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80142d2:	4619      	mov	r1, r3
 80142d4:	482e      	ldr	r0, [pc, #184]	; (8014390 <MX_GPIO_Init+0x2dc>)
 80142d6:	f7ed fbab 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80142da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80142de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80142e0:	2300      	movs	r3, #0
 80142e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80142e4:	2300      	movs	r3, #0
 80142e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80142e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80142ec:	4619      	mov	r1, r3
 80142ee:	4830      	ldr	r0, [pc, #192]	; (80143b0 <MX_GPIO_Init+0x2fc>)
 80142f0:	f7ed fb9e 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80142f4:	2308      	movs	r3, #8
 80142f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80142f8:	2301      	movs	r3, #1
 80142fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80142fc:	2300      	movs	r3, #0
 80142fe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014300:	2300      	movs	r3, #0
 8014302:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8014304:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014308:	4619      	mov	r1, r3
 801430a:	4822      	ldr	r0, [pc, #136]	; (8014394 <MX_GPIO_Init+0x2e0>)
 801430c:	f7ed fb90 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8014310:	2310      	movs	r3, #16
 8014312:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014314:	2300      	movs	r3, #0
 8014316:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014318:	2300      	movs	r3, #0
 801431a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 801431c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014320:	4619      	mov	r1, r3
 8014322:	481a      	ldr	r0, [pc, #104]	; (801438c <MX_GPIO_Init+0x2d8>)
 8014324:	f7ed fb84 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8014328:	f248 0304 	movw	r3, #32772	; 0x8004
 801432c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801432e:	2300      	movs	r3, #0
 8014330:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014332:	2300      	movs	r3, #0
 8014334:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8014336:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801433a:	4619      	mov	r1, r3
 801433c:	4816      	ldr	r0, [pc, #88]	; (8014398 <MX_GPIO_Init+0x2e4>)
 801433e:	f7ed fb77 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8014342:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8014346:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8014348:	2301      	movs	r3, #1
 801434a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801434c:	2300      	movs	r3, #0
 801434e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014350:	2300      	movs	r3, #0
 8014352:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8014354:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014358:	4619      	mov	r1, r3
 801435a:	480f      	ldr	r0, [pc, #60]	; (8014398 <MX_GPIO_Init+0x2e4>)
 801435c:	f7ed fb68 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8014360:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014364:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8014366:	4b13      	ldr	r3, [pc, #76]	; (80143b4 <MX_GPIO_Init+0x300>)
 8014368:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801436a:	2300      	movs	r3, #0
 801436c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 801436e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014372:	4619      	mov	r1, r3
 8014374:	4806      	ldr	r0, [pc, #24]	; (8014390 <MX_GPIO_Init+0x2dc>)
 8014376:	f7ed fb5b 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 801437a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801437e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8014380:	4b0a      	ldr	r3, [pc, #40]	; (80143ac <MX_GPIO_Init+0x2f8>)
 8014382:	633b      	str	r3, [r7, #48]	; 0x30
 8014384:	e018      	b.n	80143b8 <MX_GPIO_Init+0x304>
 8014386:	bf00      	nop
 8014388:	40023800 	.word	0x40023800
 801438c:	40020c00 	.word	0x40020c00
 8014390:	40022000 	.word	0x40022000
 8014394:	40022800 	.word	0x40022800
 8014398:	40021c00 	.word	0x40021c00
 801439c:	40021800 	.word	0x40021800
 80143a0:	40021000 	.word	0x40021000
 80143a4:	40020400 	.word	0x40020400
 80143a8:	40022400 	.word	0x40022400
 80143ac:	10120000 	.word	0x10120000
 80143b0:	40020800 	.word	0x40020800
 80143b4:	10110000 	.word	0x10110000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80143b8:	2300      	movs	r3, #0
 80143ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80143bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80143c0:	4619      	mov	r1, r3
 80143c2:	4845      	ldr	r0, [pc, #276]	; (80144d8 <MX_GPIO_Init+0x424>)
 80143c4:	f7ed fb34 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80143c8:	2310      	movs	r3, #16
 80143ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80143cc:	2302      	movs	r3, #2
 80143ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80143d0:	2300      	movs	r3, #0
 80143d2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80143d4:	2303      	movs	r3, #3
 80143d6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80143d8:	230a      	movs	r3, #10
 80143da:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80143dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80143e0:	4619      	mov	r1, r3
 80143e2:	483e      	ldr	r0, [pc, #248]	; (80144dc <MX_GPIO_Init+0x428>)
 80143e4:	f7ed fb24 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80143e8:	23c8      	movs	r3, #200	; 0xc8
 80143ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80143ec:	2301      	movs	r3, #1
 80143ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80143f0:	2300      	movs	r3, #0
 80143f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80143f4:	2300      	movs	r3, #0
 80143f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80143f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80143fc:	4619      	mov	r1, r3
 80143fe:	4838      	ldr	r0, [pc, #224]	; (80144e0 <MX_GPIO_Init+0x42c>)
 8014400:	f7ed fb16 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8014404:	2305      	movs	r3, #5
 8014406:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014408:	2302      	movs	r3, #2
 801440a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801440c:	2300      	movs	r3, #0
 801440e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014410:	2303      	movs	r3, #3
 8014412:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8014414:	230a      	movs	r3, #10
 8014416:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8014418:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801441c:	4619      	mov	r1, r3
 801441e:	4831      	ldr	r0, [pc, #196]	; (80144e4 <MX_GPIO_Init+0x430>)
 8014420:	f7ed fb06 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8014424:	2332      	movs	r3, #50	; 0x32
 8014426:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014428:	2302      	movs	r3, #2
 801442a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801442c:	2300      	movs	r3, #0
 801442e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014430:	2303      	movs	r3, #3
 8014432:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8014434:	230b      	movs	r3, #11
 8014436:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8014438:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801443c:	4619      	mov	r1, r3
 801443e:	4829      	ldr	r0, [pc, #164]	; (80144e4 <MX_GPIO_Init+0x430>)
 8014440:	f7ed faf6 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8014444:	2304      	movs	r3, #4
 8014446:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014448:	2300      	movs	r3, #0
 801444a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801444c:	2300      	movs	r3, #0
 801444e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8014450:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014454:	4619      	mov	r1, r3
 8014456:	4822      	ldr	r0, [pc, #136]	; (80144e0 <MX_GPIO_Init+0x42c>)
 8014458:	f7ed faea 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 801445c:	2386      	movs	r3, #134	; 0x86
 801445e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014460:	2302      	movs	r3, #2
 8014462:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014464:	2300      	movs	r3, #0
 8014466:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014468:	2303      	movs	r3, #3
 801446a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801446c:	230b      	movs	r3, #11
 801446e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014470:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014474:	4619      	mov	r1, r3
 8014476:	481c      	ldr	r0, [pc, #112]	; (80144e8 <MX_GPIO_Init+0x434>)
 8014478:	f7ed fada 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 801447c:	2328      	movs	r3, #40	; 0x28
 801447e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014480:	2302      	movs	r3, #2
 8014482:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014484:	2300      	movs	r3, #0
 8014486:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014488:	2303      	movs	r3, #3
 801448a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 801448c:	230a      	movs	r3, #10
 801448e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014490:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014494:	4619      	mov	r1, r3
 8014496:	4814      	ldr	r0, [pc, #80]	; (80144e8 <MX_GPIO_Init+0x434>)
 8014498:	f7ed faca 	bl	8001a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 801449c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80144a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80144a2:	2302      	movs	r3, #2
 80144a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80144a6:	2300      	movs	r3, #0
 80144a8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80144aa:	2300      	movs	r3, #0
 80144ac:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80144ae:	2305      	movs	r3, #5
 80144b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80144b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80144b6:	4619      	mov	r1, r3
 80144b8:	480c      	ldr	r0, [pc, #48]	; (80144ec <MX_GPIO_Init+0x438>)
 80144ba:	f7ed fab9 	bl	8001a30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80144be:	2200      	movs	r2, #0
 80144c0:	2105      	movs	r1, #5
 80144c2:	2028      	movs	r0, #40	; 0x28
 80144c4:	f7ec fb9e 	bl	8000c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80144c8:	2028      	movs	r0, #40	; 0x28
 80144ca:	f7ec fbb7 	bl	8000c3c <HAL_NVIC_EnableIRQ>

}
 80144ce:	bf00      	nop
 80144d0:	3740      	adds	r7, #64	; 0x40
 80144d2:	46bd      	mov	sp, r7
 80144d4:	bd80      	pop	{r7, pc}
 80144d6:	bf00      	nop
 80144d8:	40022000 	.word	0x40022000
 80144dc:	40021c00 	.word	0x40021c00
 80144e0:	40021800 	.word	0x40021800
 80144e4:	40020800 	.word	0x40020800
 80144e8:	40020000 	.word	0x40020000
 80144ec:	40020400 	.word	0x40020400

080144f0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	b082      	sub	sp, #8
 80144f4:	af00      	add	r7, sp, #0
 80144f6:	4603      	mov	r3, r0
 80144f8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_11){
 80144fa:	88fb      	ldrh	r3, [r7, #6]
 80144fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8014500:	d108      	bne.n	8014514 <HAL_GPIO_EXTI_Callback+0x24>
		b1PushCounter = B1SWITCH_SLICE_PUSH_TIME;
 8014502:	4b06      	ldr	r3, [pc, #24]	; (801451c <HAL_GPIO_EXTI_Callback+0x2c>)
 8014504:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8014508:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 801450a:	2200      	movs	r2, #0
 801450c:	2102      	movs	r1, #2
 801450e:	4804      	ldr	r0, [pc, #16]	; (8014520 <HAL_GPIO_EXTI_Callback+0x30>)
 8014510:	f7ed fc50 	bl	8001db4 <HAL_GPIO_WritePin>
	}
}
 8014514:	bf00      	nop
 8014516:	3708      	adds	r7, #8
 8014518:	46bd      	mov	sp, r7
 801451a:	bd80      	pop	{r7, pc}
 801451c:	20011900 	.word	0x20011900
 8014520:	40022000 	.word	0x40022000

08014524 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8014524:	b580      	push	{r7, lr}
 8014526:	b084      	sub	sp, #16
 8014528:	af00      	add	r7, sp, #0
 801452a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef retStatus;
	uint8_t buffSelChange;

	if(huart == &huart6)
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	4a2f      	ldr	r2, [pc, #188]	; (80145ec <HAL_UART_RxCpltCallback+0xc8>)
 8014530:	4293      	cmp	r3, r2
 8014532:	d156      	bne.n	80145e2 <HAL_UART_RxCpltCallback+0xbe>
	{
		HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 8014534:	2200      	movs	r2, #0
 8014536:	2102      	movs	r1, #2
 8014538:	482d      	ldr	r0, [pc, #180]	; (80145f0 <HAL_UART_RxCpltCallback+0xcc>)
 801453a:	f7ed fc3b 	bl	8001db4 <HAL_GPIO_WritePin>

		buffSelChange = 0;
 801453e:	2300      	movs	r3, #0
 8014540:	73fb      	strb	r3, [r7, #15]
		workBuffer[dataIdx] = *(huart6.pRxBuffPtr - 1);
 8014542:	4b2a      	ldr	r3, [pc, #168]	; (80145ec <HAL_UART_RxCpltCallback+0xc8>)
 8014544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014546:	4a2b      	ldr	r2, [pc, #172]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 8014548:	8812      	ldrh	r2, [r2, #0]
 801454a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801454e:	4b2a      	ldr	r3, [pc, #168]	; (80145f8 <HAL_UART_RxCpltCallback+0xd4>)
 8014550:	5499      	strb	r1, [r3, r2]
		if(workBuffer[dataIdx++] != ';')
 8014552:	4b28      	ldr	r3, [pc, #160]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 8014554:	881b      	ldrh	r3, [r3, #0]
 8014556:	1c5a      	adds	r2, r3, #1
 8014558:	b291      	uxth	r1, r2
 801455a:	4a26      	ldr	r2, [pc, #152]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 801455c:	8011      	strh	r1, [r2, #0]
 801455e:	461a      	mov	r2, r3
 8014560:	4b25      	ldr	r3, [pc, #148]	; (80145f8 <HAL_UART_RxCpltCallback+0xd4>)
 8014562:	5c9b      	ldrb	r3, [r3, r2]
 8014564:	2b3b      	cmp	r3, #59	; 0x3b
 8014566:	d009      	beq.n	801457c <HAL_UART_RxCpltCallback+0x58>
		{
			if((dataIdx % _MAX_SS) == 0)
 8014568:	4b22      	ldr	r3, [pc, #136]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 801456a:	881b      	ldrh	r3, [r3, #0]
 801456c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014570:	b29b      	uxth	r3, r3
 8014572:	2b00      	cmp	r3, #0
 8014574:	d104      	bne.n	8014580 <HAL_UART_RxCpltCallback+0x5c>
			{
				buffSelChange = 1;
 8014576:	2301      	movs	r3, #1
 8014578:	73fb      	strb	r3, [r7, #15]
 801457a:	e001      	b.n	8014580 <HAL_UART_RxCpltCallback+0x5c>
			}
		}
		else
		{
			buffSelChange = 1;
 801457c:	2301      	movs	r3, #1
 801457e:	73fb      	strb	r3, [r7, #15]
		}
		if(buffSelChange)
 8014580:	7bfb      	ldrb	r3, [r7, #15]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d023      	beq.n	80145ce <HAL_UART_RxCpltCallback+0xaa>
		{
			if(dataIdx > _MAX_SS)
 8014586:	4b1b      	ldr	r3, [pc, #108]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 8014588:	881b      	ldrh	r3, [r3, #0]
 801458a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801458e:	d90e      	bls.n	80145ae <HAL_UART_RxCpltCallback+0x8a>
			{
				writeSize = dataIdx - _MAX_SS;
 8014590:	4b18      	ldr	r3, [pc, #96]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 8014592:	881b      	ldrh	r3, [r3, #0]
 8014594:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8014598:	b29a      	uxth	r2, r3
 801459a:	4b18      	ldr	r3, [pc, #96]	; (80145fc <HAL_UART_RxCpltCallback+0xd8>)
 801459c:	801a      	strh	r2, [r3, #0]
				writedataIdx = _MAX_SS;
 801459e:	4b18      	ldr	r3, [pc, #96]	; (8014600 <HAL_UART_RxCpltCallback+0xdc>)
 80145a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80145a4:	801a      	strh	r2, [r3, #0]
				dataIdx = 0;
 80145a6:	4b13      	ldr	r3, [pc, #76]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 80145a8:	2200      	movs	r2, #0
 80145aa:	801a      	strh	r2, [r3, #0]
 80145ac:	e00a      	b.n	80145c4 <HAL_UART_RxCpltCallback+0xa0>
			}
			else
			{
				writeSize = dataIdx;
 80145ae:	4b11      	ldr	r3, [pc, #68]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 80145b0:	881a      	ldrh	r2, [r3, #0]
 80145b2:	4b12      	ldr	r3, [pc, #72]	; (80145fc <HAL_UART_RxCpltCallback+0xd8>)
 80145b4:	801a      	strh	r2, [r3, #0]
				writedataIdx = 0;
 80145b6:	4b12      	ldr	r3, [pc, #72]	; (8014600 <HAL_UART_RxCpltCallback+0xdc>)
 80145b8:	2200      	movs	r2, #0
 80145ba:	801a      	strh	r2, [r3, #0]
				dataIdx = _MAX_SS;
 80145bc:	4b0d      	ldr	r3, [pc, #52]	; (80145f4 <HAL_UART_RxCpltCallback+0xd0>)
 80145be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80145c2:	801a      	strh	r2, [r3, #0]
			}
			osSemaphoreRelease(sdWriteBinarySemHandle);
 80145c4:	4b0f      	ldr	r3, [pc, #60]	; (8014604 <HAL_UART_RxCpltCallback+0xe0>)
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	4618      	mov	r0, r3
 80145ca:	f7fb ff1f 	bl	801040c <osSemaphoreRelease>
		}

		do
		{
			retStatus = HAL_UART_Receive_IT(&huart6, &recvData, 1);
 80145ce:	2201      	movs	r2, #1
 80145d0:	490d      	ldr	r1, [pc, #52]	; (8014608 <HAL_UART_RxCpltCallback+0xe4>)
 80145d2:	4806      	ldr	r0, [pc, #24]	; (80145ec <HAL_UART_RxCpltCallback+0xc8>)
 80145d4:	f7f4 f97c 	bl	80088d0 <HAL_UART_Receive_IT>
 80145d8:	4603      	mov	r3, r0
 80145da:	73bb      	strb	r3, [r7, #14]
		} while(retStatus == HAL_BUSY);
 80145dc:	7bbb      	ldrb	r3, [r7, #14]
 80145de:	2b02      	cmp	r3, #2
 80145e0:	d0f5      	beq.n	80145ce <HAL_UART_RxCpltCallback+0xaa>
	}
}
 80145e2:	bf00      	nop
 80145e4:	3710      	adds	r7, #16
 80145e6:	46bd      	mov	sp, r7
 80145e8:	bd80      	pop	{r7, pc}
 80145ea:	bf00      	nop
 80145ec:	20011784 	.word	0x20011784
 80145f0:	40022000 	.word	0x40022000
 80145f4:	2001196c 	.word	0x2001196c
 80145f8:	20010d18 	.word	0x20010d18
 80145fc:	20011964 	.word	0x20011964
 8014600:	20010984 	.word	0x20010984
 8014604:	20011804 	.word	0x20011804
 8014608:	200114c8 	.word	0x200114c8

0801460c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 801460c:	b580      	push	{r7, lr}
 801460e:	b082      	sub	sp, #8
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
    
    
                 
  /* init code for FATFS */
  MX_FATFS_Init();
 8014614:	f7fe fc66 	bl	8012ee4 <MX_FATFS_Init>

  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8014618:	f001 fca8 	bl	8015f6c <MX_USB_HOST_Init>

  /* USER CODE BEGIN 5 */

  /*## Register the file system object to the FatFs module ##############*/
	if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) != FR_OK)
 801461c:	2200      	movs	r2, #0
 801461e:	4921      	ldr	r1, [pc, #132]	; (80146a4 <StartDefaultTask+0x98>)
 8014620:	4821      	ldr	r0, [pc, #132]	; (80146a8 <StartDefaultTask+0x9c>)
 8014622:	f7fa fb33 	bl	800ec8c <f_mount>
 8014626:	4603      	mov	r3, r0
 8014628:	2b00      	cmp	r3, #0
 801462a:	d002      	beq.n	8014632 <StartDefaultTask+0x26>
	{
	  /* FatFs Initialization Error */
	  Error_Handler();
 801462c:	f000 f9b2 	bl	8014994 <Error_Handler>
 8014630:	e004      	b.n	801463c <StartDefaultTask+0x30>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_SET);
 8014632:	2201      	movs	r2, #1
 8014634:	2102      	movs	r1, #2
 8014636:	481d      	ldr	r0, [pc, #116]	; (80146ac <StartDefaultTask+0xa0>)
 8014638:	f7ed fbbc 	bl	8001db4 <HAL_GPIO_WritePin>
	}

	HAL_UART_Receive_IT(&huart6, &recvData, 1);
 801463c:	2201      	movs	r2, #1
 801463e:	491c      	ldr	r1, [pc, #112]	; (80146b0 <StartDefaultTask+0xa4>)
 8014640:	481c      	ldr	r0, [pc, #112]	; (80146b4 <StartDefaultTask+0xa8>)
 8014642:	f7f4 f945 	bl	80088d0 <HAL_UART_Receive_IT>

  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 8014646:	2001      	movs	r0, #1
 8014648:	f7fb fe59 	bl	80102fe <osDelay>
	  if(b1PushCounter > 0){
 801464c:	4b1a      	ldr	r3, [pc, #104]	; (80146b8 <StartDefaultTask+0xac>)
 801464e:	881b      	ldrh	r3, [r3, #0]
 8014650:	2b00      	cmp	r3, #0
 8014652:	d0f8      	beq.n	8014646 <StartDefaultTask+0x3a>
		  if(--b1PushCounter < (B1SWITCH_SLICE_PUSH_TIME - CHATTERING_REMOVE_TIME))
 8014654:	4b18      	ldr	r3, [pc, #96]	; (80146b8 <StartDefaultTask+0xac>)
 8014656:	881b      	ldrh	r3, [r3, #0]
 8014658:	3b01      	subs	r3, #1
 801465a:	b29a      	uxth	r2, r3
 801465c:	4b16      	ldr	r3, [pc, #88]	; (80146b8 <StartDefaultTask+0xac>)
 801465e:	801a      	strh	r2, [r3, #0]
 8014660:	4b15      	ldr	r3, [pc, #84]	; (80146b8 <StartDefaultTask+0xac>)
 8014662:	881b      	ldrh	r3, [r3, #0]
 8014664:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8014668:	4293      	cmp	r3, r2
 801466a:	d8ec      	bhi.n	8014646 <StartDefaultTask+0x3a>
		  {
			  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET){
 801466c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8014670:	480e      	ldr	r0, [pc, #56]	; (80146ac <StartDefaultTask+0xa0>)
 8014672:	f7ed fb87 	bl	8001d84 <HAL_GPIO_ReadPin>
 8014676:	4603      	mov	r3, r0
 8014678:	2b00      	cmp	r3, #0
 801467a:	d108      	bne.n	801468e <StartDefaultTask+0x82>
//				  if(b1PushCounter < 2000){
//					  osSemaphoreRelease(sdWriteBinarySemHandle);
//				  }
//				  else{
				  osSemaphoreRelease(sdReadBinarySemHandle);
 801467c:	4b0f      	ldr	r3, [pc, #60]	; (80146bc <StartDefaultTask+0xb0>)
 801467e:	681b      	ldr	r3, [r3, #0]
 8014680:	4618      	mov	r0, r3
 8014682:	f7fb fec3 	bl	801040c <osSemaphoreRelease>
//				  }
				  b1PushCounter = 0;
 8014686:	4b0c      	ldr	r3, [pc, #48]	; (80146b8 <StartDefaultTask+0xac>)
 8014688:	2200      	movs	r2, #0
 801468a:	801a      	strh	r2, [r3, #0]
 801468c:	e7db      	b.n	8014646 <StartDefaultTask+0x3a>
			  }
			  else{
				  if(b1PushCounter == 0){
 801468e:	4b0a      	ldr	r3, [pc, #40]	; (80146b8 <StartDefaultTask+0xac>)
 8014690:	881b      	ldrh	r3, [r3, #0]
 8014692:	2b00      	cmp	r3, #0
 8014694:	d1d7      	bne.n	8014646 <StartDefaultTask+0x3a>
					  osSemaphoreRelease(sdFormatBinarySemHandle);
 8014696:	4b0a      	ldr	r3, [pc, #40]	; (80146c0 <StartDefaultTask+0xb4>)
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	4618      	mov	r0, r3
 801469c:	f7fb feb6 	bl	801040c <osSemaphoreRelease>
	  osDelay(1);
 80146a0:	e7d1      	b.n	8014646 <StartDefaultTask+0x3a>
 80146a2:	bf00      	nop
 80146a4:	20010498 	.word	0x20010498
 80146a8:	20011250 	.word	0x20011250
 80146ac:	40022000 	.word	0x40022000
 80146b0:	200114c8 	.word	0x200114c8
 80146b4:	20011784 	.word	0x20011784
 80146b8:	20011900 	.word	0x20011900
 80146bc:	20011808 	.word	0x20011808
 80146c0:	20011968 	.word	0x20011968

080146c4 <StartSdReadTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdReadTask */
void StartSdReadTask(void const * argument)
{
 80146c4:	b580      	push	{r7, lr}
 80146c6:	b086      	sub	sp, #24
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	6078      	str	r0, [r7, #4]
  uint16_t readDataIdx;
  uint16_t buffIdx;
  uint16_t sendBuffIdx;
  HAL_StatusTypeDef status;

  osSemaphoreWait(sdReadBinarySemHandle, 0);
 80146cc:	4b41      	ldr	r3, [pc, #260]	; (80147d4 <StartSdReadTask+0x110>)
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	2100      	movs	r1, #0
 80146d2:	4618      	mov	r0, r3
 80146d4:	f7fb fe4c 	bl	8010370 <osSemaphoreWait>

  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(sdReadBinarySemHandle, osWaitForever);
 80146d8:	4b3e      	ldr	r3, [pc, #248]	; (80147d4 <StartSdReadTask+0x110>)
 80146da:	681b      	ldr	r3, [r3, #0]
 80146dc:	f04f 31ff 	mov.w	r1, #4294967295
 80146e0:	4618      	mov	r0, r3
 80146e2:	f7fb fe45 	bl	8010370 <osSemaphoreWait>

	  /*## Open the text file object with read access ###############*/
	  if(f_open(&MyFile, "STM32.TXT", FA_READ) != FR_OK)
 80146e6:	2201      	movs	r2, #1
 80146e8:	493b      	ldr	r1, [pc, #236]	; (80147d8 <StartSdReadTask+0x114>)
 80146ea:	483c      	ldr	r0, [pc, #240]	; (80147dc <StartSdReadTask+0x118>)
 80146ec:	f7fa fb32 	bl	800ed54 <f_open>
 80146f0:	4603      	mov	r3, r0
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d002      	beq.n	80146fc <StartSdReadTask+0x38>
	  {
		  /* 'STM32.TXT' file Open for read Error */
		  Error_Handler();
 80146f6:	f000 f94d 	bl	8014994 <Error_Handler>
 80146fa:	e066      	b.n	80147ca <StartSdReadTask+0x106>
	  }
	  else
	  {
		  /*## Read data from the text file ###########################*/
		  fileSize = MyFile.obj.objsize;
 80146fc:	4b37      	ldr	r3, [pc, #220]	; (80147dc <StartSdReadTask+0x118>)
 80146fe:	68db      	ldr	r3, [r3, #12]
 8014700:	823b      	strh	r3, [r7, #16]
		  readDataIdx = 0;
 8014702:	2300      	movs	r3, #0
 8014704:	82fb      	strh	r3, [r7, #22]
		  buffIdx = 0;
 8014706:	2300      	movs	r3, #0
 8014708:	82bb      	strh	r3, [r7, #20]
		  tickRec[3] = HAL_GetTick();
 801470a:	f7eb ff23 	bl	8000554 <HAL_GetTick>
 801470e:	4602      	mov	r2, r0
 8014710:	4b33      	ldr	r3, [pc, #204]	; (80147e0 <StartSdReadTask+0x11c>)
 8014712:	60da      	str	r2, [r3, #12]
		  do
		  {
			  readSize = ((fileSize - readDataIdx) > _MAX_SS)? _MAX_SS: fileSize - readDataIdx;
 8014714:	8a3a      	ldrh	r2, [r7, #16]
 8014716:	8afb      	ldrh	r3, [r7, #22]
 8014718:	1ad3      	subs	r3, r2, r3
 801471a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801471e:	bfa8      	it	ge
 8014720:	f44f 7300 	movge.w	r3, #512	; 0x200
 8014724:	81fb      	strh	r3, [r7, #14]
			  tickRec[5] = HAL_GetTick();
 8014726:	f7eb ff15 	bl	8000554 <HAL_GetTick>
 801472a:	4602      	mov	r2, r0
 801472c:	4b2c      	ldr	r3, [pc, #176]	; (80147e0 <StartSdReadTask+0x11c>)
 801472e:	615a      	str	r2, [r3, #20]
			  res = f_read(&MyFile, &workBuffer[buffIdx], readSize, (UINT*)&bytesread);
 8014730:	8abb      	ldrh	r3, [r7, #20]
 8014732:	4a2c      	ldr	r2, [pc, #176]	; (80147e4 <StartSdReadTask+0x120>)
 8014734:	1899      	adds	r1, r3, r2
 8014736:	89fa      	ldrh	r2, [r7, #14]
 8014738:	f107 0308 	add.w	r3, r7, #8
 801473c:	4827      	ldr	r0, [pc, #156]	; (80147dc <StartSdReadTask+0x118>)
 801473e:	f7fa fcce 	bl	800f0de <f_read>
 8014742:	4603      	mov	r3, r0
 8014744:	737b      	strb	r3, [r7, #13]
			  tickRec[6] = HAL_GetTick();
 8014746:	f7eb ff05 	bl	8000554 <HAL_GetTick>
 801474a:	4602      	mov	r2, r0
 801474c:	4b24      	ldr	r3, [pc, #144]	; (80147e0 <StartSdReadTask+0x11c>)
 801474e:	619a      	str	r2, [r3, #24]
			  if((bytesread == 0) || (res != FR_OK))
 8014750:	68bb      	ldr	r3, [r7, #8]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d002      	beq.n	801475c <StartSdReadTask+0x98>
 8014756:	7b7b      	ldrb	r3, [r7, #13]
 8014758:	2b00      	cmp	r3, #0
 801475a:	d001      	beq.n	8014760 <StartSdReadTask+0x9c>
			  {
				/* 'STM32.TXT' file Read or EOF Error */
				Error_Handler();
 801475c:	f000 f91a 	bl	8014994 <Error_Handler>
			  }
			  else
			  {

			  }
			  buffIdx += readSize;
 8014760:	8aba      	ldrh	r2, [r7, #20]
 8014762:	89fb      	ldrh	r3, [r7, #14]
 8014764:	4413      	add	r3, r2
 8014766:	82bb      	strh	r3, [r7, #20]
			  if(buffIdx > _MAX_SS)
 8014768:	8abb      	ldrh	r3, [r7, #20]
 801476a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801476e:	d905      	bls.n	801477c <StartSdReadTask+0xb8>
			  {
				  buffIdx = 0;
 8014770:	2300      	movs	r3, #0
 8014772:	82bb      	strh	r3, [r7, #20]
				  sendBuffIdx = _MAX_SS;
 8014774:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014778:	827b      	strh	r3, [r7, #18]
 801477a:	e004      	b.n	8014786 <StartSdReadTask+0xc2>
			  }
			  else
			  {
				  buffIdx = _MAX_SS;
 801477c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014780:	82bb      	strh	r3, [r7, #20]
				  sendBuffIdx = 0;
 8014782:	2300      	movs	r3, #0
 8014784:	827b      	strh	r3, [r7, #18]
			  }
			  do
			  {
			  	  status = HAL_UART_Transmit_IT(&huart6, &workBuffer[sendBuffIdx], readSize);
 8014786:	8a7b      	ldrh	r3, [r7, #18]
 8014788:	4a16      	ldr	r2, [pc, #88]	; (80147e4 <StartSdReadTask+0x120>)
 801478a:	4413      	add	r3, r2
 801478c:	89fa      	ldrh	r2, [r7, #14]
 801478e:	4619      	mov	r1, r3
 8014790:	4815      	ldr	r0, [pc, #84]	; (80147e8 <StartSdReadTask+0x124>)
 8014792:	f7f4 f841 	bl	8008818 <HAL_UART_Transmit_IT>
 8014796:	4603      	mov	r3, r0
 8014798:	733b      	strb	r3, [r7, #12]
			  } while(status == HAL_BUSY);
 801479a:	7b3b      	ldrb	r3, [r7, #12]
 801479c:	2b02      	cmp	r3, #2
 801479e:	d0f2      	beq.n	8014786 <StartSdReadTask+0xc2>
			  readDataIdx += readSize;
 80147a0:	8afa      	ldrh	r2, [r7, #22]
 80147a2:	89fb      	ldrh	r3, [r7, #14]
 80147a4:	4413      	add	r3, r2
 80147a6:	82fb      	strh	r3, [r7, #22]
		  } while(readDataIdx < fileSize);
 80147a8:	8afa      	ldrh	r2, [r7, #22]
 80147aa:	8a3b      	ldrh	r3, [r7, #16]
 80147ac:	429a      	cmp	r2, r3
 80147ae:	d3b1      	bcc.n	8014714 <StartSdReadTask+0x50>
		  tickRec[4] = HAL_GetTick();
 80147b0:	f7eb fed0 	bl	8000554 <HAL_GetTick>
 80147b4:	4602      	mov	r2, r0
 80147b6:	4b0a      	ldr	r3, [pc, #40]	; (80147e0 <StartSdReadTask+0x11c>)
 80147b8:	611a      	str	r2, [r3, #16]
		  /*## Close the open text file #############################*/
		  f_close(&MyFile);
 80147ba:	4808      	ldr	r0, [pc, #32]	; (80147dc <StartSdReadTask+0x118>)
 80147bc:	f7fb f82a 	bl	800f814 <f_close>
		  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_SET);
 80147c0:	2201      	movs	r2, #1
 80147c2:	2102      	movs	r1, #2
 80147c4:	4809      	ldr	r0, [pc, #36]	; (80147ec <StartSdReadTask+0x128>)
 80147c6:	f7ed faf5 	bl	8001db4 <HAL_GPIO_WritePin>
	  }
	  osDelay(1);
 80147ca:	2001      	movs	r0, #1
 80147cc:	f7fb fd97 	bl	80102fe <osDelay>
	  osSemaphoreWait(sdReadBinarySemHandle, osWaitForever);
 80147d0:	e782      	b.n	80146d8 <StartSdReadTask+0x14>
 80147d2:	bf00      	nop
 80147d4:	20011808 	.word	0x20011808
 80147d8:	08016940 	.word	0x08016940
 80147dc:	200114cc 	.word	0x200114cc
 80147e0:	2001175c 	.word	0x2001175c
 80147e4:	20010d18 	.word	0x20010d18
 80147e8:	20011784 	.word	0x20011784
 80147ec:	40022000 	.word	0x40022000

080147f0 <StartSdWriteTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdWriteTask */
void StartSdWriteTask(void const * argument)
{
 80147f0:	b580      	push	{r7, lr}
 80147f2:	b088      	sub	sp, #32
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSdWriteTask */
  FRESULT res;                                          /* FatFs function common result code */
  uint32_t byteswritten;                     			/* File write/read counts */
  char tmpFileName[]  = "1234567890\0";
 80147f8:	4a3a      	ldr	r2, [pc, #232]	; (80148e4 <StartSdWriteTask+0xf4>)
 80147fa:	f107 030c 	add.w	r3, r7, #12
 80147fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8014800:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  osSemaphoreWait(sdWriteBinarySemHandle, 0);
 8014804:	4b38      	ldr	r3, [pc, #224]	; (80148e8 <StartSdWriteTask+0xf8>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	2100      	movs	r1, #0
 801480a:	4618      	mov	r0, r3
 801480c:	f7fb fdb0 	bl	8010370 <osSemaphoreWait>

  /* Infinite loop */
  for(;;)
  {
	osSemaphoreWait(sdWriteBinarySemHandle, osWaitForever);
 8014810:	4b35      	ldr	r3, [pc, #212]	; (80148e8 <StartSdWriteTask+0xf8>)
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	f04f 31ff 	mov.w	r1, #4294967295
 8014818:	4618      	mov	r0, r3
 801481a:	f7fb fda9 	bl	8010370 <osSemaphoreWait>

	tickRec[0] = HAL_GetTick();
 801481e:	f7eb fe99 	bl	8000554 <HAL_GetTick>
 8014822:	4602      	mov	r2, r0
 8014824:	4b31      	ldr	r3, [pc, #196]	; (80148ec <StartSdWriteTask+0xfc>)
 8014826:	601a      	str	r2, [r3, #0]

	strncpy(tmpFileName, (char*)&workBuffer[writedataIdx], 10);
 8014828:	4b31      	ldr	r3, [pc, #196]	; (80148f0 <StartSdWriteTask+0x100>)
 801482a:	881b      	ldrh	r3, [r3, #0]
 801482c:	461a      	mov	r2, r3
 801482e:	4b31      	ldr	r3, [pc, #196]	; (80148f4 <StartSdWriteTask+0x104>)
 8014830:	18d1      	adds	r1, r2, r3
 8014832:	f107 030c 	add.w	r3, r7, #12
 8014836:	220a      	movs	r2, #10
 8014838:	4618      	mov	r0, r3
 801483a:	f001 ffc5 	bl	80167c8 <strncpy>
	if(strstr(tmpFileName, ".txt") != NULL)
 801483e:	f107 030c 	add.w	r3, r7, #12
 8014842:	492d      	ldr	r1, [pc, #180]	; (80148f8 <StartSdWriteTask+0x108>)
 8014844:	4618      	mov	r0, r3
 8014846:	f001 ffd4 	bl	80167f2 <strstr>
 801484a:	4603      	mov	r3, r0
 801484c:	2b00      	cmp	r3, #0
 801484e:	d00d      	beq.n	801486c <StartSdWriteTask+0x7c>
	{
		/*## Create and Open a new text file object with write access #####*/
		strcpy(fileName, tmpFileName);
 8014850:	f107 030c 	add.w	r3, r7, #12
 8014854:	4619      	mov	r1, r3
 8014856:	4829      	ldr	r0, [pc, #164]	; (80148fc <StartSdWriteTask+0x10c>)
 8014858:	f001 ffae 	bl	80167b8 <strcpy>
		res = f_open(&MyFile, fileName, FA_CREATE_ALWAYS | FA_WRITE);
 801485c:	220a      	movs	r2, #10
 801485e:	4927      	ldr	r1, [pc, #156]	; (80148fc <StartSdWriteTask+0x10c>)
 8014860:	4827      	ldr	r0, [pc, #156]	; (8014900 <StartSdWriteTask+0x110>)
 8014862:	f7fa fa77 	bl	800ed54 <f_open>
 8014866:	4603      	mov	r3, r0
 8014868:	77fb      	strb	r3, [r7, #31]
 801486a:	e006      	b.n	801487a <StartSdWriteTask+0x8a>
	}
	else
	{
		res = f_open(&MyFile, fileName, FA_OPEN_APPEND | FA_WRITE);
 801486c:	2232      	movs	r2, #50	; 0x32
 801486e:	4923      	ldr	r1, [pc, #140]	; (80148fc <StartSdWriteTask+0x10c>)
 8014870:	4823      	ldr	r0, [pc, #140]	; (8014900 <StartSdWriteTask+0x110>)
 8014872:	f7fa fa6f 	bl	800ed54 <f_open>
 8014876:	4603      	mov	r3, r0
 8014878:	77fb      	strb	r3, [r7, #31]
	}
	if(res != FR_OK)
 801487a:	7ffb      	ldrb	r3, [r7, #31]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d002      	beq.n	8014886 <StartSdWriteTask+0x96>
	{
	  /* 'STM32.TXT' file Open for write Error */
	  Error_Handler();
 8014880:	f000 f888 	bl	8014994 <Error_Handler>
 8014884:	e029      	b.n	80148da <StartSdWriteTask+0xea>
	}
	else
	{
	  /*## Write data to the text file ################################*/
	  tickRec[1] = HAL_GetTick();
 8014886:	f7eb fe65 	bl	8000554 <HAL_GetTick>
 801488a:	4602      	mov	r2, r0
 801488c:	4b17      	ldr	r3, [pc, #92]	; (80148ec <StartSdWriteTask+0xfc>)
 801488e:	605a      	str	r2, [r3, #4]
	  res = f_write(&MyFile, &workBuffer[writedataIdx], writeSize, (void*)&byteswritten);
 8014890:	4b17      	ldr	r3, [pc, #92]	; (80148f0 <StartSdWriteTask+0x100>)
 8014892:	881b      	ldrh	r3, [r3, #0]
 8014894:	461a      	mov	r2, r3
 8014896:	4b17      	ldr	r3, [pc, #92]	; (80148f4 <StartSdWriteTask+0x104>)
 8014898:	18d1      	adds	r1, r2, r3
 801489a:	4b1a      	ldr	r3, [pc, #104]	; (8014904 <StartSdWriteTask+0x114>)
 801489c:	881b      	ldrh	r3, [r3, #0]
 801489e:	461a      	mov	r2, r3
 80148a0:	f107 0318 	add.w	r3, r7, #24
 80148a4:	4816      	ldr	r0, [pc, #88]	; (8014900 <StartSdWriteTask+0x110>)
 80148a6:	f7fa fd88 	bl	800f3ba <f_write>
 80148aa:	4603      	mov	r3, r0
 80148ac:	77fb      	strb	r3, [r7, #31]
	  tickRec[2] = HAL_GetTick();
 80148ae:	f7eb fe51 	bl	8000554 <HAL_GetTick>
 80148b2:	4602      	mov	r2, r0
 80148b4:	4b0d      	ldr	r3, [pc, #52]	; (80148ec <StartSdWriteTask+0xfc>)
 80148b6:	609a      	str	r2, [r3, #8]
	  if((byteswritten == 0) || (res != FR_OK))
 80148b8:	69bb      	ldr	r3, [r7, #24]
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d002      	beq.n	80148c4 <StartSdWriteTask+0xd4>
 80148be:	7ffb      	ldrb	r3, [r7, #31]
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d002      	beq.n	80148ca <StartSdWriteTask+0xda>
	  {
		/* 'STM32.TXT' file Write or EOF Error */
		Error_Handler();
 80148c4:	f000 f866 	bl	8014994 <Error_Handler>
 80148c8:	e007      	b.n	80148da <StartSdWriteTask+0xea>
	  }
	  else
	  {
		/*## Close the open text file #################################*/
		f_close(&MyFile);
 80148ca:	480d      	ldr	r0, [pc, #52]	; (8014900 <StartSdWriteTask+0x110>)
 80148cc:	f7fa ffa2 	bl	800f814 <f_close>
		HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_SET);
 80148d0:	2201      	movs	r2, #1
 80148d2:	2102      	movs	r1, #2
 80148d4:	480c      	ldr	r0, [pc, #48]	; (8014908 <StartSdWriteTask+0x118>)
 80148d6:	f7ed fa6d 	bl	8001db4 <HAL_GPIO_WritePin>
	  }
	}
    osDelay(1);
 80148da:	2001      	movs	r0, #1
 80148dc:	f7fb fd0f 	bl	80102fe <osDelay>
	osSemaphoreWait(sdWriteBinarySemHandle, osWaitForever);
 80148e0:	e796      	b.n	8014810 <StartSdWriteTask+0x20>
 80148e2:	bf00      	nop
 80148e4:	08016954 	.word	0x08016954
 80148e8:	20011804 	.word	0x20011804
 80148ec:	2001175c 	.word	0x2001175c
 80148f0:	20010984 	.word	0x20010984
 80148f4:	20010d18 	.word	0x20010d18
 80148f8:	0801694c 	.word	0x0801694c
 80148fc:	20010b58 	.word	0x20010b58
 8014900:	200114cc 	.word	0x200114cc
 8014904:	20011964 	.word	0x20011964
 8014908:	40022000 	.word	0x40022000

0801490c <StartSdFormatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSdFormatTask */
void StartSdFormatTask(void const * argument)
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b084      	sub	sp, #16
 8014910:	af02      	add	r7, sp, #8
 8014912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSdFormatTask */
  osSemaphoreWait(sdFormatBinarySemHandle, 0);
 8014914:	4b12      	ldr	r3, [pc, #72]	; (8014960 <StartSdFormatTask+0x54>)
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	2100      	movs	r1, #0
 801491a:	4618      	mov	r0, r3
 801491c:	f7fb fd28 	bl	8010370 <osSemaphoreWait>

  /* Infinite loop */
  for(;;)
  {
	osSemaphoreWait(sdFormatBinarySemHandle, osWaitForever);
 8014920:	4b0f      	ldr	r3, [pc, #60]	; (8014960 <StartSdFormatTask+0x54>)
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	f04f 31ff 	mov.w	r1, #4294967295
 8014928:	4618      	mov	r0, r3
 801492a:	f7fb fd21 	bl	8010370 <osSemaphoreWait>

	/*## Create a FAT file system (format) on the logical drive #########*/
	/* WARNING: Formatting the uSD card will delete all content on the device */
	if(f_mkfs((TCHAR const*)SDPath, FM_FAT32, 0, workBuffer, sizeof(workBuffer)) != FR_OK)
 801492e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014932:	9300      	str	r3, [sp, #0]
 8014934:	4b0b      	ldr	r3, [pc, #44]	; (8014964 <StartSdFormatTask+0x58>)
 8014936:	2200      	movs	r2, #0
 8014938:	2102      	movs	r1, #2
 801493a:	480b      	ldr	r0, [pc, #44]	; (8014968 <StartSdFormatTask+0x5c>)
 801493c:	f7fa ff9a 	bl	800f874 <f_mkfs>
 8014940:	4603      	mov	r3, r0
 8014942:	2b00      	cmp	r3, #0
 8014944:	d002      	beq.n	801494c <StartSdFormatTask+0x40>
	{
		/* FatFs Format Error */
		Error_Handler();
 8014946:	f000 f825 	bl	8014994 <Error_Handler>
 801494a:	e004      	b.n	8014956 <StartSdFormatTask+0x4a>
	}
	else{
		HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_SET);
 801494c:	2201      	movs	r2, #1
 801494e:	2102      	movs	r1, #2
 8014950:	4806      	ldr	r0, [pc, #24]	; (801496c <StartSdFormatTask+0x60>)
 8014952:	f7ed fa2f 	bl	8001db4 <HAL_GPIO_WritePin>
	}

    osDelay(1);
 8014956:	2001      	movs	r0, #1
 8014958:	f7fb fcd1 	bl	80102fe <osDelay>
	osSemaphoreWait(sdFormatBinarySemHandle, osWaitForever);
 801495c:	e7e0      	b.n	8014920 <StartSdFormatTask+0x14>
 801495e:	bf00      	nop
 8014960:	20011968 	.word	0x20011968
 8014964:	20010d18 	.word	0x20010d18
 8014968:	20010498 	.word	0x20010498
 801496c:	40022000 	.word	0x40022000

08014970 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b082      	sub	sp, #8
 8014974:	af00      	add	r7, sp, #0
 8014976:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	4a04      	ldr	r2, [pc, #16]	; (8014990 <HAL_TIM_PeriodElapsedCallback+0x20>)
 801497e:	4293      	cmp	r3, r2
 8014980:	d101      	bne.n	8014986 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8014982:	f7eb fdd3 	bl	800052c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8014986:	bf00      	nop
 8014988:	3708      	adds	r7, #8
 801498a:	46bd      	mov	sp, r7
 801498c:	bd80      	pop	{r7, pc}
 801498e:	bf00      	nop
 8014990:	40001000 	.word	0x40001000

08014994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8014994:	b480      	push	{r7}
 8014996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8014998:	bf00      	nop
 801499a:	46bd      	mov	sp, r7
 801499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149a0:	4770      	bx	lr

080149a2 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80149a2:	b580      	push	{r7, lr}
 80149a4:	b084      	sub	sp, #16
 80149a6:	af00      	add	r7, sp, #0
 80149a8:	6078      	str	r0, [r7, #4]
  uint32_t timer = osKernelSysTick();
 80149aa:	f7fb fc71 	bl	8010290 <osKernelSysTick>
 80149ae:	60f8      	str	r0, [r7, #12]
  /* block until SDIO peripherial is ready again or a timeout occur */
  while( osKernelSysTick() - timer < timeout)
 80149b0:	e006      	b.n	80149c0 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80149b2:	f7fe fa41 	bl	8012e38 <BSP_SD_GetCardState>
 80149b6:	4603      	mov	r3, r0
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d101      	bne.n	80149c0 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80149bc:	2300      	movs	r3, #0
 80149be:	e009      	b.n	80149d4 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 80149c0:	f7fb fc66 	bl	8010290 <osKernelSysTick>
 80149c4:	4602      	mov	r2, r0
 80149c6:	68fb      	ldr	r3, [r7, #12]
 80149c8:	1ad3      	subs	r3, r2, r3
 80149ca:	687a      	ldr	r2, [r7, #4]
 80149cc:	429a      	cmp	r2, r3
 80149ce:	d8f0      	bhi.n	80149b2 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80149d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80149d4:	4618      	mov	r0, r3
 80149d6:	3710      	adds	r7, #16
 80149d8:	46bd      	mov	sp, r7
 80149da:	bd80      	pop	{r7, pc}

080149dc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b082      	sub	sp, #8
 80149e0:	af00      	add	r7, sp, #0
 80149e2:	4603      	mov	r3, r0
 80149e4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80149e6:	4b0b      	ldr	r3, [pc, #44]	; (8014a14 <SD_CheckStatus+0x38>)
 80149e8:	2201      	movs	r2, #1
 80149ea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80149ec:	f7fe fa24 	bl	8012e38 <BSP_SD_GetCardState>
 80149f0:	4603      	mov	r3, r0
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d107      	bne.n	8014a06 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80149f6:	4b07      	ldr	r3, [pc, #28]	; (8014a14 <SD_CheckStatus+0x38>)
 80149f8:	781b      	ldrb	r3, [r3, #0]
 80149fa:	b2db      	uxtb	r3, r3
 80149fc:	f023 0301 	bic.w	r3, r3, #1
 8014a00:	b2da      	uxtb	r2, r3
 8014a02:	4b04      	ldr	r3, [pc, #16]	; (8014a14 <SD_CheckStatus+0x38>)
 8014a04:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8014a06:	4b03      	ldr	r3, [pc, #12]	; (8014a14 <SD_CheckStatus+0x38>)
 8014a08:	781b      	ldrb	r3, [r3, #0]
 8014a0a:	b2db      	uxtb	r3, r3
}
 8014a0c:	4618      	mov	r0, r3
 8014a0e:	3708      	adds	r7, #8
 8014a10:	46bd      	mov	sp, r7
 8014a12:	bd80      	pop	{r7, pc}
 8014a14:	20000028 	.word	0x20000028

08014a18 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8014a18:	b580      	push	{r7, lr}
 8014a1a:	b084      	sub	sp, #16
 8014a1c:	af00      	add	r7, sp, #0
 8014a1e:	4603      	mov	r3, r0
 8014a20:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT; 
 8014a22:	4b1a      	ldr	r3, [pc, #104]	; (8014a8c <SD_initialize+0x74>)
 8014a24:	2201      	movs	r2, #1
 8014a26:	701a      	strb	r2, [r3, #0]

  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
  if(osKernelRunning())
 8014a28:	f7fb fc26 	bl	8010278 <osKernelRunning>
 8014a2c:	4603      	mov	r3, r0
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d025      	beq.n	8014a7e <SD_initialize+0x66>
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8014a32:	f7fe f9a7 	bl	8012d84 <BSP_SD_Init>
 8014a36:	4603      	mov	r3, r0
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d107      	bne.n	8014a4c <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8014a3c:	79fb      	ldrb	r3, [r7, #7]
 8014a3e:	4618      	mov	r0, r3
 8014a40:	f7ff ffcc 	bl	80149dc <SD_CheckStatus>
 8014a44:	4603      	mov	r3, r0
 8014a46:	461a      	mov	r2, r3
 8014a48:	4b10      	ldr	r3, [pc, #64]	; (8014a8c <SD_initialize+0x74>)
 8014a4a:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if ((Stat != STA_NOINIT) && (SDQueueID == NULL))
 8014a4c:	4b0f      	ldr	r3, [pc, #60]	; (8014a8c <SD_initialize+0x74>)
 8014a4e:	781b      	ldrb	r3, [r3, #0]
 8014a50:	b2db      	uxtb	r3, r3
 8014a52:	2b01      	cmp	r3, #1
 8014a54:	d013      	beq.n	8014a7e <SD_initialize+0x66>
 8014a56:	4b0e      	ldr	r3, [pc, #56]	; (8014a90 <SD_initialize+0x78>)
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d10f      	bne.n	8014a7e <SD_initialize+0x66>
    {
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8014a5e:	4a0d      	ldr	r2, [pc, #52]	; (8014a94 <SD_initialize+0x7c>)
 8014a60:	f107 0308 	add.w	r3, r7, #8
 8014a64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a68:	e883 0003 	stmia.w	r3, {r0, r1}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8014a6c:	f107 0308 	add.w	r3, r7, #8
 8014a70:	2100      	movs	r1, #0
 8014a72:	4618      	mov	r0, r3
 8014a74:	f7fb fd13 	bl	801049e <osMessageCreate>
 8014a78:	4602      	mov	r2, r0
 8014a7a:	4b05      	ldr	r3, [pc, #20]	; (8014a90 <SD_initialize+0x78>)
 8014a7c:	601a      	str	r2, [r3, #0]
    }
  }
  return Stat;
 8014a7e:	4b03      	ldr	r3, [pc, #12]	; (8014a8c <SD_initialize+0x74>)
 8014a80:	781b      	ldrb	r3, [r3, #0]
 8014a82:	b2db      	uxtb	r3, r3
}
 8014a84:	4618      	mov	r0, r3
 8014a86:	3710      	adds	r7, #16
 8014a88:	46bd      	mov	sp, r7
 8014a8a:	bd80      	pop	{r7, pc}
 8014a8c:	20000028 	.word	0x20000028
 8014a90:	20010434 	.word	0x20010434
 8014a94:	08016960 	.word	0x08016960

08014a98 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8014a98:	b580      	push	{r7, lr}
 8014a9a:	b082      	sub	sp, #8
 8014a9c:	af00      	add	r7, sp, #0
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8014aa2:	79fb      	ldrb	r3, [r7, #7]
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	f7ff ff99 	bl	80149dc <SD_CheckStatus>
 8014aaa:	4603      	mov	r3, r0
}
 8014aac:	4618      	mov	r0, r3
 8014aae:	3708      	adds	r7, #8
 8014ab0:	46bd      	mov	sp, r7
 8014ab2:	bd80      	pop	{r7, pc}

08014ab4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
   
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8014ab4:	b580      	push	{r7, lr}
 8014ab6:	b08e      	sub	sp, #56	; 0x38
 8014ab8:	af00      	add	r7, sp, #0
 8014aba:	61b9      	str	r1, [r7, #24]
 8014abc:	617a      	str	r2, [r7, #20]
 8014abe:	613b      	str	r3, [r7, #16]
 8014ac0:	4603      	mov	r3, r0
 8014ac2:	77fb      	strb	r3, [r7, #31]
  DRESULT res = RES_ERROR;
 8014ac4:	2301      	movs	r3, #1
 8014ac6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014aca:	f247 5030 	movw	r0, #30000	; 0x7530
 8014ace:	f7ff ff68 	bl	80149a2 <SD_CheckStatusWithTimeout>
 8014ad2:	4603      	mov	r3, r0
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	da02      	bge.n	8014ade <SD_read+0x2a>
  {
    return res;
 8014ad8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014adc:	e06c      	b.n	8014bb8 <SD_read+0x104>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8014ade:	69bb      	ldr	r3, [r7, #24]
 8014ae0:	f003 0303 	and.w	r3, r3, #3
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d11e      	bne.n	8014b26 <SD_read+0x72>
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8014ae8:	693a      	ldr	r2, [r7, #16]
 8014aea:	6979      	ldr	r1, [r7, #20]
 8014aec:	69b8      	ldr	r0, [r7, #24]
 8014aee:	f7fe f96f 	bl	8012dd0 <BSP_SD_ReadBlocks_DMA>
 8014af2:	4603      	mov	r3, r0
 8014af4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    if (ret == MSD_OK) {
 8014af8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d159      	bne.n	8014bb4 <SD_read+0x100>
      /* wait for a message from the queue or a timeout */
      event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8014b00:	4b2f      	ldr	r3, [pc, #188]	; (8014bc0 <SD_read+0x10c>)
 8014b02:	6819      	ldr	r1, [r3, #0]
 8014b04:	f107 0320 	add.w	r3, r7, #32
 8014b08:	f247 5230 	movw	r2, #30000	; 0x7530
 8014b0c:	4618      	mov	r0, r3
 8014b0e:	f7fb fd19 	bl	8010544 <osMessageGet>
      if (event.status == osEventMessage) {
 8014b12:	6a3b      	ldr	r3, [r7, #32]
 8014b14:	2b10      	cmp	r3, #16
 8014b16:	d14d      	bne.n	8014bb4 <SD_read+0x100>
        if (event.value.v == READ_CPLT_MSG) {
 8014b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b1a:	2b01      	cmp	r3, #1
 8014b1c:	d14a      	bne.n	8014bb4 <SD_read+0x100>
          res = RES_OK;
 8014b1e:	2300      	movs	r3, #0
 8014b20:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8014b24:	e046      	b.n	8014bb4 <SD_read+0x100>
#if defined(ENABLE_SCRATCH_BUFFER)
  } else {
    /* Slow path, fetch each sector a part and memcpy to destination buffer */
    int i;
    uint8_t ret;
    for (i = 0; i < count; i++) {
 8014b26:	2300      	movs	r3, #0
 8014b28:	633b      	str	r3, [r7, #48]	; 0x30
 8014b2a:	e032      	b.n	8014b92 <SD_read+0xde>
      ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 8014b2c:	697b      	ldr	r3, [r7, #20]
 8014b2e:	1c5a      	adds	r2, r3, #1
 8014b30:	617a      	str	r2, [r7, #20]
 8014b32:	2201      	movs	r2, #1
 8014b34:	4619      	mov	r1, r3
 8014b36:	4823      	ldr	r0, [pc, #140]	; (8014bc4 <SD_read+0x110>)
 8014b38:	f7fe f94a 	bl	8012dd0 <BSP_SD_ReadBlocks_DMA>
 8014b3c:	4603      	mov	r3, r0
 8014b3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      if (ret == MSD_OK) {
 8014b42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d128      	bne.n	8014b9c <SD_read+0xe8>
        /* wait for a message from the queue or a timeout */
        event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8014b4a:	4b1d      	ldr	r3, [pc, #116]	; (8014bc0 <SD_read+0x10c>)
 8014b4c:	6819      	ldr	r1, [r3, #0]
 8014b4e:	463b      	mov	r3, r7
 8014b50:	f247 5230 	movw	r2, #30000	; 0x7530
 8014b54:	4618      	mov	r0, r3
 8014b56:	f7fb fcf5 	bl	8010544 <osMessageGet>
 8014b5a:	f107 0320 	add.w	r3, r7, #32
 8014b5e:	463a      	mov	r2, r7
 8014b60:	ca07      	ldmia	r2, {r0, r1, r2}
 8014b62:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        if (event.status == osEventMessage) {
 8014b66:	6a3b      	ldr	r3, [r7, #32]
 8014b68:	2b10      	cmp	r3, #16
 8014b6a:	d10f      	bne.n	8014b8c <SD_read+0xd8>
          if (event.value.v == READ_CPLT_MSG) {
 8014b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b6e:	2b01      	cmp	r3, #1
 8014b70:	d10c      	bne.n	8014b8c <SD_read+0xd8>
            *
            * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
            */
            SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
            memcpy(buff, scratch, BLOCKSIZE);
 8014b72:	69bb      	ldr	r3, [r7, #24]
 8014b74:	4a13      	ldr	r2, [pc, #76]	; (8014bc4 <SD_read+0x110>)
 8014b76:	4618      	mov	r0, r3
 8014b78:	4611      	mov	r1, r2
 8014b7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014b7e:	461a      	mov	r2, r3
 8014b80:	f001 fd4e 	bl	8016620 <memcpy>
            buff += BLOCKSIZE;
 8014b84:	69bb      	ldr	r3, [r7, #24]
 8014b86:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8014b8a:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < count; i++) {
 8014b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b8e:	3301      	adds	r3, #1
 8014b90:	633b      	str	r3, [r7, #48]	; 0x30
 8014b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b94:	693a      	ldr	r2, [r7, #16]
 8014b96:	429a      	cmp	r2, r3
 8014b98:	d8c8      	bhi.n	8014b2c <SD_read+0x78>
 8014b9a:	e000      	b.n	8014b9e <SD_read+0xea>
          }
        }
      }
      else
      {
        break;
 8014b9c:	bf00      	nop
      }
    }

    if ((i == count) && (ret == MSD_OK))
 8014b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ba0:	693a      	ldr	r2, [r7, #16]
 8014ba2:	429a      	cmp	r2, r3
 8014ba4:	d106      	bne.n	8014bb4 <SD_read+0x100>
 8014ba6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d102      	bne.n	8014bb4 <SD_read+0x100>
      res = RES_OK;
 8014bae:	2300      	movs	r3, #0
 8014bb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

#endif

  return res;
 8014bb4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
} 
 8014bb8:	4618      	mov	r0, r3
 8014bba:	3738      	adds	r7, #56	; 0x38
 8014bbc:	46bd      	mov	sp, r7
 8014bbe:	bd80      	pop	{r7, pc}
 8014bc0:	20010434 	.word	0x20010434
 8014bc4:	20010234 	.word	0x20010234

08014bc8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
   
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8014bc8:	b580      	push	{r7, lr}
 8014bca:	b090      	sub	sp, #64	; 0x40
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	61b9      	str	r1, [r7, #24]
 8014bd0:	617a      	str	r2, [r7, #20]
 8014bd2:	613b      	str	r3, [r7, #16]
 8014bd4:	4603      	mov	r3, r0
 8014bd6:	77fb      	strb	r3, [r7, #31]
  osEvent event;
  DRESULT res = RES_ERROR;
 8014bd8:	2301      	movs	r3, #1
 8014bda:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014bde:	f247 5030 	movw	r0, #30000	; 0x7530
 8014be2:	f7ff fede 	bl	80149a2 <SD_CheckStatusWithTimeout>
 8014be6:	4603      	mov	r3, r0
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	da02      	bge.n	8014bf2 <SD_write+0x2a>
  {
    return res;
 8014bec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014bf0:	e07c      	b.n	8014cec <SD_write+0x124>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8014bf2:	69bb      	ldr	r3, [r7, #24]
 8014bf4:	f003 0303 	and.w	r3, r3, #3
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	d12e      	bne.n	8014c5a <SD_write+0x92>
    * This is not needed if the memory region is configured as W/T.
    */
    alignedAddr = (uint32_t)buff & ~0x1F;
    SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8014bfc:	693a      	ldr	r2, [r7, #16]
 8014bfe:	6979      	ldr	r1, [r7, #20]
 8014c00:	69b8      	ldr	r0, [r7, #24]
 8014c02:	f7fe f8ff 	bl	8012e04 <BSP_SD_WriteBlocks_DMA>
 8014c06:	4603      	mov	r3, r0
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d16d      	bne.n	8014ce8 <SD_write+0x120>
                              (uint32_t) (sector),
                              count) == MSD_OK)
    {
      /* Get the message from the queue */
      event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8014c0c:	4b39      	ldr	r3, [pc, #228]	; (8014cf4 <SD_write+0x12c>)
 8014c0e:	6819      	ldr	r1, [r3, #0]
 8014c10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014c14:	f247 5230 	movw	r2, #30000	; 0x7530
 8014c18:	4618      	mov	r0, r3
 8014c1a:	f7fb fc93 	bl	8010544 <osMessageGet>

      if (event.status == osEventMessage)
 8014c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c20:	2b10      	cmp	r3, #16
 8014c22:	d161      	bne.n	8014ce8 <SD_write+0x120>
      {
        if (event.value.v == WRITE_CPLT_MSG)
 8014c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c26:	2b02      	cmp	r3, #2
 8014c28:	d15e      	bne.n	8014ce8 <SD_write+0x120>
        {
          timer = osKernelSysTick() + SD_TIMEOUT;
 8014c2a:	f7fb fb31 	bl	8010290 <osKernelSysTick>
 8014c2e:	4602      	mov	r2, r0
 8014c30:	f247 5330 	movw	r3, #30000	; 0x7530
 8014c34:	4413      	add	r3, r2
 8014c36:	633b      	str	r3, [r7, #48]	; 0x30
          /* block until SDIO IP is ready or a timeout occur */
          while(timer > osKernelSysTick())
 8014c38:	e008      	b.n	8014c4c <SD_write+0x84>
          {
            if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014c3a:	f7fe f8fd 	bl	8012e38 <BSP_SD_GetCardState>
 8014c3e:	4603      	mov	r3, r0
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d103      	bne.n	8014c4c <SD_write+0x84>
            {
              res = RES_OK;
 8014c44:	2300      	movs	r3, #0
 8014c46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
              break;
 8014c4a:	e04d      	b.n	8014ce8 <SD_write+0x120>
          while(timer > osKernelSysTick())
 8014c4c:	f7fb fb20 	bl	8010290 <osKernelSysTick>
 8014c50:	4602      	mov	r2, r0
 8014c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c54:	4293      	cmp	r3, r2
 8014c56:	d8f0      	bhi.n	8014c3a <SD_write+0x72>
 8014c58:	e046      	b.n	8014ce8 <SD_write+0x120>
    * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
    */
    SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

    for (i = 0; i < count; i++) {
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8014c5e:	e032      	b.n	8014cc6 <SD_write+0xfe>
      ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 8014c60:	697b      	ldr	r3, [r7, #20]
 8014c62:	1c5a      	adds	r2, r3, #1
 8014c64:	617a      	str	r2, [r7, #20]
 8014c66:	2201      	movs	r2, #1
 8014c68:	4619      	mov	r1, r3
 8014c6a:	4823      	ldr	r0, [pc, #140]	; (8014cf8 <SD_write+0x130>)
 8014c6c:	f7fe f8ca 	bl	8012e04 <BSP_SD_WriteBlocks_DMA>
 8014c70:	4603      	mov	r3, r0
 8014c72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (ret == MSD_OK) {
 8014c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d128      	bne.n	8014cd0 <SD_write+0x108>
        /* wait for a message from the queue or a timeout */
        event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8014c7e:	4b1d      	ldr	r3, [pc, #116]	; (8014cf4 <SD_write+0x12c>)
 8014c80:	6819      	ldr	r1, [r3, #0]
 8014c82:	463b      	mov	r3, r7
 8014c84:	f247 5230 	movw	r2, #30000	; 0x7530
 8014c88:	4618      	mov	r0, r3
 8014c8a:	f7fb fc5b 	bl	8010544 <osMessageGet>
 8014c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014c92:	463a      	mov	r2, r7
 8014c94:	ca07      	ldmia	r2, {r0, r1, r2}
 8014c96:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        if (event.status == osEventMessage) {
 8014c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c9c:	2b10      	cmp	r3, #16
 8014c9e:	d10f      	bne.n	8014cc0 <SD_write+0xf8>
          if (event.value.v == WRITE_CPLT_MSG) {
 8014ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ca2:	2b02      	cmp	r3, #2
 8014ca4:	d10c      	bne.n	8014cc0 <SD_write+0xf8>
            memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 8014ca6:	69bb      	ldr	r3, [r7, #24]
 8014ca8:	4a13      	ldr	r2, [pc, #76]	; (8014cf8 <SD_write+0x130>)
 8014caa:	4618      	mov	r0, r3
 8014cac:	4611      	mov	r1, r2
 8014cae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014cb2:	461a      	mov	r2, r3
 8014cb4:	f001 fcb4 	bl	8016620 <memcpy>
            buff += BLOCKSIZE;
 8014cb8:	69bb      	ldr	r3, [r7, #24]
 8014cba:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8014cbe:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < count; i++) {
 8014cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cc2:	3301      	adds	r3, #1
 8014cc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8014cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cc8:	693a      	ldr	r2, [r7, #16]
 8014cca:	429a      	cmp	r2, r3
 8014ccc:	d8c8      	bhi.n	8014c60 <SD_write+0x98>
 8014cce:	e000      	b.n	8014cd2 <SD_write+0x10a>
          }
        }
      }
      else
      {
        break;
 8014cd0:	bf00      	nop
      }
    }

    if ((i == count) && (ret == MSD_OK))
 8014cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cd4:	693a      	ldr	r2, [r7, #16]
 8014cd6:	429a      	cmp	r2, r3
 8014cd8:	d106      	bne.n	8014ce8 <SD_write+0x120>
 8014cda:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d102      	bne.n	8014ce8 <SD_write+0x120>
      res = RES_OK;
 8014ce2:	2300      	movs	r3, #0
 8014ce4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
#endif
  return res;
 8014ce8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
} 
 8014cec:	4618      	mov	r0, r3
 8014cee:	3740      	adds	r7, #64	; 0x40
 8014cf0:	46bd      	mov	sp, r7
 8014cf2:	bd80      	pop	{r7, pc}
 8014cf4:	20010434 	.word	0x20010434
 8014cf8:	20010234 	.word	0x20010234

08014cfc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	b08c      	sub	sp, #48	; 0x30
 8014d00:	af00      	add	r7, sp, #0
 8014d02:	4603      	mov	r3, r0
 8014d04:	603a      	str	r2, [r7, #0]
 8014d06:	71fb      	strb	r3, [r7, #7]
 8014d08:	460b      	mov	r3, r1
 8014d0a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8014d0c:	2301      	movs	r3, #1
 8014d0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8014d12:	4b25      	ldr	r3, [pc, #148]	; (8014da8 <SD_ioctl+0xac>)
 8014d14:	781b      	ldrb	r3, [r3, #0]
 8014d16:	b2db      	uxtb	r3, r3
 8014d18:	f003 0301 	and.w	r3, r3, #1
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d001      	beq.n	8014d24 <SD_ioctl+0x28>
 8014d20:	2303      	movs	r3, #3
 8014d22:	e03c      	b.n	8014d9e <SD_ioctl+0xa2>

  switch (cmd)
 8014d24:	79bb      	ldrb	r3, [r7, #6]
 8014d26:	2b03      	cmp	r3, #3
 8014d28:	d834      	bhi.n	8014d94 <SD_ioctl+0x98>
 8014d2a:	a201      	add	r2, pc, #4	; (adr r2, 8014d30 <SD_ioctl+0x34>)
 8014d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d30:	08014d41 	.word	0x08014d41
 8014d34:	08014d49 	.word	0x08014d49
 8014d38:	08014d61 	.word	0x08014d61
 8014d3c:	08014d7b 	.word	0x08014d7b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8014d40:	2300      	movs	r3, #0
 8014d42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d46:	e028      	b.n	8014d9a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8014d48:	f107 030c 	add.w	r3, r7, #12
 8014d4c:	4618      	mov	r0, r3
 8014d4e:	f7fe f883 	bl	8012e58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8014d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014d54:	683b      	ldr	r3, [r7, #0]
 8014d56:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014d58:	2300      	movs	r3, #0
 8014d5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d5e:	e01c      	b.n	8014d9a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014d60:	f107 030c 	add.w	r3, r7, #12
 8014d64:	4618      	mov	r0, r3
 8014d66:	f7fe f877 	bl	8012e58 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8014d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014d6c:	b29a      	uxth	r2, r3
 8014d6e:	683b      	ldr	r3, [r7, #0]
 8014d70:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8014d72:	2300      	movs	r3, #0
 8014d74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d78:	e00f      	b.n	8014d9a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014d7a:	f107 030c 	add.w	r3, r7, #12
 8014d7e:	4618      	mov	r0, r3
 8014d80:	f7fe f86a 	bl	8012e58 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8014d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014d86:	0a5a      	lsrs	r2, r3, #9
 8014d88:	683b      	ldr	r3, [r7, #0]
 8014d8a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014d92:	e002      	b.n	8014d9a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8014d94:	2304      	movs	r3, #4
 8014d96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8014d9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8014d9e:	4618      	mov	r0, r3
 8014da0:	3730      	adds	r7, #48	; 0x30
 8014da2:	46bd      	mov	sp, r7
 8014da4:	bd80      	pop	{r7, pc}
 8014da6:	bf00      	nop
 8014da8:	20000028 	.word	0x20000028

08014dac <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8014dac:	b580      	push	{r7, lr}
 8014dae:	af00      	add	r7, sp, #0
  
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
  osMessagePut(SDQueueID, WRITE_CPLT_MSG, osWaitForever);
 8014db0:	4b04      	ldr	r3, [pc, #16]	; (8014dc4 <BSP_SD_WriteCpltCallback+0x18>)
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	f04f 32ff 	mov.w	r2, #4294967295
 8014db8:	2102      	movs	r1, #2
 8014dba:	4618      	mov	r0, r3
 8014dbc:	f7fb fb82 	bl	80104c4 <osMessagePut>
}
 8014dc0:	bf00      	nop
 8014dc2:	bd80      	pop	{r7, pc}
 8014dc4:	20010434 	.word	0x20010434

08014dc8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
  osMessagePut(SDQueueID, READ_CPLT_MSG, osWaitForever);
 8014dcc:	4b04      	ldr	r3, [pc, #16]	; (8014de0 <BSP_SD_ReadCpltCallback+0x18>)
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8014dd4:	2101      	movs	r1, #1
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	f7fb fb74 	bl	80104c4 <osMessagePut>
}
 8014ddc:	bf00      	nop
 8014dde:	bd80      	pop	{r7, pc}
 8014de0:	20010434 	.word	0x20010434

08014de4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8014de4:	b580      	push	{r7, lr}
 8014de6:	b082      	sub	sp, #8
 8014de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8014dea:	4b11      	ldr	r3, [pc, #68]	; (8014e30 <HAL_MspInit+0x4c>)
 8014dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014dee:	4a10      	ldr	r2, [pc, #64]	; (8014e30 <HAL_MspInit+0x4c>)
 8014df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014df4:	6413      	str	r3, [r2, #64]	; 0x40
 8014df6:	4b0e      	ldr	r3, [pc, #56]	; (8014e30 <HAL_MspInit+0x4c>)
 8014df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014dfe:	607b      	str	r3, [r7, #4]
 8014e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8014e02:	4b0b      	ldr	r3, [pc, #44]	; (8014e30 <HAL_MspInit+0x4c>)
 8014e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e06:	4a0a      	ldr	r2, [pc, #40]	; (8014e30 <HAL_MspInit+0x4c>)
 8014e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8014e0e:	4b08      	ldr	r3, [pc, #32]	; (8014e30 <HAL_MspInit+0x4c>)
 8014e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014e16:	603b      	str	r3, [r7, #0]
 8014e18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8014e1a:	2200      	movs	r2, #0
 8014e1c:	210f      	movs	r1, #15
 8014e1e:	f06f 0001 	mvn.w	r0, #1
 8014e22:	f7eb feef 	bl	8000c04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8014e26:	bf00      	nop
 8014e28:	3708      	adds	r7, #8
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	bd80      	pop	{r7, pc}
 8014e2e:	bf00      	nop
 8014e30:	40023800 	.word	0x40023800

08014e34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8014e34:	b580      	push	{r7, lr}
 8014e36:	b08a      	sub	sp, #40	; 0x28
 8014e38:	af00      	add	r7, sp, #0
 8014e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014e3c:	f107 0314 	add.w	r3, r7, #20
 8014e40:	2200      	movs	r2, #0
 8014e42:	601a      	str	r2, [r3, #0]
 8014e44:	605a      	str	r2, [r3, #4]
 8014e46:	609a      	str	r2, [r3, #8]
 8014e48:	60da      	str	r2, [r3, #12]
 8014e4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	4a21      	ldr	r2, [pc, #132]	; (8014ed8 <HAL_ADC_MspInit+0xa4>)
 8014e52:	4293      	cmp	r3, r2
 8014e54:	d13c      	bne.n	8014ed0 <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8014e56:	4b21      	ldr	r3, [pc, #132]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e5a:	4a20      	ldr	r2, [pc, #128]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8014e60:	6453      	str	r3, [r2, #68]	; 0x44
 8014e62:	4b1e      	ldr	r3, [pc, #120]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014e6a:	613b      	str	r3, [r7, #16]
 8014e6c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8014e6e:	4b1b      	ldr	r3, [pc, #108]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e72:	4a1a      	ldr	r2, [pc, #104]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e74:	f043 0320 	orr.w	r3, r3, #32
 8014e78:	6313      	str	r3, [r2, #48]	; 0x30
 8014e7a:	4b18      	ldr	r3, [pc, #96]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e7e:	f003 0320 	and.w	r3, r3, #32
 8014e82:	60fb      	str	r3, [r7, #12]
 8014e84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014e86:	4b15      	ldr	r3, [pc, #84]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e8a:	4a14      	ldr	r2, [pc, #80]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e8c:	f043 0301 	orr.w	r3, r3, #1
 8014e90:	6313      	str	r3, [r2, #48]	; 0x30
 8014e92:	4b12      	ldr	r3, [pc, #72]	; (8014edc <HAL_ADC_MspInit+0xa8>)
 8014e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e96:	f003 0301 	and.w	r3, r3, #1
 8014e9a:	60bb      	str	r3, [r7, #8]
 8014e9c:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0 
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin 
 8014e9e:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8014ea2:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8014ea4:	2303      	movs	r3, #3
 8014ea6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014ea8:	2300      	movs	r3, #0
 8014eaa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8014eac:	f107 0314 	add.w	r3, r7, #20
 8014eb0:	4619      	mov	r1, r3
 8014eb2:	480b      	ldr	r0, [pc, #44]	; (8014ee0 <HAL_ADC_MspInit+0xac>)
 8014eb4:	f7ec fdbc 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8014eb8:	2301      	movs	r3, #1
 8014eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8014ebc:	2303      	movs	r3, #3
 8014ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014ec0:	2300      	movs	r3, #0
 8014ec2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8014ec4:	f107 0314 	add.w	r3, r7, #20
 8014ec8:	4619      	mov	r1, r3
 8014eca:	4806      	ldr	r0, [pc, #24]	; (8014ee4 <HAL_ADC_MspInit+0xb0>)
 8014ecc:	f7ec fdb0 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8014ed0:	bf00      	nop
 8014ed2:	3728      	adds	r7, #40	; 0x28
 8014ed4:	46bd      	mov	sp, r7
 8014ed6:	bd80      	pop	{r7, pc}
 8014ed8:	40012200 	.word	0x40012200
 8014edc:	40023800 	.word	0x40023800
 8014ee0:	40021400 	.word	0x40021400
 8014ee4:	40020000 	.word	0x40020000

08014ee8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8014ee8:	b480      	push	{r7}
 8014eea:	b085      	sub	sp, #20
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	4a0a      	ldr	r2, [pc, #40]	; (8014f20 <HAL_CRC_MspInit+0x38>)
 8014ef6:	4293      	cmp	r3, r2
 8014ef8:	d10b      	bne.n	8014f12 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8014efa:	4b0a      	ldr	r3, [pc, #40]	; (8014f24 <HAL_CRC_MspInit+0x3c>)
 8014efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014efe:	4a09      	ldr	r2, [pc, #36]	; (8014f24 <HAL_CRC_MspInit+0x3c>)
 8014f00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8014f04:	6313      	str	r3, [r2, #48]	; 0x30
 8014f06:	4b07      	ldr	r3, [pc, #28]	; (8014f24 <HAL_CRC_MspInit+0x3c>)
 8014f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8014f0e:	60fb      	str	r3, [r7, #12]
 8014f10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8014f12:	bf00      	nop
 8014f14:	3714      	adds	r7, #20
 8014f16:	46bd      	mov	sp, r7
 8014f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f1c:	4770      	bx	lr
 8014f1e:	bf00      	nop
 8014f20:	40023000 	.word	0x40023000
 8014f24:	40023800 	.word	0x40023800

08014f28 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8014f28:	b580      	push	{r7, lr}
 8014f2a:	b08e      	sub	sp, #56	; 0x38
 8014f2c:	af00      	add	r7, sp, #0
 8014f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014f34:	2200      	movs	r2, #0
 8014f36:	601a      	str	r2, [r3, #0]
 8014f38:	605a      	str	r2, [r3, #4]
 8014f3a:	609a      	str	r2, [r3, #8]
 8014f3c:	60da      	str	r2, [r3, #12]
 8014f3e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	681b      	ldr	r3, [r3, #0]
 8014f44:	4a50      	ldr	r2, [pc, #320]	; (8015088 <HAL_DCMI_MspInit+0x160>)
 8014f46:	4293      	cmp	r3, r2
 8014f48:	f040 809a 	bne.w	8015080 <HAL_DCMI_MspInit+0x158>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8014f4c:	4b4f      	ldr	r3, [pc, #316]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014f50:	4a4e      	ldr	r2, [pc, #312]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f52:	f043 0301 	orr.w	r3, r3, #1
 8014f56:	6353      	str	r3, [r2, #52]	; 0x34
 8014f58:	4b4c      	ldr	r3, [pc, #304]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014f5c:	f003 0301 	and.w	r3, r3, #1
 8014f60:	623b      	str	r3, [r7, #32]
 8014f62:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8014f64:	4b49      	ldr	r3, [pc, #292]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f68:	4a48      	ldr	r2, [pc, #288]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f6a:	f043 0310 	orr.w	r3, r3, #16
 8014f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8014f70:	4b46      	ldr	r3, [pc, #280]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f74:	f003 0310 	and.w	r3, r3, #16
 8014f78:	61fb      	str	r3, [r7, #28]
 8014f7a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8014f7c:	4b43      	ldr	r3, [pc, #268]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f80:	4a42      	ldr	r2, [pc, #264]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f82:	f043 0308 	orr.w	r3, r3, #8
 8014f86:	6313      	str	r3, [r2, #48]	; 0x30
 8014f88:	4b40      	ldr	r3, [pc, #256]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f8c:	f003 0308 	and.w	r3, r3, #8
 8014f90:	61bb      	str	r3, [r7, #24]
 8014f92:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8014f94:	4b3d      	ldr	r3, [pc, #244]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f98:	4a3c      	ldr	r2, [pc, #240]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8014fa0:	4b3a      	ldr	r3, [pc, #232]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014fa8:	617b      	str	r3, [r7, #20]
 8014faa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8014fac:	4b37      	ldr	r3, [pc, #220]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fb0:	4a36      	ldr	r2, [pc, #216]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8014fb8:	4b34      	ldr	r3, [pc, #208]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014fc0:	613b      	str	r3, [r7, #16]
 8014fc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014fc4:	4b31      	ldr	r3, [pc, #196]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fc8:	4a30      	ldr	r2, [pc, #192]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fca:	f043 0301 	orr.w	r3, r3, #1
 8014fce:	6313      	str	r3, [r2, #48]	; 0x30
 8014fd0:	4b2e      	ldr	r3, [pc, #184]	; (801508c <HAL_DCMI_MspInit+0x164>)
 8014fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fd4:	f003 0301 	and.w	r3, r3, #1
 8014fd8:	60fb      	str	r3, [r7, #12]
 8014fda:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1 
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8014fdc:	2360      	movs	r3, #96	; 0x60
 8014fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014fe0:	2302      	movs	r3, #2
 8014fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014fe8:	2300      	movs	r3, #0
 8014fea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8014fec:	230d      	movs	r3, #13
 8014fee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8014ff0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014ff4:	4619      	mov	r1, r3
 8014ff6:	4826      	ldr	r0, [pc, #152]	; (8015090 <HAL_DCMI_MspInit+0x168>)
 8014ff8:	f7ec fd1a 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8014ffc:	2308      	movs	r3, #8
 8014ffe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015000:	2302      	movs	r3, #2
 8015002:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015004:	2300      	movs	r3, #0
 8015006:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015008:	2300      	movs	r3, #0
 801500a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 801500c:	230d      	movs	r3, #13
 801500e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8015010:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015014:	4619      	mov	r1, r3
 8015016:	481f      	ldr	r0, [pc, #124]	; (8015094 <HAL_DCMI_MspInit+0x16c>)
 8015018:	f7ec fd0a 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 801501c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015020:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015022:	2302      	movs	r3, #2
 8015024:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015026:	2300      	movs	r3, #0
 8015028:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801502a:	2300      	movs	r3, #0
 801502c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 801502e:	230d      	movs	r3, #13
 8015030:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8015032:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015036:	4619      	mov	r1, r3
 8015038:	4817      	ldr	r0, [pc, #92]	; (8015098 <HAL_DCMI_MspInit+0x170>)
 801503a:	f7ec fcf9 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin 
 801503e:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8015042:	627b      	str	r3, [r7, #36]	; 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015044:	2302      	movs	r3, #2
 8015046:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015048:	2300      	movs	r3, #0
 801504a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801504c:	2300      	movs	r3, #0
 801504e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8015050:	230d      	movs	r3, #13
 8015052:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8015054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015058:	4619      	mov	r1, r3
 801505a:	4810      	ldr	r0, [pc, #64]	; (801509c <HAL_DCMI_MspInit+0x174>)
 801505c:	f7ec fce8 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8015060:	2350      	movs	r3, #80	; 0x50
 8015062:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015064:	2302      	movs	r3, #2
 8015066:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015068:	2300      	movs	r3, #0
 801506a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801506c:	2300      	movs	r3, #0
 801506e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8015070:	230d      	movs	r3, #13
 8015072:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015078:	4619      	mov	r1, r3
 801507a:	4809      	ldr	r0, [pc, #36]	; (80150a0 <HAL_DCMI_MspInit+0x178>)
 801507c:	f7ec fcd8 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8015080:	bf00      	nop
 8015082:	3738      	adds	r7, #56	; 0x38
 8015084:	46bd      	mov	sp, r7
 8015086:	bd80      	pop	{r7, pc}
 8015088:	50050000 	.word	0x50050000
 801508c:	40023800 	.word	0x40023800
 8015090:	40021000 	.word	0x40021000
 8015094:	40020c00 	.word	0x40020c00
 8015098:	40021800 	.word	0x40021800
 801509c:	40021c00 	.word	0x40021c00
 80150a0:	40020000 	.word	0x40020000

080150a4 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	b084      	sub	sp, #16
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	4a0d      	ldr	r2, [pc, #52]	; (80150e8 <HAL_DMA2D_MspInit+0x44>)
 80150b2:	4293      	cmp	r3, r2
 80150b4:	d113      	bne.n	80150de <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80150b6:	4b0d      	ldr	r3, [pc, #52]	; (80150ec <HAL_DMA2D_MspInit+0x48>)
 80150b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80150ba:	4a0c      	ldr	r2, [pc, #48]	; (80150ec <HAL_DMA2D_MspInit+0x48>)
 80150bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80150c0:	6313      	str	r3, [r2, #48]	; 0x30
 80150c2:	4b0a      	ldr	r3, [pc, #40]	; (80150ec <HAL_DMA2D_MspInit+0x48>)
 80150c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80150c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80150ca:	60fb      	str	r3, [r7, #12]
 80150cc:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80150ce:	2200      	movs	r2, #0
 80150d0:	2105      	movs	r1, #5
 80150d2:	205a      	movs	r0, #90	; 0x5a
 80150d4:	f7eb fd96 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80150d8:	205a      	movs	r0, #90	; 0x5a
 80150da:	f7eb fdaf 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80150de:	bf00      	nop
 80150e0:	3710      	adds	r7, #16
 80150e2:	46bd      	mov	sp, r7
 80150e4:	bd80      	pop	{r7, pc}
 80150e6:	bf00      	nop
 80150e8:	4002b000 	.word	0x4002b000
 80150ec:	40023800 	.word	0x40023800

080150f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80150f0:	b580      	push	{r7, lr}
 80150f2:	b08c      	sub	sp, #48	; 0x30
 80150f4:	af00      	add	r7, sp, #0
 80150f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80150f8:	f107 031c 	add.w	r3, r7, #28
 80150fc:	2200      	movs	r2, #0
 80150fe:	601a      	str	r2, [r3, #0]
 8015100:	605a      	str	r2, [r3, #4]
 8015102:	609a      	str	r2, [r3, #8]
 8015104:	60da      	str	r2, [r3, #12]
 8015106:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	681b      	ldr	r3, [r3, #0]
 801510c:	4a2f      	ldr	r2, [pc, #188]	; (80151cc <HAL_I2C_MspInit+0xdc>)
 801510e:	4293      	cmp	r3, r2
 8015110:	d129      	bne.n	8015166 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015112:	4b2f      	ldr	r3, [pc, #188]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 8015114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015116:	4a2e      	ldr	r2, [pc, #184]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 8015118:	f043 0302 	orr.w	r3, r3, #2
 801511c:	6313      	str	r3, [r2, #48]	; 0x30
 801511e:	4b2c      	ldr	r3, [pc, #176]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 8015120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015122:	f003 0302 	and.w	r3, r3, #2
 8015126:	61bb      	str	r3, [r7, #24]
 8015128:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 801512a:	f44f 7340 	mov.w	r3, #768	; 0x300
 801512e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8015130:	2312      	movs	r3, #18
 8015132:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8015134:	2301      	movs	r3, #1
 8015136:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015138:	2300      	movs	r3, #0
 801513a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 801513c:	2304      	movs	r3, #4
 801513e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015140:	f107 031c 	add.w	r3, r7, #28
 8015144:	4619      	mov	r1, r3
 8015146:	4823      	ldr	r0, [pc, #140]	; (80151d4 <HAL_I2C_MspInit+0xe4>)
 8015148:	f7ec fc72 	bl	8001a30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 801514c:	4b20      	ldr	r3, [pc, #128]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 801514e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015150:	4a1f      	ldr	r2, [pc, #124]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 8015152:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8015156:	6413      	str	r3, [r2, #64]	; 0x40
 8015158:	4b1d      	ldr	r3, [pc, #116]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 801515a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801515c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8015160:	617b      	str	r3, [r7, #20]
 8015162:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8015164:	e02d      	b.n	80151c2 <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	681b      	ldr	r3, [r3, #0]
 801516a:	4a1b      	ldr	r2, [pc, #108]	; (80151d8 <HAL_I2C_MspInit+0xe8>)
 801516c:	4293      	cmp	r3, r2
 801516e:	d128      	bne.n	80151c2 <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8015170:	4b17      	ldr	r3, [pc, #92]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 8015172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015174:	4a16      	ldr	r2, [pc, #88]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 8015176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801517a:	6313      	str	r3, [r2, #48]	; 0x30
 801517c:	4b14      	ldr	r3, [pc, #80]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 801517e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015184:	613b      	str	r3, [r7, #16]
 8015186:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8015188:	f44f 73c0 	mov.w	r3, #384	; 0x180
 801518c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801518e:	2312      	movs	r3, #18
 8015190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8015192:	2301      	movs	r3, #1
 8015194:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015196:	2303      	movs	r3, #3
 8015198:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 801519a:	2304      	movs	r3, #4
 801519c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 801519e:	f107 031c 	add.w	r3, r7, #28
 80151a2:	4619      	mov	r1, r3
 80151a4:	480d      	ldr	r0, [pc, #52]	; (80151dc <HAL_I2C_MspInit+0xec>)
 80151a6:	f7ec fc43 	bl	8001a30 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80151aa:	4b09      	ldr	r3, [pc, #36]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 80151ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80151ae:	4a08      	ldr	r2, [pc, #32]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 80151b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80151b4:	6413      	str	r3, [r2, #64]	; 0x40
 80151b6:	4b06      	ldr	r3, [pc, #24]	; (80151d0 <HAL_I2C_MspInit+0xe0>)
 80151b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80151ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80151be:	60fb      	str	r3, [r7, #12]
 80151c0:	68fb      	ldr	r3, [r7, #12]
}
 80151c2:	bf00      	nop
 80151c4:	3730      	adds	r7, #48	; 0x30
 80151c6:	46bd      	mov	sp, r7
 80151c8:	bd80      	pop	{r7, pc}
 80151ca:	bf00      	nop
 80151cc:	40005400 	.word	0x40005400
 80151d0:	40023800 	.word	0x40023800
 80151d4:	40020400 	.word	0x40020400
 80151d8:	40005c00 	.word	0x40005c00
 80151dc:	40021c00 	.word	0x40021c00

080151e0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80151e0:	b580      	push	{r7, lr}
 80151e2:	b08e      	sub	sp, #56	; 0x38
 80151e4:	af00      	add	r7, sp, #0
 80151e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80151e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80151ec:	2200      	movs	r2, #0
 80151ee:	601a      	str	r2, [r3, #0]
 80151f0:	605a      	str	r2, [r3, #4]
 80151f2:	609a      	str	r2, [r3, #8]
 80151f4:	60da      	str	r2, [r3, #12]
 80151f6:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	681b      	ldr	r3, [r3, #0]
 80151fc:	4a55      	ldr	r2, [pc, #340]	; (8015354 <HAL_LTDC_MspInit+0x174>)
 80151fe:	4293      	cmp	r3, r2
 8015200:	f040 80a3 	bne.w	801534a <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8015204:	4b54      	ldr	r3, [pc, #336]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015208:	4a53      	ldr	r2, [pc, #332]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801520a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801520e:	6453      	str	r3, [r2, #68]	; 0x44
 8015210:	4b51      	ldr	r3, [pc, #324]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015214:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8015218:	623b      	str	r3, [r7, #32]
 801521a:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 801521c:	4b4e      	ldr	r3, [pc, #312]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801521e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015220:	4a4d      	ldr	r2, [pc, #308]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015222:	f043 0310 	orr.w	r3, r3, #16
 8015226:	6313      	str	r3, [r2, #48]	; 0x30
 8015228:	4b4b      	ldr	r3, [pc, #300]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801522a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801522c:	f003 0310 	and.w	r3, r3, #16
 8015230:	61fb      	str	r3, [r7, #28]
 8015232:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8015234:	4b48      	ldr	r3, [pc, #288]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015238:	4a47      	ldr	r2, [pc, #284]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801523a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801523e:	6313      	str	r3, [r2, #48]	; 0x30
 8015240:	4b45      	ldr	r3, [pc, #276]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8015248:	61bb      	str	r3, [r7, #24]
 801524a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 801524c:	4b42      	ldr	r3, [pc, #264]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801524e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015250:	4a41      	ldr	r2, [pc, #260]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015252:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8015256:	6313      	str	r3, [r2, #48]	; 0x30
 8015258:	4b3f      	ldr	r3, [pc, #252]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801525a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801525c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015260:	617b      	str	r3, [r7, #20]
 8015262:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8015264:	4b3c      	ldr	r3, [pc, #240]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015268:	4a3b      	ldr	r2, [pc, #236]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801526a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801526e:	6313      	str	r3, [r2, #48]	; 0x30
 8015270:	4b39      	ldr	r3, [pc, #228]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015278:	613b      	str	r3, [r7, #16]
 801527a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 801527c:	4b36      	ldr	r3, [pc, #216]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801527e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015280:	4a35      	ldr	r2, [pc, #212]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 8015282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015286:	6313      	str	r3, [r2, #48]	; 0x30
 8015288:	4b33      	ldr	r3, [pc, #204]	; (8015358 <HAL_LTDC_MspInit+0x178>)
 801528a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801528c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015290:	60fb      	str	r3, [r7, #12]
 8015292:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2 
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8015294:	2310      	movs	r3, #16
 8015296:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015298:	2302      	movs	r3, #2
 801529a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801529c:	2300      	movs	r3, #0
 801529e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80152a0:	2300      	movs	r3, #0
 80152a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80152a4:	230e      	movs	r3, #14
 80152a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80152a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80152ac:	4619      	mov	r1, r3
 80152ae:	482b      	ldr	r0, [pc, #172]	; (801535c <HAL_LTDC_MspInit+0x17c>)
 80152b0:	f7ec fbbe 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin 
 80152b4:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80152b8:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin 
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin 
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80152ba:	2302      	movs	r3, #2
 80152bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80152be:	2300      	movs	r3, #0
 80152c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80152c2:	2300      	movs	r3, #0
 80152c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80152c6:	230e      	movs	r3, #14
 80152c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80152ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80152ce:	4619      	mov	r1, r3
 80152d0:	4823      	ldr	r0, [pc, #140]	; (8015360 <HAL_LTDC_MspInit+0x180>)
 80152d2:	f7ec fbad 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin 
 80152d6:	23f7      	movs	r3, #247	; 0xf7
 80152d8:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80152da:	2302      	movs	r3, #2
 80152dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80152de:	2300      	movs	r3, #0
 80152e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80152e2:	2300      	movs	r3, #0
 80152e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80152e6:	230e      	movs	r3, #14
 80152e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80152ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80152ee:	4619      	mov	r1, r3
 80152f0:	481c      	ldr	r0, [pc, #112]	; (8015364 <HAL_LTDC_MspInit+0x184>)
 80152f2:	f7ec fb9d 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80152f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80152fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80152fc:	2302      	movs	r3, #2
 80152fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015300:	2300      	movs	r3, #0
 8015302:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015304:	2300      	movs	r3, #0
 8015306:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8015308:	2309      	movs	r3, #9
 801530a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 801530c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015310:	4619      	mov	r1, r3
 8015312:	4815      	ldr	r0, [pc, #84]	; (8015368 <HAL_LTDC_MspInit+0x188>)
 8015314:	f7ec fb8c 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8015318:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 801531c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801531e:	2302      	movs	r3, #2
 8015320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015322:	2300      	movs	r3, #0
 8015324:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015326:	2300      	movs	r3, #0
 8015328:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 801532a:	230e      	movs	r3, #14
 801532c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 801532e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015332:	4619      	mov	r1, r3
 8015334:	480d      	ldr	r0, [pc, #52]	; (801536c <HAL_LTDC_MspInit+0x18c>)
 8015336:	f7ec fb7b 	bl	8001a30 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 801533a:	2200      	movs	r2, #0
 801533c:	2105      	movs	r1, #5
 801533e:	2058      	movs	r0, #88	; 0x58
 8015340:	f7eb fc60 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8015344:	2058      	movs	r0, #88	; 0x58
 8015346:	f7eb fc79 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 801534a:	bf00      	nop
 801534c:	3738      	adds	r7, #56	; 0x38
 801534e:	46bd      	mov	sp, r7
 8015350:	bd80      	pop	{r7, pc}
 8015352:	bf00      	nop
 8015354:	40016800 	.word	0x40016800
 8015358:	40023800 	.word	0x40023800
 801535c:	40021000 	.word	0x40021000
 8015360:	40022400 	.word	0x40022400
 8015364:	40022800 	.word	0x40022800
 8015368:	40021800 	.word	0x40021800
 801536c:	40022000 	.word	0x40022000

08015370 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b08c      	sub	sp, #48	; 0x30
 8015374:	af00      	add	r7, sp, #0
 8015376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015378:	f107 031c 	add.w	r3, r7, #28
 801537c:	2200      	movs	r2, #0
 801537e:	601a      	str	r2, [r3, #0]
 8015380:	605a      	str	r2, [r3, #4]
 8015382:	609a      	str	r2, [r3, #8]
 8015384:	60da      	str	r2, [r3, #12]
 8015386:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	681b      	ldr	r3, [r3, #0]
 801538c:	4a3b      	ldr	r2, [pc, #236]	; (801547c <HAL_QSPI_MspInit+0x10c>)
 801538e:	4293      	cmp	r3, r2
 8015390:	d170      	bne.n	8015474 <HAL_QSPI_MspInit+0x104>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8015392:	4b3b      	ldr	r3, [pc, #236]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 8015394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015396:	4a3a      	ldr	r2, [pc, #232]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 8015398:	f043 0302 	orr.w	r3, r3, #2
 801539c:	6393      	str	r3, [r2, #56]	; 0x38
 801539e:	4b38      	ldr	r3, [pc, #224]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80153a2:	f003 0302 	and.w	r3, r3, #2
 80153a6:	61bb      	str	r3, [r7, #24]
 80153a8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80153aa:	4b35      	ldr	r3, [pc, #212]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153ae:	4a34      	ldr	r2, [pc, #208]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153b0:	f043 0310 	orr.w	r3, r3, #16
 80153b4:	6313      	str	r3, [r2, #48]	; 0x30
 80153b6:	4b32      	ldr	r3, [pc, #200]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153ba:	f003 0310 	and.w	r3, r3, #16
 80153be:	617b      	str	r3, [r7, #20]
 80153c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80153c2:	4b2f      	ldr	r3, [pc, #188]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153c6:	4a2e      	ldr	r2, [pc, #184]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153c8:	f043 0302 	orr.w	r3, r3, #2
 80153cc:	6313      	str	r3, [r2, #48]	; 0x30
 80153ce:	4b2c      	ldr	r3, [pc, #176]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153d2:	f003 0302 	and.w	r3, r3, #2
 80153d6:	613b      	str	r3, [r7, #16]
 80153d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80153da:	4b29      	ldr	r3, [pc, #164]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153de:	4a28      	ldr	r2, [pc, #160]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153e0:	f043 0308 	orr.w	r3, r3, #8
 80153e4:	6313      	str	r3, [r2, #48]	; 0x30
 80153e6:	4b26      	ldr	r3, [pc, #152]	; (8015480 <HAL_QSPI_MspInit+0x110>)
 80153e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80153ea:	f003 0308 	and.w	r3, r3, #8
 80153ee:	60fb      	str	r3, [r7, #12]
 80153f0:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0 
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80153f2:	2304      	movs	r3, #4
 80153f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80153f6:	2302      	movs	r3, #2
 80153f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80153fa:	2300      	movs	r3, #0
 80153fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80153fe:	2303      	movs	r3, #3
 8015400:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8015402:	2309      	movs	r3, #9
 8015404:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8015406:	f107 031c 	add.w	r3, r7, #28
 801540a:	4619      	mov	r1, r3
 801540c:	481d      	ldr	r0, [pc, #116]	; (8015484 <HAL_QSPI_MspInit+0x114>)
 801540e:	f7ec fb0f 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8015412:	2340      	movs	r3, #64	; 0x40
 8015414:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015416:	2302      	movs	r3, #2
 8015418:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801541a:	2300      	movs	r3, #0
 801541c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801541e:	2303      	movs	r3, #3
 8015420:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8015422:	230a      	movs	r3, #10
 8015424:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8015426:	f107 031c 	add.w	r3, r7, #28
 801542a:	4619      	mov	r1, r3
 801542c:	4816      	ldr	r0, [pc, #88]	; (8015488 <HAL_QSPI_MspInit+0x118>)
 801542e:	f7ec faff 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8015432:	2304      	movs	r3, #4
 8015434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015436:	2302      	movs	r3, #2
 8015438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801543a:	2300      	movs	r3, #0
 801543c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801543e:	2303      	movs	r3, #3
 8015440:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8015442:	2309      	movs	r3, #9
 8015444:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015446:	f107 031c 	add.w	r3, r7, #28
 801544a:	4619      	mov	r1, r3
 801544c:	480e      	ldr	r0, [pc, #56]	; (8015488 <HAL_QSPI_MspInit+0x118>)
 801544e:	f7ec faef 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8015452:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8015456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015458:	2302      	movs	r3, #2
 801545a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801545c:	2300      	movs	r3, #0
 801545e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015460:	2303      	movs	r3, #3
 8015462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8015464:	2309      	movs	r3, #9
 8015466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8015468:	f107 031c 	add.w	r3, r7, #28
 801546c:	4619      	mov	r1, r3
 801546e:	4807      	ldr	r0, [pc, #28]	; (801548c <HAL_QSPI_MspInit+0x11c>)
 8015470:	f7ec fade 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8015474:	bf00      	nop
 8015476:	3730      	adds	r7, #48	; 0x30
 8015478:	46bd      	mov	sp, r7
 801547a:	bd80      	pop	{r7, pc}
 801547c:	a0001000 	.word	0xa0001000
 8015480:	40023800 	.word	0x40023800
 8015484:	40021000 	.word	0x40021000
 8015488:	40020400 	.word	0x40020400
 801548c:	40020c00 	.word	0x40020c00

08015490 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8015490:	b480      	push	{r7}
 8015492:	b083      	sub	sp, #12
 8015494:	af00      	add	r7, sp, #0
 8015496:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	681b      	ldr	r3, [r3, #0]
 801549c:	4a07      	ldr	r2, [pc, #28]	; (80154bc <HAL_RTC_MspInit+0x2c>)
 801549e:	4293      	cmp	r3, r2
 80154a0:	d105      	bne.n	80154ae <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80154a2:	4b07      	ldr	r3, [pc, #28]	; (80154c0 <HAL_RTC_MspInit+0x30>)
 80154a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80154a6:	4a06      	ldr	r2, [pc, #24]	; (80154c0 <HAL_RTC_MspInit+0x30>)
 80154a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80154ac:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80154ae:	bf00      	nop
 80154b0:	370c      	adds	r7, #12
 80154b2:	46bd      	mov	sp, r7
 80154b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b8:	4770      	bx	lr
 80154ba:	bf00      	nop
 80154bc:	40002800 	.word	0x40002800
 80154c0:	40023800 	.word	0x40023800

080154c4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80154c4:	b580      	push	{r7, lr}
 80154c6:	b08a      	sub	sp, #40	; 0x28
 80154c8:	af00      	add	r7, sp, #0
 80154ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80154cc:	f107 0314 	add.w	r3, r7, #20
 80154d0:	2200      	movs	r2, #0
 80154d2:	601a      	str	r2, [r3, #0]
 80154d4:	605a      	str	r2, [r3, #4]
 80154d6:	609a      	str	r2, [r3, #8]
 80154d8:	60da      	str	r2, [r3, #12]
 80154da:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	4a65      	ldr	r2, [pc, #404]	; (8015678 <HAL_SD_MspInit+0x1b4>)
 80154e2:	4293      	cmp	r3, r2
 80154e4:	f040 80c3 	bne.w	801566e <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80154e8:	4b64      	ldr	r3, [pc, #400]	; (801567c <HAL_SD_MspInit+0x1b8>)
 80154ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80154ec:	4a63      	ldr	r2, [pc, #396]	; (801567c <HAL_SD_MspInit+0x1b8>)
 80154ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80154f2:	6453      	str	r3, [r2, #68]	; 0x44
 80154f4:	4b61      	ldr	r3, [pc, #388]	; (801567c <HAL_SD_MspInit+0x1b8>)
 80154f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80154f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80154fc:	613b      	str	r3, [r7, #16]
 80154fe:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8015500:	4b5e      	ldr	r3, [pc, #376]	; (801567c <HAL_SD_MspInit+0x1b8>)
 8015502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015504:	4a5d      	ldr	r2, [pc, #372]	; (801567c <HAL_SD_MspInit+0x1b8>)
 8015506:	f043 0304 	orr.w	r3, r3, #4
 801550a:	6313      	str	r3, [r2, #48]	; 0x30
 801550c:	4b5b      	ldr	r3, [pc, #364]	; (801567c <HAL_SD_MspInit+0x1b8>)
 801550e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015510:	f003 0304 	and.w	r3, r3, #4
 8015514:	60fb      	str	r3, [r7, #12]
 8015516:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8015518:	4b58      	ldr	r3, [pc, #352]	; (801567c <HAL_SD_MspInit+0x1b8>)
 801551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801551c:	4a57      	ldr	r2, [pc, #348]	; (801567c <HAL_SD_MspInit+0x1b8>)
 801551e:	f043 0308 	orr.w	r3, r3, #8
 8015522:	6313      	str	r3, [r2, #48]	; 0x30
 8015524:	4b55      	ldr	r3, [pc, #340]	; (801567c <HAL_SD_MspInit+0x1b8>)
 8015526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015528:	f003 0308 	and.w	r3, r3, #8
 801552c:	60bb      	str	r3, [r7, #8]
 801552e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0 
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9 
 8015530:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8015534:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015536:	2302      	movs	r3, #2
 8015538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801553a:	2300      	movs	r3, #0
 801553c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801553e:	2303      	movs	r3, #3
 8015540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8015542:	230c      	movs	r3, #12
 8015544:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015546:	f107 0314 	add.w	r3, r7, #20
 801554a:	4619      	mov	r1, r3
 801554c:	484c      	ldr	r0, [pc, #304]	; (8015680 <HAL_SD_MspInit+0x1bc>)
 801554e:	f7ec fa6f 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8015552:	2304      	movs	r3, #4
 8015554:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015556:	2302      	movs	r3, #2
 8015558:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801555a:	2300      	movs	r3, #0
 801555c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801555e:	2303      	movs	r3, #3
 8015560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8015562:	230c      	movs	r3, #12
 8015564:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8015566:	f107 0314 	add.w	r3, r7, #20
 801556a:	4619      	mov	r1, r3
 801556c:	4845      	ldr	r0, [pc, #276]	; (8015684 <HAL_SD_MspInit+0x1c0>)
 801556e:	f7ec fa5f 	bl	8001a30 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 8015572:	4b45      	ldr	r3, [pc, #276]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 8015574:	4a45      	ldr	r2, [pc, #276]	; (801568c <HAL_SD_MspInit+0x1c8>)
 8015576:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8015578:	4b43      	ldr	r3, [pc, #268]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 801557a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801557e:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8015580:	4b41      	ldr	r3, [pc, #260]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 8015582:	2240      	movs	r2, #64	; 0x40
 8015584:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8015586:	4b40      	ldr	r3, [pc, #256]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 8015588:	2200      	movs	r2, #0
 801558a:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 801558c:	4b3e      	ldr	r3, [pc, #248]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 801558e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015592:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015594:	4b3c      	ldr	r3, [pc, #240]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 8015596:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801559a:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801559c:	4b3a      	ldr	r3, [pc, #232]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 801559e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80155a2:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 80155a4:	4b38      	ldr	r3, [pc, #224]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155a6:	2220      	movs	r2, #32
 80155a8:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80155aa:	4b37      	ldr	r3, [pc, #220]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155ac:	2200      	movs	r2, #0
 80155ae:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80155b0:	4b35      	ldr	r3, [pc, #212]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155b2:	2204      	movs	r2, #4
 80155b4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80155b6:	4b34      	ldr	r3, [pc, #208]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155b8:	2203      	movs	r2, #3
 80155ba:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 80155bc:	4b32      	ldr	r3, [pc, #200]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155be:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80155c2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80155c4:	4b30      	ldr	r3, [pc, #192]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80155ca:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80155cc:	482e      	ldr	r0, [pc, #184]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155ce:	f7eb fc9f 	bl	8000f10 <HAL_DMA_Init>
 80155d2:	4603      	mov	r3, r0
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	d001      	beq.n	80155dc <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 80155d8:	f7ff f9dc 	bl	8014994 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	4a2a      	ldr	r2, [pc, #168]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155e0:	641a      	str	r2, [r3, #64]	; 0x40
 80155e2:	4a29      	ldr	r2, [pc, #164]	; (8015688 <HAL_SD_MspInit+0x1c4>)
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 80155e8:	4b29      	ldr	r3, [pc, #164]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 80155ea:	4a2a      	ldr	r2, [pc, #168]	; (8015694 <HAL_SD_MspInit+0x1d0>)
 80155ec:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80155ee:	4b28      	ldr	r3, [pc, #160]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 80155f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80155f4:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80155f6:	4b26      	ldr	r3, [pc, #152]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 80155f8:	2200      	movs	r2, #0
 80155fa:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80155fc:	4b24      	ldr	r3, [pc, #144]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 80155fe:	2200      	movs	r2, #0
 8015600:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8015602:	4b23      	ldr	r3, [pc, #140]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015604:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015608:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 801560a:	4b21      	ldr	r3, [pc, #132]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 801560c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8015610:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8015612:	4b1f      	ldr	r3, [pc, #124]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015614:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015618:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 801561a:	4b1d      	ldr	r3, [pc, #116]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 801561c:	2220      	movs	r2, #32
 801561e:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8015620:	4b1b      	ldr	r3, [pc, #108]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015622:	2200      	movs	r2, #0
 8015624:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015626:	4b1a      	ldr	r3, [pc, #104]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015628:	2204      	movs	r2, #4
 801562a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 801562c:	4b18      	ldr	r3, [pc, #96]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 801562e:	2203      	movs	r2, #3
 8015630:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8015632:	4b17      	ldr	r3, [pc, #92]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015634:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8015638:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 801563a:	4b15      	ldr	r3, [pc, #84]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 801563c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8015640:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8015642:	4813      	ldr	r0, [pc, #76]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015644:	f7eb fc64 	bl	8000f10 <HAL_DMA_Init>
 8015648:	4603      	mov	r3, r0
 801564a:	2b00      	cmp	r3, #0
 801564c:	d001      	beq.n	8015652 <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 801564e:	f7ff f9a1 	bl	8014994 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	4a0e      	ldr	r2, [pc, #56]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 8015656:	63da      	str	r2, [r3, #60]	; 0x3c
 8015658:	4a0d      	ldr	r2, [pc, #52]	; (8015690 <HAL_SD_MspInit+0x1cc>)
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 801565e:	2200      	movs	r2, #0
 8015660:	2105      	movs	r1, #5
 8015662:	2031      	movs	r0, #49	; 0x31
 8015664:	f7eb face 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8015668:	2031      	movs	r0, #49	; 0x31
 801566a:	f7eb fae7 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 801566e:	bf00      	nop
 8015670:	3728      	adds	r7, #40	; 0x28
 8015672:	46bd      	mov	sp, r7
 8015674:	bd80      	pop	{r7, pc}
 8015676:	bf00      	nop
 8015678:	40012c00 	.word	0x40012c00
 801567c:	40023800 	.word	0x40023800
 8015680:	40020800 	.word	0x40020800
 8015684:	40020c00 	.word	0x40020c00
 8015688:	20011904 	.word	0x20011904
 801568c:	40026458 	.word	0x40026458
 8015690:	200116fc 	.word	0x200116fc
 8015694:	400264a0 	.word	0x400264a0

08015698 <HAL_SPDIFRX_MspInit>:
* This function configures the hardware resources used in this example
* @param hspdifrx: SPDIFRX handle pointer
* @retval None
*/
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8015698:	b580      	push	{r7, lr}
 801569a:	b08a      	sub	sp, #40	; 0x28
 801569c:	af00      	add	r7, sp, #0
 801569e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80156a0:	f107 0314 	add.w	r3, r7, #20
 80156a4:	2200      	movs	r2, #0
 80156a6:	601a      	str	r2, [r3, #0]
 80156a8:	605a      	str	r2, [r3, #4]
 80156aa:	609a      	str	r2, [r3, #8]
 80156ac:	60da      	str	r2, [r3, #12]
 80156ae:	611a      	str	r2, [r3, #16]
  if(hspdifrx->Instance==SPDIFRX)
 80156b0:	687b      	ldr	r3, [r7, #4]
 80156b2:	681b      	ldr	r3, [r3, #0]
 80156b4:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 80156b8:	d127      	bne.n	801570a <HAL_SPDIFRX_MspInit+0x72>
  {
  /* USER CODE BEGIN SPDIFRX_MspInit 0 */

  /* USER CODE END SPDIFRX_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 80156ba:	4b16      	ldr	r3, [pc, #88]	; (8015714 <HAL_SPDIFRX_MspInit+0x7c>)
 80156bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80156be:	4a15      	ldr	r2, [pc, #84]	; (8015714 <HAL_SPDIFRX_MspInit+0x7c>)
 80156c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80156c4:	6413      	str	r3, [r2, #64]	; 0x40
 80156c6:	4b13      	ldr	r3, [pc, #76]	; (8015714 <HAL_SPDIFRX_MspInit+0x7c>)
 80156c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80156ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80156ce:	613b      	str	r3, [r7, #16]
 80156d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80156d2:	4b10      	ldr	r3, [pc, #64]	; (8015714 <HAL_SPDIFRX_MspInit+0x7c>)
 80156d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80156d6:	4a0f      	ldr	r2, [pc, #60]	; (8015714 <HAL_SPDIFRX_MspInit+0x7c>)
 80156d8:	f043 0308 	orr.w	r3, r3, #8
 80156dc:	6313      	str	r3, [r2, #48]	; 0x30
 80156de:	4b0d      	ldr	r3, [pc, #52]	; (8015714 <HAL_SPDIFRX_MspInit+0x7c>)
 80156e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80156e2:	f003 0308 	and.w	r3, r3, #8
 80156e6:	60fb      	str	r3, [r7, #12]
 80156e8:	68fb      	ldr	r3, [r7, #12]
    /**SPDIFRX GPIO Configuration    
    PD7     ------> SPDIFRX_IN0 
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80156ea:	2380      	movs	r3, #128	; 0x80
 80156ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80156ee:	2302      	movs	r3, #2
 80156f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80156f2:	2300      	movs	r3, #0
 80156f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80156f6:	2300      	movs	r3, #0
 80156f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80156fa:	2308      	movs	r3, #8
 80156fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80156fe:	f107 0314 	add.w	r3, r7, #20
 8015702:	4619      	mov	r1, r3
 8015704:	4804      	ldr	r0, [pc, #16]	; (8015718 <HAL_SPDIFRX_MspInit+0x80>)
 8015706:	f7ec f993 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }

}
 801570a:	bf00      	nop
 801570c:	3728      	adds	r7, #40	; 0x28
 801570e:	46bd      	mov	sp, r7
 8015710:	bd80      	pop	{r7, pc}
 8015712:	bf00      	nop
 8015714:	40023800 	.word	0x40023800
 8015718:	40020c00 	.word	0x40020c00

0801571c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 801571c:	b480      	push	{r7}
 801571e:	b089      	sub	sp, #36	; 0x24
 8015720:	af00      	add	r7, sp, #0
 8015722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	4a2e      	ldr	r2, [pc, #184]	; (80157e4 <HAL_TIM_Base_MspInit+0xc8>)
 801572a:	4293      	cmp	r3, r2
 801572c:	d10c      	bne.n	8015748 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 801572e:	4b2e      	ldr	r3, [pc, #184]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015732:	4a2d      	ldr	r2, [pc, #180]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015734:	f043 0301 	orr.w	r3, r3, #1
 8015738:	6453      	str	r3, [r2, #68]	; 0x44
 801573a:	4b2b      	ldr	r3, [pc, #172]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 801573c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801573e:	f003 0301 	and.w	r3, r3, #1
 8015742:	61fb      	str	r3, [r7, #28]
 8015744:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8015746:	e046      	b.n	80157d6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015750:	d10c      	bne.n	801576c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8015752:	4b25      	ldr	r3, [pc, #148]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015756:	4a24      	ldr	r2, [pc, #144]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015758:	f043 0301 	orr.w	r3, r3, #1
 801575c:	6413      	str	r3, [r2, #64]	; 0x40
 801575e:	4b22      	ldr	r3, [pc, #136]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015762:	f003 0301 	and.w	r3, r3, #1
 8015766:	61bb      	str	r3, [r7, #24]
 8015768:	69bb      	ldr	r3, [r7, #24]
}
 801576a:	e034      	b.n	80157d6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	681b      	ldr	r3, [r3, #0]
 8015770:	4a1e      	ldr	r2, [pc, #120]	; (80157ec <HAL_TIM_Base_MspInit+0xd0>)
 8015772:	4293      	cmp	r3, r2
 8015774:	d10c      	bne.n	8015790 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8015776:	4b1c      	ldr	r3, [pc, #112]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801577a:	4a1b      	ldr	r2, [pc, #108]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 801577c:	f043 0302 	orr.w	r3, r3, #2
 8015780:	6413      	str	r3, [r2, #64]	; 0x40
 8015782:	4b19      	ldr	r3, [pc, #100]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 8015784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015786:	f003 0302 	and.w	r3, r3, #2
 801578a:	617b      	str	r3, [r7, #20]
 801578c:	697b      	ldr	r3, [r7, #20]
}
 801578e:	e022      	b.n	80157d6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	681b      	ldr	r3, [r3, #0]
 8015794:	4a16      	ldr	r2, [pc, #88]	; (80157f0 <HAL_TIM_Base_MspInit+0xd4>)
 8015796:	4293      	cmp	r3, r2
 8015798:	d10c      	bne.n	80157b4 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 801579a:	4b13      	ldr	r3, [pc, #76]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 801579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801579e:	4a12      	ldr	r2, [pc, #72]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 80157a0:	f043 0308 	orr.w	r3, r3, #8
 80157a4:	6413      	str	r3, [r2, #64]	; 0x40
 80157a6:	4b10      	ldr	r3, [pc, #64]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 80157a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80157aa:	f003 0308 	and.w	r3, r3, #8
 80157ae:	613b      	str	r3, [r7, #16]
 80157b0:	693b      	ldr	r3, [r7, #16]
}
 80157b2:	e010      	b.n	80157d6 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	4a0e      	ldr	r2, [pc, #56]	; (80157f4 <HAL_TIM_Base_MspInit+0xd8>)
 80157ba:	4293      	cmp	r3, r2
 80157bc:	d10b      	bne.n	80157d6 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80157be:	4b0a      	ldr	r3, [pc, #40]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 80157c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80157c2:	4a09      	ldr	r2, [pc, #36]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 80157c4:	f043 0302 	orr.w	r3, r3, #2
 80157c8:	6453      	str	r3, [r2, #68]	; 0x44
 80157ca:	4b07      	ldr	r3, [pc, #28]	; (80157e8 <HAL_TIM_Base_MspInit+0xcc>)
 80157cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80157ce:	f003 0302 	and.w	r3, r3, #2
 80157d2:	60fb      	str	r3, [r7, #12]
 80157d4:	68fb      	ldr	r3, [r7, #12]
}
 80157d6:	bf00      	nop
 80157d8:	3724      	adds	r7, #36	; 0x24
 80157da:	46bd      	mov	sp, r7
 80157dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157e0:	4770      	bx	lr
 80157e2:	bf00      	nop
 80157e4:	40010000 	.word	0x40010000
 80157e8:	40023800 	.word	0x40023800
 80157ec:	40000400 	.word	0x40000400
 80157f0:	40000c00 	.word	0x40000c00
 80157f4:	40010400 	.word	0x40010400

080157f8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80157f8:	b480      	push	{r7}
 80157fa:	b085      	sub	sp, #20
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	4a0a      	ldr	r2, [pc, #40]	; (8015830 <HAL_TIM_PWM_MspInit+0x38>)
 8015806:	4293      	cmp	r3, r2
 8015808:	d10b      	bne.n	8015822 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 801580a:	4b0a      	ldr	r3, [pc, #40]	; (8015834 <HAL_TIM_PWM_MspInit+0x3c>)
 801580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801580e:	4a09      	ldr	r2, [pc, #36]	; (8015834 <HAL_TIM_PWM_MspInit+0x3c>)
 8015810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015814:	6413      	str	r3, [r2, #64]	; 0x40
 8015816:	4b07      	ldr	r3, [pc, #28]	; (8015834 <HAL_TIM_PWM_MspInit+0x3c>)
 8015818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801581a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801581e:	60fb      	str	r3, [r7, #12]
 8015820:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8015822:	bf00      	nop
 8015824:	3714      	adds	r7, #20
 8015826:	46bd      	mov	sp, r7
 8015828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801582c:	4770      	bx	lr
 801582e:	bf00      	nop
 8015830:	40001800 	.word	0x40001800
 8015834:	40023800 	.word	0x40023800

08015838 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8015838:	b580      	push	{r7, lr}
 801583a:	b08c      	sub	sp, #48	; 0x30
 801583c:	af00      	add	r7, sp, #0
 801583e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015840:	f107 031c 	add.w	r3, r7, #28
 8015844:	2200      	movs	r2, #0
 8015846:	601a      	str	r2, [r3, #0]
 8015848:	605a      	str	r2, [r3, #4]
 801584a:	609a      	str	r2, [r3, #8]
 801584c:	60da      	str	r2, [r3, #12]
 801584e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	681b      	ldr	r3, [r3, #0]
 8015854:	4a56      	ldr	r2, [pc, #344]	; (80159b0 <HAL_TIM_MspPostInit+0x178>)
 8015856:	4293      	cmp	r3, r2
 8015858:	d11d      	bne.n	8015896 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801585a:	4b56      	ldr	r3, [pc, #344]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 801585c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801585e:	4a55      	ldr	r2, [pc, #340]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 8015860:	f043 0301 	orr.w	r3, r3, #1
 8015864:	6313      	str	r3, [r2, #48]	; 0x30
 8015866:	4b53      	ldr	r3, [pc, #332]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 8015868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801586a:	f003 0301 	and.w	r3, r3, #1
 801586e:	61bb      	str	r3, [r7, #24]
 8015870:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8015872:	f44f 7380 	mov.w	r3, #256	; 0x100
 8015876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015878:	2302      	movs	r3, #2
 801587a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801587c:	2300      	movs	r3, #0
 801587e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015880:	2300      	movs	r3, #0
 8015882:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8015884:	2301      	movs	r3, #1
 8015886:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8015888:	f107 031c 	add.w	r3, r7, #28
 801588c:	4619      	mov	r1, r3
 801588e:	484a      	ldr	r0, [pc, #296]	; (80159b8 <HAL_TIM_MspPostInit+0x180>)
 8015890:	f7ec f8ce 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8015894:	e087      	b.n	80159a6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	681b      	ldr	r3, [r3, #0]
 801589a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801589e:	d11d      	bne.n	80158dc <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80158a0:	4b44      	ldr	r3, [pc, #272]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 80158a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158a4:	4a43      	ldr	r2, [pc, #268]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 80158a6:	f043 0301 	orr.w	r3, r3, #1
 80158aa:	6313      	str	r3, [r2, #48]	; 0x30
 80158ac:	4b41      	ldr	r3, [pc, #260]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 80158ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158b0:	f003 0301 	and.w	r3, r3, #1
 80158b4:	617b      	str	r3, [r7, #20]
 80158b6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 80158b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80158bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80158be:	2302      	movs	r3, #2
 80158c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80158c2:	2300      	movs	r3, #0
 80158c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80158c6:	2300      	movs	r3, #0
 80158c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80158ca:	2301      	movs	r3, #1
 80158cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 80158ce:	f107 031c 	add.w	r3, r7, #28
 80158d2:	4619      	mov	r1, r3
 80158d4:	4838      	ldr	r0, [pc, #224]	; (80159b8 <HAL_TIM_MspPostInit+0x180>)
 80158d6:	f7ec f8ab 	bl	8001a30 <HAL_GPIO_Init>
}
 80158da:	e064      	b.n	80159a6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 80158dc:	687b      	ldr	r3, [r7, #4]
 80158de:	681b      	ldr	r3, [r3, #0]
 80158e0:	4a36      	ldr	r2, [pc, #216]	; (80159bc <HAL_TIM_MspPostInit+0x184>)
 80158e2:	4293      	cmp	r3, r2
 80158e4:	d11c      	bne.n	8015920 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80158e6:	4b33      	ldr	r3, [pc, #204]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 80158e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158ea:	4a32      	ldr	r2, [pc, #200]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 80158ec:	f043 0302 	orr.w	r3, r3, #2
 80158f0:	6313      	str	r3, [r2, #48]	; 0x30
 80158f2:	4b30      	ldr	r3, [pc, #192]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 80158f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80158f6:	f003 0302 	and.w	r3, r3, #2
 80158fa:	613b      	str	r3, [r7, #16]
 80158fc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80158fe:	2310      	movs	r3, #16
 8015900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015902:	2302      	movs	r3, #2
 8015904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015906:	2300      	movs	r3, #0
 8015908:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801590a:	2300      	movs	r3, #0
 801590c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 801590e:	2302      	movs	r3, #2
 8015910:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8015912:	f107 031c 	add.w	r3, r7, #28
 8015916:	4619      	mov	r1, r3
 8015918:	4829      	ldr	r0, [pc, #164]	; (80159c0 <HAL_TIM_MspPostInit+0x188>)
 801591a:	f7ec f889 	bl	8001a30 <HAL_GPIO_Init>
}
 801591e:	e042      	b.n	80159a6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	4a27      	ldr	r2, [pc, #156]	; (80159c4 <HAL_TIM_MspPostInit+0x18c>)
 8015926:	4293      	cmp	r3, r2
 8015928:	d11c      	bne.n	8015964 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 801592a:	4b22      	ldr	r3, [pc, #136]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 801592c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801592e:	4a21      	ldr	r2, [pc, #132]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 8015930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015934:	6313      	str	r3, [r2, #48]	; 0x30
 8015936:	4b1f      	ldr	r3, [pc, #124]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 8015938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801593a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801593e:	60fb      	str	r3, [r7, #12]
 8015940:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8015942:	2301      	movs	r3, #1
 8015944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015946:	2302      	movs	r3, #2
 8015948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801594a:	2300      	movs	r3, #0
 801594c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801594e:	2300      	movs	r3, #0
 8015950:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8015952:	2302      	movs	r3, #2
 8015954:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8015956:	f107 031c 	add.w	r3, r7, #28
 801595a:	4619      	mov	r1, r3
 801595c:	481a      	ldr	r0, [pc, #104]	; (80159c8 <HAL_TIM_MspPostInit+0x190>)
 801595e:	f7ec f867 	bl	8001a30 <HAL_GPIO_Init>
}
 8015962:	e020      	b.n	80159a6 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	681b      	ldr	r3, [r3, #0]
 8015968:	4a18      	ldr	r2, [pc, #96]	; (80159cc <HAL_TIM_MspPostInit+0x194>)
 801596a:	4293      	cmp	r3, r2
 801596c:	d11b      	bne.n	80159a6 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 801596e:	4b11      	ldr	r3, [pc, #68]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 8015970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015972:	4a10      	ldr	r2, [pc, #64]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 8015974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015978:	6313      	str	r3, [r2, #48]	; 0x30
 801597a:	4b0e      	ldr	r3, [pc, #56]	; (80159b4 <HAL_TIM_MspPostInit+0x17c>)
 801597c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801597e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015982:	60bb      	str	r3, [r7, #8]
 8015984:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8015986:	2340      	movs	r3, #64	; 0x40
 8015988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801598a:	2302      	movs	r3, #2
 801598c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801598e:	2300      	movs	r3, #0
 8015990:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015992:	2300      	movs	r3, #0
 8015994:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8015996:	2309      	movs	r3, #9
 8015998:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 801599a:	f107 031c 	add.w	r3, r7, #28
 801599e:	4619      	mov	r1, r3
 80159a0:	480b      	ldr	r0, [pc, #44]	; (80159d0 <HAL_TIM_MspPostInit+0x198>)
 80159a2:	f7ec f845 	bl	8001a30 <HAL_GPIO_Init>
}
 80159a6:	bf00      	nop
 80159a8:	3730      	adds	r7, #48	; 0x30
 80159aa:	46bd      	mov	sp, r7
 80159ac:	bd80      	pop	{r7, pc}
 80159ae:	bf00      	nop
 80159b0:	40010000 	.word	0x40010000
 80159b4:	40023800 	.word	0x40023800
 80159b8:	40020000 	.word	0x40020000
 80159bc:	40000400 	.word	0x40000400
 80159c0:	40020400 	.word	0x40020400
 80159c4:	40000c00 	.word	0x40000c00
 80159c8:	40022000 	.word	0x40022000
 80159cc:	40001800 	.word	0x40001800
 80159d0:	40021c00 	.word	0x40021c00

080159d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	b08c      	sub	sp, #48	; 0x30
 80159d8:	af00      	add	r7, sp, #0
 80159da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80159dc:	f107 031c 	add.w	r3, r7, #28
 80159e0:	2200      	movs	r2, #0
 80159e2:	601a      	str	r2, [r3, #0]
 80159e4:	605a      	str	r2, [r3, #4]
 80159e6:	609a      	str	r2, [r3, #8]
 80159e8:	60da      	str	r2, [r3, #12]
 80159ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	681b      	ldr	r3, [r3, #0]
 80159f0:	4a40      	ldr	r2, [pc, #256]	; (8015af4 <HAL_UART_MspInit+0x120>)
 80159f2:	4293      	cmp	r3, r2
 80159f4:	d145      	bne.n	8015a82 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80159f6:	4b40      	ldr	r3, [pc, #256]	; (8015af8 <HAL_UART_MspInit+0x124>)
 80159f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80159fa:	4a3f      	ldr	r2, [pc, #252]	; (8015af8 <HAL_UART_MspInit+0x124>)
 80159fc:	f043 0310 	orr.w	r3, r3, #16
 8015a00:	6453      	str	r3, [r2, #68]	; 0x44
 8015a02:	4b3d      	ldr	r3, [pc, #244]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015a06:	f003 0310 	and.w	r3, r3, #16
 8015a0a:	61bb      	str	r3, [r7, #24]
 8015a0c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015a0e:	4b3a      	ldr	r3, [pc, #232]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015a12:	4a39      	ldr	r2, [pc, #228]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a14:	f043 0302 	orr.w	r3, r3, #2
 8015a18:	6313      	str	r3, [r2, #48]	; 0x30
 8015a1a:	4b37      	ldr	r3, [pc, #220]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015a1e:	f003 0302 	and.w	r3, r3, #2
 8015a22:	617b      	str	r3, [r7, #20]
 8015a24:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015a26:	4b34      	ldr	r3, [pc, #208]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015a2a:	4a33      	ldr	r2, [pc, #204]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a2c:	f043 0301 	orr.w	r3, r3, #1
 8015a30:	6313      	str	r3, [r2, #48]	; 0x30
 8015a32:	4b31      	ldr	r3, [pc, #196]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015a36:	f003 0301 	and.w	r3, r3, #1
 8015a3a:	613b      	str	r3, [r7, #16]
 8015a3c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8015a3e:	2380      	movs	r3, #128	; 0x80
 8015a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015a42:	2302      	movs	r3, #2
 8015a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015a46:	2300      	movs	r3, #0
 8015a48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015a4a:	2300      	movs	r3, #0
 8015a4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8015a4e:	2307      	movs	r3, #7
 8015a50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8015a52:	f107 031c 	add.w	r3, r7, #28
 8015a56:	4619      	mov	r1, r3
 8015a58:	4828      	ldr	r0, [pc, #160]	; (8015afc <HAL_UART_MspInit+0x128>)
 8015a5a:	f7eb ffe9 	bl	8001a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8015a5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015a64:	2302      	movs	r3, #2
 8015a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015a68:	2300      	movs	r3, #0
 8015a6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8015a70:	2307      	movs	r3, #7
 8015a72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8015a74:	f107 031c 	add.w	r3, r7, #28
 8015a78:	4619      	mov	r1, r3
 8015a7a:	4821      	ldr	r0, [pc, #132]	; (8015b00 <HAL_UART_MspInit+0x12c>)
 8015a7c:	f7eb ffd8 	bl	8001a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8015a80:	e034      	b.n	8015aec <HAL_UART_MspInit+0x118>
  else if(huart->Instance==USART6)
 8015a82:	687b      	ldr	r3, [r7, #4]
 8015a84:	681b      	ldr	r3, [r3, #0]
 8015a86:	4a1f      	ldr	r2, [pc, #124]	; (8015b04 <HAL_UART_MspInit+0x130>)
 8015a88:	4293      	cmp	r3, r2
 8015a8a:	d12f      	bne.n	8015aec <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART6_CLK_ENABLE();
 8015a8c:	4b1a      	ldr	r3, [pc, #104]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015a90:	4a19      	ldr	r2, [pc, #100]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a92:	f043 0320 	orr.w	r3, r3, #32
 8015a96:	6453      	str	r3, [r2, #68]	; 0x44
 8015a98:	4b17      	ldr	r3, [pc, #92]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015a9c:	f003 0320 	and.w	r3, r3, #32
 8015aa0:	60fb      	str	r3, [r7, #12]
 8015aa2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8015aa4:	4b14      	ldr	r3, [pc, #80]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015aa8:	4a13      	ldr	r2, [pc, #76]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015aaa:	f043 0304 	orr.w	r3, r3, #4
 8015aae:	6313      	str	r3, [r2, #48]	; 0x30
 8015ab0:	4b11      	ldr	r3, [pc, #68]	; (8015af8 <HAL_UART_MspInit+0x124>)
 8015ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ab4:	f003 0304 	and.w	r3, r3, #4
 8015ab8:	60bb      	str	r3, [r7, #8]
 8015aba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8015abc:	23c0      	movs	r3, #192	; 0xc0
 8015abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015ac0:	2302      	movs	r3, #2
 8015ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015ac4:	2300      	movs	r3, #0
 8015ac6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015ac8:	2303      	movs	r3, #3
 8015aca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8015acc:	2308      	movs	r3, #8
 8015ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015ad0:	f107 031c 	add.w	r3, r7, #28
 8015ad4:	4619      	mov	r1, r3
 8015ad6:	480c      	ldr	r0, [pc, #48]	; (8015b08 <HAL_UART_MspInit+0x134>)
 8015ad8:	f7eb ffaa 	bl	8001a30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8015adc:	2200      	movs	r2, #0
 8015ade:	2105      	movs	r1, #5
 8015ae0:	2047      	movs	r0, #71	; 0x47
 8015ae2:	f7eb f88f 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8015ae6:	2047      	movs	r0, #71	; 0x47
 8015ae8:	f7eb f8a8 	bl	8000c3c <HAL_NVIC_EnableIRQ>
}
 8015aec:	bf00      	nop
 8015aee:	3730      	adds	r7, #48	; 0x30
 8015af0:	46bd      	mov	sp, r7
 8015af2:	bd80      	pop	{r7, pc}
 8015af4:	40011000 	.word	0x40011000
 8015af8:	40023800 	.word	0x40023800
 8015afc:	40020400 	.word	0x40020400
 8015b00:	40020000 	.word	0x40020000
 8015b04:	40011400 	.word	0x40011400
 8015b08:	40020800 	.word	0x40020800

08015b0c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8015b0c:	b580      	push	{r7, lr}
 8015b0e:	b086      	sub	sp, #24
 8015b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8015b12:	1d3b      	adds	r3, r7, #4
 8015b14:	2200      	movs	r2, #0
 8015b16:	601a      	str	r2, [r3, #0]
 8015b18:	605a      	str	r2, [r3, #4]
 8015b1a:	609a      	str	r2, [r3, #8]
 8015b1c:	60da      	str	r2, [r3, #12]
 8015b1e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8015b20:	4b3a      	ldr	r3, [pc, #232]	; (8015c0c <HAL_FMC_MspInit+0x100>)
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d16d      	bne.n	8015c04 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8015b28:	4b38      	ldr	r3, [pc, #224]	; (8015c0c <HAL_FMC_MspInit+0x100>)
 8015b2a:	2201      	movs	r2, #1
 8015b2c:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8015b2e:	4b38      	ldr	r3, [pc, #224]	; (8015c10 <HAL_FMC_MspInit+0x104>)
 8015b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015b32:	4a37      	ldr	r2, [pc, #220]	; (8015c10 <HAL_FMC_MspInit+0x104>)
 8015b34:	f043 0301 	orr.w	r3, r3, #1
 8015b38:	6393      	str	r3, [r2, #56]	; 0x38
 8015b3a:	4b35      	ldr	r3, [pc, #212]	; (8015c10 <HAL_FMC_MspInit+0x104>)
 8015b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015b3e:	f003 0301 	and.w	r3, r3, #1
 8015b42:	603b      	str	r3, [r7, #0]
 8015b44:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin 
 8015b46:	f64f 7383 	movw	r3, #65411	; 0xff83
 8015b4a:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin 
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b4c:	2302      	movs	r3, #2
 8015b4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b50:	2300      	movs	r3, #0
 8015b52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015b54:	2303      	movs	r3, #3
 8015b56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8015b58:	230c      	movs	r3, #12
 8015b5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8015b5c:	1d3b      	adds	r3, r7, #4
 8015b5e:	4619      	mov	r1, r3
 8015b60:	482c      	ldr	r0, [pc, #176]	; (8015c14 <HAL_FMC_MspInit+0x108>)
 8015b62:	f7eb ff65 	bl	8001a30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin 
 8015b66:	f248 1333 	movw	r3, #33075	; 0x8133
 8015b6a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b6c:	2302      	movs	r3, #2
 8015b6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b70:	2300      	movs	r3, #0
 8015b72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015b74:	2303      	movs	r3, #3
 8015b76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8015b78:	230c      	movs	r3, #12
 8015b7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8015b7c:	1d3b      	adds	r3, r7, #4
 8015b7e:	4619      	mov	r1, r3
 8015b80:	4825      	ldr	r0, [pc, #148]	; (8015c18 <HAL_FMC_MspInit+0x10c>)
 8015b82:	f7eb ff55 	bl	8001a30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin 
 8015b86:	f24c 7303 	movw	r3, #50947	; 0xc703
 8015b8a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b8c:	2302      	movs	r3, #2
 8015b8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b90:	2300      	movs	r3, #0
 8015b92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015b94:	2303      	movs	r3, #3
 8015b96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8015b98:	230c      	movs	r3, #12
 8015b9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8015b9c:	1d3b      	adds	r3, r7, #4
 8015b9e:	4619      	mov	r1, r3
 8015ba0:	481e      	ldr	r0, [pc, #120]	; (8015c1c <HAL_FMC_MspInit+0x110>)
 8015ba2:	f7eb ff45 	bl	8001a30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin 
 8015ba6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8015baa:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin 
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015bac:	2302      	movs	r3, #2
 8015bae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015bb0:	2300      	movs	r3, #0
 8015bb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015bb4:	2303      	movs	r3, #3
 8015bb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8015bb8:	230c      	movs	r3, #12
 8015bba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8015bbc:	1d3b      	adds	r3, r7, #4
 8015bbe:	4619      	mov	r1, r3
 8015bc0:	4817      	ldr	r0, [pc, #92]	; (8015c20 <HAL_FMC_MspInit+0x114>)
 8015bc2:	f7eb ff35 	bl	8001a30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8015bc6:	2328      	movs	r3, #40	; 0x28
 8015bc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015bca:	2302      	movs	r3, #2
 8015bcc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015bce:	2300      	movs	r3, #0
 8015bd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015bd2:	2303      	movs	r3, #3
 8015bd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8015bd6:	230c      	movs	r3, #12
 8015bd8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8015bda:	1d3b      	adds	r3, r7, #4
 8015bdc:	4619      	mov	r1, r3
 8015bde:	4811      	ldr	r0, [pc, #68]	; (8015c24 <HAL_FMC_MspInit+0x118>)
 8015be0:	f7eb ff26 	bl	8001a30 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8015be4:	2308      	movs	r3, #8
 8015be6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015be8:	2302      	movs	r3, #2
 8015bea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015bec:	2300      	movs	r3, #0
 8015bee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015bf0:	2303      	movs	r3, #3
 8015bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8015bf4:	230c      	movs	r3, #12
 8015bf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8015bf8:	1d3b      	adds	r3, r7, #4
 8015bfa:	4619      	mov	r1, r3
 8015bfc:	480a      	ldr	r0, [pc, #40]	; (8015c28 <HAL_FMC_MspInit+0x11c>)
 8015bfe:	f7eb ff17 	bl	8001a30 <HAL_GPIO_Init>
 8015c02:	e000      	b.n	8015c06 <HAL_FMC_MspInit+0xfa>
    return;
 8015c04:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8015c06:	3718      	adds	r7, #24
 8015c08:	46bd      	mov	sp, r7
 8015c0a:	bd80      	pop	{r7, pc}
 8015c0c:	20010438 	.word	0x20010438
 8015c10:	40023800 	.word	0x40023800
 8015c14:	40021000 	.word	0x40021000
 8015c18:	40021800 	.word	0x40021800
 8015c1c:	40020c00 	.word	0x40020c00
 8015c20:	40021400 	.word	0x40021400
 8015c24:	40021c00 	.word	0x40021c00
 8015c28:	40020800 	.word	0x40020800

08015c2c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	b082      	sub	sp, #8
 8015c30:	af00      	add	r7, sp, #0
 8015c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8015c34:	f7ff ff6a 	bl	8015b0c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8015c38:	bf00      	nop
 8015c3a:	3708      	adds	r7, #8
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	bd80      	pop	{r7, pc}

08015c40 <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8015c40:	b580      	push	{r7, lr}
 8015c42:	b08a      	sub	sp, #40	; 0x28
 8015c44:	af00      	add	r7, sp, #0
 8015c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	681b      	ldr	r3, [r3, #0]
 8015c4c:	4a2b      	ldr	r2, [pc, #172]	; (8015cfc <HAL_SAI_MspInit+0xbc>)
 8015c4e:	4293      	cmp	r3, r2
 8015c50:	d124      	bne.n	8015c9c <HAL_SAI_MspInit+0x5c>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8015c52:	4b2b      	ldr	r3, [pc, #172]	; (8015d00 <HAL_SAI_MspInit+0xc0>)
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d10b      	bne.n	8015c72 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8015c5a:	4b2a      	ldr	r3, [pc, #168]	; (8015d04 <HAL_SAI_MspInit+0xc4>)
 8015c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015c5e:	4a29      	ldr	r2, [pc, #164]	; (8015d04 <HAL_SAI_MspInit+0xc4>)
 8015c60:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8015c64:	6453      	str	r3, [r2, #68]	; 0x44
 8015c66:	4b27      	ldr	r3, [pc, #156]	; (8015d04 <HAL_SAI_MspInit+0xc4>)
 8015c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015c6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8015c6e:	613b      	str	r3, [r7, #16]
 8015c70:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8015c72:	4b23      	ldr	r3, [pc, #140]	; (8015d00 <HAL_SAI_MspInit+0xc0>)
 8015c74:	681b      	ldr	r3, [r3, #0]
 8015c76:	3301      	adds	r3, #1
 8015c78:	4a21      	ldr	r2, [pc, #132]	; (8015d00 <HAL_SAI_MspInit+0xc0>)
 8015c7a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A 
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8015c7c:	23f0      	movs	r3, #240	; 0xf0
 8015c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015c80:	2302      	movs	r3, #2
 8015c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015c84:	2300      	movs	r3, #0
 8015c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015c88:	2300      	movs	r3, #0
 8015c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8015c8c:	230a      	movs	r3, #10
 8015c8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8015c90:	f107 0314 	add.w	r3, r7, #20
 8015c94:	4619      	mov	r1, r3
 8015c96:	481c      	ldr	r0, [pc, #112]	; (8015d08 <HAL_SAI_MspInit+0xc8>)
 8015c98:	f7eb feca 	bl	8001a30 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	681b      	ldr	r3, [r3, #0]
 8015ca0:	4a1a      	ldr	r2, [pc, #104]	; (8015d0c <HAL_SAI_MspInit+0xcc>)
 8015ca2:	4293      	cmp	r3, r2
 8015ca4:	d125      	bne.n	8015cf2 <HAL_SAI_MspInit+0xb2>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8015ca6:	4b16      	ldr	r3, [pc, #88]	; (8015d00 <HAL_SAI_MspInit+0xc0>)
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	2b00      	cmp	r3, #0
 8015cac:	d10b      	bne.n	8015cc6 <HAL_SAI_MspInit+0x86>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8015cae:	4b15      	ldr	r3, [pc, #84]	; (8015d04 <HAL_SAI_MspInit+0xc4>)
 8015cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015cb2:	4a14      	ldr	r2, [pc, #80]	; (8015d04 <HAL_SAI_MspInit+0xc4>)
 8015cb4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8015cb8:	6453      	str	r3, [r2, #68]	; 0x44
 8015cba:	4b12      	ldr	r3, [pc, #72]	; (8015d04 <HAL_SAI_MspInit+0xc4>)
 8015cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015cbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8015cc2:	60fb      	str	r3, [r7, #12]
 8015cc4:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8015cc6:	4b0e      	ldr	r3, [pc, #56]	; (8015d00 <HAL_SAI_MspInit+0xc0>)
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	3301      	adds	r3, #1
 8015ccc:	4a0c      	ldr	r2, [pc, #48]	; (8015d00 <HAL_SAI_MspInit+0xc0>)
 8015cce:	6013      	str	r3, [r2, #0]
    
    /**SAI2_B_Block_B GPIO Configuration    
    PG10     ------> SAI2_SD_B 
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8015cd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015cd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015cd6:	2302      	movs	r3, #2
 8015cd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015cda:	2300      	movs	r3, #0
 8015cdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015cde:	2300      	movs	r3, #0
 8015ce0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8015ce2:	230a      	movs	r3, #10
 8015ce4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8015ce6:	f107 0314 	add.w	r3, r7, #20
 8015cea:	4619      	mov	r1, r3
 8015cec:	4808      	ldr	r0, [pc, #32]	; (8015d10 <HAL_SAI_MspInit+0xd0>)
 8015cee:	f7eb fe9f 	bl	8001a30 <HAL_GPIO_Init>

    }
}
 8015cf2:	bf00      	nop
 8015cf4:	3728      	adds	r7, #40	; 0x28
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	bd80      	pop	{r7, pc}
 8015cfa:	bf00      	nop
 8015cfc:	40015c04 	.word	0x40015c04
 8015d00:	2001043c 	.word	0x2001043c
 8015d04:	40023800 	.word	0x40023800
 8015d08:	40022000 	.word	0x40022000
 8015d0c:	40015c24 	.word	0x40015c24
 8015d10:	40021800 	.word	0x40021800

08015d14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8015d14:	b580      	push	{r7, lr}
 8015d16:	b08c      	sub	sp, #48	; 0x30
 8015d18:	af00      	add	r7, sp, #0
 8015d1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8015d1c:	2300      	movs	r3, #0
 8015d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8015d20:	2300      	movs	r3, #0
 8015d22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8015d24:	2200      	movs	r2, #0
 8015d26:	6879      	ldr	r1, [r7, #4]
 8015d28:	2036      	movs	r0, #54	; 0x36
 8015d2a:	f7ea ff6b 	bl	8000c04 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8015d2e:	2036      	movs	r0, #54	; 0x36
 8015d30:	f7ea ff84 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8015d34:	4b1f      	ldr	r3, [pc, #124]	; (8015db4 <HAL_InitTick+0xa0>)
 8015d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015d38:	4a1e      	ldr	r2, [pc, #120]	; (8015db4 <HAL_InitTick+0xa0>)
 8015d3a:	f043 0310 	orr.w	r3, r3, #16
 8015d3e:	6413      	str	r3, [r2, #64]	; 0x40
 8015d40:	4b1c      	ldr	r3, [pc, #112]	; (8015db4 <HAL_InitTick+0xa0>)
 8015d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015d44:	f003 0310 	and.w	r3, r3, #16
 8015d48:	60fb      	str	r3, [r7, #12]
 8015d4a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8015d4c:	f107 0210 	add.w	r2, r7, #16
 8015d50:	f107 0314 	add.w	r3, r7, #20
 8015d54:	4611      	mov	r1, r2
 8015d56:	4618      	mov	r0, r3
 8015d58:	f7ee feba 	bl	8004ad0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8015d5c:	f7ee fe90 	bl	8004a80 <HAL_RCC_GetPCLK1Freq>
 8015d60:	4603      	mov	r3, r0
 8015d62:	005b      	lsls	r3, r3, #1
 8015d64:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8015d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d68:	4a13      	ldr	r2, [pc, #76]	; (8015db8 <HAL_InitTick+0xa4>)
 8015d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8015d6e:	0c9b      	lsrs	r3, r3, #18
 8015d70:	3b01      	subs	r3, #1
 8015d72:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8015d74:	4b11      	ldr	r3, [pc, #68]	; (8015dbc <HAL_InitTick+0xa8>)
 8015d76:	4a12      	ldr	r2, [pc, #72]	; (8015dc0 <HAL_InitTick+0xac>)
 8015d78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8015d7a:	4b10      	ldr	r3, [pc, #64]	; (8015dbc <HAL_InitTick+0xa8>)
 8015d7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8015d80:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8015d82:	4a0e      	ldr	r2, [pc, #56]	; (8015dbc <HAL_InitTick+0xa8>)
 8015d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d86:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8015d88:	4b0c      	ldr	r3, [pc, #48]	; (8015dbc <HAL_InitTick+0xa8>)
 8015d8a:	2200      	movs	r2, #0
 8015d8c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015d8e:	4b0b      	ldr	r3, [pc, #44]	; (8015dbc <HAL_InitTick+0xa8>)
 8015d90:	2200      	movs	r2, #0
 8015d92:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8015d94:	4809      	ldr	r0, [pc, #36]	; (8015dbc <HAL_InitTick+0xa8>)
 8015d96:	f7f1 fcc7 	bl	8007728 <HAL_TIM_Base_Init>
 8015d9a:	4603      	mov	r3, r0
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d104      	bne.n	8015daa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8015da0:	4806      	ldr	r0, [pc, #24]	; (8015dbc <HAL_InitTick+0xa8>)
 8015da2:	f7f1 fced 	bl	8007780 <HAL_TIM_Base_Start_IT>
 8015da6:	4603      	mov	r3, r0
 8015da8:	e000      	b.n	8015dac <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8015daa:	2301      	movs	r3, #1
}
 8015dac:	4618      	mov	r0, r3
 8015dae:	3730      	adds	r7, #48	; 0x30
 8015db0:	46bd      	mov	sp, r7
 8015db2:	bd80      	pop	{r7, pc}
 8015db4:	40023800 	.word	0x40023800
 8015db8:	431bde83 	.word	0x431bde83
 8015dbc:	200119bc 	.word	0x200119bc
 8015dc0:	40001000 	.word	0x40001000

08015dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8015dc4:	b480      	push	{r7}
 8015dc6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8015dc8:	bf00      	nop
 8015dca:	46bd      	mov	sp, r7
 8015dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dd0:	4770      	bx	lr

08015dd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8015dd2:	b480      	push	{r7}
 8015dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8015dd6:	e7fe      	b.n	8015dd6 <HardFault_Handler+0x4>

08015dd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8015dd8:	b480      	push	{r7}
 8015dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8015ddc:	e7fe      	b.n	8015ddc <MemManage_Handler+0x4>

08015dde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8015dde:	b480      	push	{r7}
 8015de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8015de2:	e7fe      	b.n	8015de2 <BusFault_Handler+0x4>

08015de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8015de4:	b480      	push	{r7}
 8015de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8015de8:	e7fe      	b.n	8015de8 <UsageFault_Handler+0x4>

08015dea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8015dea:	b480      	push	{r7}
 8015dec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8015dee:	bf00      	nop
 8015df0:	46bd      	mov	sp, r7
 8015df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df6:	4770      	bx	lr

08015df8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8015dfc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8015e00:	f7eb fff2 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8015e04:	bf00      	nop
 8015e06:	bd80      	pop	{r7, pc}

08015e08 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8015e08:	b580      	push	{r7, lr}
 8015e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8015e0c:	4802      	ldr	r0, [pc, #8]	; (8015e18 <SDMMC1_IRQHandler+0x10>)
 8015e0e:	f7f0 fb49 	bl	80064a4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8015e12:	bf00      	nop
 8015e14:	bd80      	pop	{r7, pc}
 8015e16:	bf00      	nop
 8015e18:	20010b68 	.word	0x20010b68

08015e1c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8015e1c:	b580      	push	{r7, lr}
 8015e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8015e20:	4802      	ldr	r0, [pc, #8]	; (8015e2c <TIM6_DAC_IRQHandler+0x10>)
 8015e22:	f7f1 fd02 	bl	800782a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8015e26:	bf00      	nop
 8015e28:	bd80      	pop	{r7, pc}
 8015e2a:	bf00      	nop
 8015e2c:	200119bc 	.word	0x200119bc

08015e30 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8015e30:	b580      	push	{r7, lr}
 8015e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8015e34:	4802      	ldr	r0, [pc, #8]	; (8015e40 <DMA2_Stream3_IRQHandler+0x10>)
 8015e36:	f7eb f99b 	bl	8001170 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8015e3a:	bf00      	nop
 8015e3c:	bd80      	pop	{r7, pc}
 8015e3e:	bf00      	nop
 8015e40:	20011904 	.word	0x20011904

08015e44 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8015e44:	b580      	push	{r7, lr}
 8015e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8015e48:	4802      	ldr	r0, [pc, #8]	; (8015e54 <OTG_FS_IRQHandler+0x10>)
 8015e4a:	f7ec fa5f 	bl	800230c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8015e4e:	bf00      	nop
 8015e50:	bd80      	pop	{r7, pc}
 8015e52:	bf00      	nop
 8015e54:	20011dd4 	.word	0x20011dd4

08015e58 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8015e58:	b580      	push	{r7, lr}
 8015e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8015e5c:	4802      	ldr	r0, [pc, #8]	; (8015e68 <DMA2_Stream6_IRQHandler+0x10>)
 8015e5e:	f7eb f987 	bl	8001170 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8015e62:	bf00      	nop
 8015e64:	bd80      	pop	{r7, pc}
 8015e66:	bf00      	nop
 8015e68:	200116fc 	.word	0x200116fc

08015e6c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8015e6c:	b580      	push	{r7, lr}
 8015e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8015e70:	4802      	ldr	r0, [pc, #8]	; (8015e7c <USART6_IRQHandler+0x10>)
 8015e72:	f7f2 fdcf 	bl	8008a14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8015e76:	bf00      	nop
 8015e78:	bd80      	pop	{r7, pc}
 8015e7a:	bf00      	nop
 8015e7c:	20011784 	.word	0x20011784

08015e80 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8015e80:	b580      	push	{r7, lr}
 8015e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8015e84:	4802      	ldr	r0, [pc, #8]	; (8015e90 <LTDC_IRQHandler+0x10>)
 8015e86:	f7ed fe1b 	bl	8003ac0 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8015e8a:	bf00      	nop
 8015e8c:	bd80      	pop	{r7, pc}
 8015e8e:	bf00      	nop
 8015e90:	20010c6c 	.word	0x20010c6c

08015e94 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8015e94:	b580      	push	{r7, lr}
 8015e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8015e98:	4802      	ldr	r0, [pc, #8]	; (8015ea4 <DMA2D_IRQHandler+0x10>)
 8015e9a:	f7eb fc27 	bl	80016ec <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8015e9e:	bf00      	nop
 8015ea0:	bd80      	pop	{r7, pc}
 8015ea2:	bf00      	nop
 8015ea4:	2001180c 	.word	0x2001180c

08015ea8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8015ea8:	b580      	push	{r7, lr}
 8015eaa:	b084      	sub	sp, #16
 8015eac:	af00      	add	r7, sp, #0
 8015eae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8015eb0:	4b11      	ldr	r3, [pc, #68]	; (8015ef8 <_sbrk+0x50>)
 8015eb2:	681b      	ldr	r3, [r3, #0]
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d102      	bne.n	8015ebe <_sbrk+0x16>
		heap_end = &end;
 8015eb8:	4b0f      	ldr	r3, [pc, #60]	; (8015ef8 <_sbrk+0x50>)
 8015eba:	4a10      	ldr	r2, [pc, #64]	; (8015efc <_sbrk+0x54>)
 8015ebc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8015ebe:	4b0e      	ldr	r3, [pc, #56]	; (8015ef8 <_sbrk+0x50>)
 8015ec0:	681b      	ldr	r3, [r3, #0]
 8015ec2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8015ec4:	4b0c      	ldr	r3, [pc, #48]	; (8015ef8 <_sbrk+0x50>)
 8015ec6:	681a      	ldr	r2, [r3, #0]
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	4413      	add	r3, r2
 8015ecc:	466a      	mov	r2, sp
 8015ece:	4293      	cmp	r3, r2
 8015ed0:	d907      	bls.n	8015ee2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8015ed2:	f000 fb6b 	bl	80165ac <__errno>
 8015ed6:	4602      	mov	r2, r0
 8015ed8:	230c      	movs	r3, #12
 8015eda:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8015edc:	f04f 33ff 	mov.w	r3, #4294967295
 8015ee0:	e006      	b.n	8015ef0 <_sbrk+0x48>
	}

	heap_end += incr;
 8015ee2:	4b05      	ldr	r3, [pc, #20]	; (8015ef8 <_sbrk+0x50>)
 8015ee4:	681a      	ldr	r2, [r3, #0]
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	4413      	add	r3, r2
 8015eea:	4a03      	ldr	r2, [pc, #12]	; (8015ef8 <_sbrk+0x50>)
 8015eec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8015eee:	68fb      	ldr	r3, [r7, #12]
}
 8015ef0:	4618      	mov	r0, r3
 8015ef2:	3710      	adds	r7, #16
 8015ef4:	46bd      	mov	sp, r7
 8015ef6:	bd80      	pop	{r7, pc}
 8015ef8:	20010440 	.word	0x20010440
 8015efc:	200120a0 	.word	0x200120a0

08015f00 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8015f00:	b480      	push	{r7}
 8015f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8015f04:	4b15      	ldr	r3, [pc, #84]	; (8015f5c <SystemInit+0x5c>)
 8015f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015f0a:	4a14      	ldr	r2, [pc, #80]	; (8015f5c <SystemInit+0x5c>)
 8015f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015f10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8015f14:	4b12      	ldr	r3, [pc, #72]	; (8015f60 <SystemInit+0x60>)
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	4a11      	ldr	r2, [pc, #68]	; (8015f60 <SystemInit+0x60>)
 8015f1a:	f043 0301 	orr.w	r3, r3, #1
 8015f1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8015f20:	4b0f      	ldr	r3, [pc, #60]	; (8015f60 <SystemInit+0x60>)
 8015f22:	2200      	movs	r2, #0
 8015f24:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8015f26:	4b0e      	ldr	r3, [pc, #56]	; (8015f60 <SystemInit+0x60>)
 8015f28:	681a      	ldr	r2, [r3, #0]
 8015f2a:	490d      	ldr	r1, [pc, #52]	; (8015f60 <SystemInit+0x60>)
 8015f2c:	4b0d      	ldr	r3, [pc, #52]	; (8015f64 <SystemInit+0x64>)
 8015f2e:	4013      	ands	r3, r2
 8015f30:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8015f32:	4b0b      	ldr	r3, [pc, #44]	; (8015f60 <SystemInit+0x60>)
 8015f34:	4a0c      	ldr	r2, [pc, #48]	; (8015f68 <SystemInit+0x68>)
 8015f36:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8015f38:	4b09      	ldr	r3, [pc, #36]	; (8015f60 <SystemInit+0x60>)
 8015f3a:	681b      	ldr	r3, [r3, #0]
 8015f3c:	4a08      	ldr	r2, [pc, #32]	; (8015f60 <SystemInit+0x60>)
 8015f3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8015f42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8015f44:	4b06      	ldr	r3, [pc, #24]	; (8015f60 <SystemInit+0x60>)
 8015f46:	2200      	movs	r2, #0
 8015f48:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8015f4a:	4b04      	ldr	r3, [pc, #16]	; (8015f5c <SystemInit+0x5c>)
 8015f4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8015f50:	609a      	str	r2, [r3, #8]
#endif
}
 8015f52:	bf00      	nop
 8015f54:	46bd      	mov	sp, r7
 8015f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f5a:	4770      	bx	lr
 8015f5c:	e000ed00 	.word	0xe000ed00
 8015f60:	40023800 	.word	0x40023800
 8015f64:	fef6ffff 	.word	0xfef6ffff
 8015f68:	24003010 	.word	0x24003010

08015f6c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8015f6c:	b580      	push	{r7, lr}
 8015f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8015f70:	2201      	movs	r2, #1
 8015f72:	490e      	ldr	r1, [pc, #56]	; (8015fac <MX_USB_HOST_Init+0x40>)
 8015f74:	480e      	ldr	r0, [pc, #56]	; (8015fb0 <MX_USB_HOST_Init+0x44>)
 8015f76:	f7f5 fce7 	bl	800b948 <USBH_Init>
 8015f7a:	4603      	mov	r3, r0
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d001      	beq.n	8015f84 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8015f80:	f7fe fd08 	bl	8014994 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8015f84:	490b      	ldr	r1, [pc, #44]	; (8015fb4 <MX_USB_HOST_Init+0x48>)
 8015f86:	480a      	ldr	r0, [pc, #40]	; (8015fb0 <MX_USB_HOST_Init+0x44>)
 8015f88:	f7f5 fd79 	bl	800ba7e <USBH_RegisterClass>
 8015f8c:	4603      	mov	r3, r0
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d001      	beq.n	8015f96 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8015f92:	f7fe fcff 	bl	8014994 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8015f96:	4806      	ldr	r0, [pc, #24]	; (8015fb0 <MX_USB_HOST_Init+0x44>)
 8015f98:	f7f5 fdfe 	bl	800bb98 <USBH_Start>
 8015f9c:	4603      	mov	r3, r0
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d001      	beq.n	8015fa6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8015fa2:	f7fe fcf7 	bl	8014994 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8015fa6:	bf00      	nop
 8015fa8:	bd80      	pop	{r7, pc}
 8015faa:	bf00      	nop
 8015fac:	08015fb9 	.word	0x08015fb9
 8015fb0:	200119fc 	.word	0x200119fc
 8015fb4:	20000004 	.word	0x20000004

08015fb8 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8015fb8:	b480      	push	{r7}
 8015fba:	b083      	sub	sp, #12
 8015fbc:	af00      	add	r7, sp, #0
 8015fbe:	6078      	str	r0, [r7, #4]
 8015fc0:	460b      	mov	r3, r1
 8015fc2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8015fc4:	78fb      	ldrb	r3, [r7, #3]
 8015fc6:	3b01      	subs	r3, #1
 8015fc8:	2b04      	cmp	r3, #4
 8015fca:	d819      	bhi.n	8016000 <USBH_UserProcess+0x48>
 8015fcc:	a201      	add	r2, pc, #4	; (adr r2, 8015fd4 <USBH_UserProcess+0x1c>)
 8015fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015fd2:	bf00      	nop
 8015fd4:	08016001 	.word	0x08016001
 8015fd8:	08015ff1 	.word	0x08015ff1
 8015fdc:	08016001 	.word	0x08016001
 8015fe0:	08015ff9 	.word	0x08015ff9
 8015fe4:	08015fe9 	.word	0x08015fe9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8015fe8:	4b09      	ldr	r3, [pc, #36]	; (8016010 <USBH_UserProcess+0x58>)
 8015fea:	2203      	movs	r2, #3
 8015fec:	701a      	strb	r2, [r3, #0]
  break;
 8015fee:	e008      	b.n	8016002 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8015ff0:	4b07      	ldr	r3, [pc, #28]	; (8016010 <USBH_UserProcess+0x58>)
 8015ff2:	2202      	movs	r2, #2
 8015ff4:	701a      	strb	r2, [r3, #0]
  break;
 8015ff6:	e004      	b.n	8016002 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8015ff8:	4b05      	ldr	r3, [pc, #20]	; (8016010 <USBH_UserProcess+0x58>)
 8015ffa:	2201      	movs	r2, #1
 8015ffc:	701a      	strb	r2, [r3, #0]
  break;
 8015ffe:	e000      	b.n	8016002 <USBH_UserProcess+0x4a>

  default:
  break;
 8016000:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8016002:	bf00      	nop
 8016004:	370c      	adds	r7, #12
 8016006:	46bd      	mov	sp, r7
 8016008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801600c:	4770      	bx	lr
 801600e:	bf00      	nop
 8016010:	20010444 	.word	0x20010444

08016014 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8016014:	b580      	push	{r7, lr}
 8016016:	b08a      	sub	sp, #40	; 0x28
 8016018:	af00      	add	r7, sp, #0
 801601a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801601c:	f107 0314 	add.w	r3, r7, #20
 8016020:	2200      	movs	r2, #0
 8016022:	601a      	str	r2, [r3, #0]
 8016024:	605a      	str	r2, [r3, #4]
 8016026:	609a      	str	r2, [r3, #8]
 8016028:	60da      	str	r2, [r3, #12]
 801602a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	681b      	ldr	r3, [r3, #0]
 8016030:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8016034:	d13c      	bne.n	80160b0 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016036:	4b20      	ldr	r3, [pc, #128]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 8016038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801603a:	4a1f      	ldr	r2, [pc, #124]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 801603c:	f043 0301 	orr.w	r3, r3, #1
 8016040:	6313      	str	r3, [r2, #48]	; 0x30
 8016042:	4b1d      	ldr	r3, [pc, #116]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 8016044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016046:	f003 0301 	and.w	r3, r3, #1
 801604a:	613b      	str	r3, [r7, #16]
 801604c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID 
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 801604e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8016052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016054:	2302      	movs	r3, #2
 8016056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016058:	2300      	movs	r3, #0
 801605a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801605c:	2303      	movs	r3, #3
 801605e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8016060:	230a      	movs	r3, #10
 8016062:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016064:	f107 0314 	add.w	r3, r7, #20
 8016068:	4619      	mov	r1, r3
 801606a:	4814      	ldr	r0, [pc, #80]	; (80160bc <HAL_HCD_MspInit+0xa8>)
 801606c:	f7eb fce0 	bl	8001a30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8016070:	4b11      	ldr	r3, [pc, #68]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 8016072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016074:	4a10      	ldr	r2, [pc, #64]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 8016076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801607a:	6353      	str	r3, [r2, #52]	; 0x34
 801607c:	4b0e      	ldr	r3, [pc, #56]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 801607e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016084:	60fb      	str	r3, [r7, #12]
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	4b0b      	ldr	r3, [pc, #44]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 801608a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801608c:	4a0a      	ldr	r2, [pc, #40]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 801608e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016092:	6453      	str	r3, [r2, #68]	; 0x44
 8016094:	4b08      	ldr	r3, [pc, #32]	; (80160b8 <HAL_HCD_MspInit+0xa4>)
 8016096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016098:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801609c:	60bb      	str	r3, [r7, #8]
 801609e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80160a0:	2200      	movs	r2, #0
 80160a2:	2105      	movs	r1, #5
 80160a4:	2043      	movs	r0, #67	; 0x43
 80160a6:	f7ea fdad 	bl	8000c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80160aa:	2043      	movs	r0, #67	; 0x43
 80160ac:	f7ea fdc6 	bl	8000c3c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80160b0:	bf00      	nop
 80160b2:	3728      	adds	r7, #40	; 0x28
 80160b4:	46bd      	mov	sp, r7
 80160b6:	bd80      	pop	{r7, pc}
 80160b8:	40023800 	.word	0x40023800
 80160bc:	40020000 	.word	0x40020000

080160c0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80160c0:	b580      	push	{r7, lr}
 80160c2:	b082      	sub	sp, #8
 80160c4:	af00      	add	r7, sp, #0
 80160c6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80160ce:	4618      	mov	r0, r3
 80160d0:	f7f6 f8b5 	bl	800c23e <USBH_LL_IncTimer>
}
 80160d4:	bf00      	nop
 80160d6:	3708      	adds	r7, #8
 80160d8:	46bd      	mov	sp, r7
 80160da:	bd80      	pop	{r7, pc}

080160dc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80160dc:	b580      	push	{r7, lr}
 80160de:	b082      	sub	sp, #8
 80160e0:	af00      	add	r7, sp, #0
 80160e2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80160ea:	4618      	mov	r0, r3
 80160ec:	f7f6 f8fa 	bl	800c2e4 <USBH_LL_Connect>
}
 80160f0:	bf00      	nop
 80160f2:	3708      	adds	r7, #8
 80160f4:	46bd      	mov	sp, r7
 80160f6:	bd80      	pop	{r7, pc}

080160f8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80160f8:	b580      	push	{r7, lr}
 80160fa:	b082      	sub	sp, #8
 80160fc:	af00      	add	r7, sp, #0
 80160fe:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016106:	4618      	mov	r0, r3
 8016108:	f7f6 f920 	bl	800c34c <USBH_LL_Disconnect>
}
 801610c:	bf00      	nop
 801610e:	3708      	adds	r7, #8
 8016110:	46bd      	mov	sp, r7
 8016112:	bd80      	pop	{r7, pc}

08016114 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8016114:	b580      	push	{r7, lr}
 8016116:	b082      	sub	sp, #8
 8016118:	af00      	add	r7, sp, #0
 801611a:	6078      	str	r0, [r7, #4]
 801611c:	460b      	mov	r3, r1
 801611e:	70fb      	strb	r3, [r7, #3]
 8016120:	4613      	mov	r3, r2
 8016122:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801612a:	4618      	mov	r0, r3
 801612c:	f7f6 f95e 	bl	800c3ec <USBH_LL_NotifyURBChange>
#endif
}
 8016130:	bf00      	nop
 8016132:	3708      	adds	r7, #8
 8016134:	46bd      	mov	sp, r7
 8016136:	bd80      	pop	{r7, pc}

08016138 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8016138:	b580      	push	{r7, lr}
 801613a:	b082      	sub	sp, #8
 801613c:	af00      	add	r7, sp, #0
 801613e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016146:	4618      	mov	r0, r3
 8016148:	f7f6 f8a3 	bl	800c292 <USBH_LL_PortEnabled>
} 
 801614c:	bf00      	nop
 801614e:	3708      	adds	r7, #8
 8016150:	46bd      	mov	sp, r7
 8016152:	bd80      	pop	{r7, pc}

08016154 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8016154:	b580      	push	{r7, lr}
 8016156:	b082      	sub	sp, #8
 8016158:	af00      	add	r7, sp, #0
 801615a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8016162:	4618      	mov	r0, r3
 8016164:	f7f6 f8a3 	bl	800c2ae <USBH_LL_PortDisabled>
} 
 8016168:	bf00      	nop
 801616a:	3708      	adds	r7, #8
 801616c:	46bd      	mov	sp, r7
 801616e:	bd80      	pop	{r7, pc}

08016170 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8016170:	b580      	push	{r7, lr}
 8016172:	b082      	sub	sp, #8
 8016174:	af00      	add	r7, sp, #0
 8016176:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 801617e:	2b01      	cmp	r3, #1
 8016180:	d12a      	bne.n	80161d8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8016182:	4a18      	ldr	r2, [pc, #96]	; (80161e4 <USBH_LL_Init+0x74>)
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	4a15      	ldr	r2, [pc, #84]	; (80161e4 <USBH_LL_Init+0x74>)
 801618e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8016192:	4b14      	ldr	r3, [pc, #80]	; (80161e4 <USBH_LL_Init+0x74>)
 8016194:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8016198:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 801619a:	4b12      	ldr	r3, [pc, #72]	; (80161e4 <USBH_LL_Init+0x74>)
 801619c:	2208      	movs	r2, #8
 801619e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80161a0:	4b10      	ldr	r3, [pc, #64]	; (80161e4 <USBH_LL_Init+0x74>)
 80161a2:	2203      	movs	r2, #3
 80161a4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80161a6:	4b0f      	ldr	r3, [pc, #60]	; (80161e4 <USBH_LL_Init+0x74>)
 80161a8:	2200      	movs	r2, #0
 80161aa:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80161ac:	4b0d      	ldr	r3, [pc, #52]	; (80161e4 <USBH_LL_Init+0x74>)
 80161ae:	2202      	movs	r2, #2
 80161b0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80161b2:	4b0c      	ldr	r3, [pc, #48]	; (80161e4 <USBH_LL_Init+0x74>)
 80161b4:	2200      	movs	r2, #0
 80161b6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80161b8:	480a      	ldr	r0, [pc, #40]	; (80161e4 <USBH_LL_Init+0x74>)
 80161ba:	f7eb fe2d 	bl	8001e18 <HAL_HCD_Init>
 80161be:	4603      	mov	r3, r0
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	d001      	beq.n	80161c8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80161c4:	f7fe fbe6 	bl	8014994 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80161c8:	4806      	ldr	r0, [pc, #24]	; (80161e4 <USBH_LL_Init+0x74>)
 80161ca:	f7ec fa1d 	bl	8002608 <HAL_HCD_GetCurrentFrame>
 80161ce:	4603      	mov	r3, r0
 80161d0:	4619      	mov	r1, r3
 80161d2:	6878      	ldr	r0, [r7, #4]
 80161d4:	f7f6 f824 	bl	800c220 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80161d8:	2300      	movs	r3, #0
}
 80161da:	4618      	mov	r0, r3
 80161dc:	3708      	adds	r7, #8
 80161de:	46bd      	mov	sp, r7
 80161e0:	bd80      	pop	{r7, pc}
 80161e2:	bf00      	nop
 80161e4:	20011dd4 	.word	0x20011dd4

080161e8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80161e8:	b580      	push	{r7, lr}
 80161ea:	b084      	sub	sp, #16
 80161ec:	af00      	add	r7, sp, #0
 80161ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80161f0:	2300      	movs	r3, #0
 80161f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80161f4:	2300      	movs	r3, #0
 80161f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80161fe:	4618      	mov	r0, r3
 8016200:	f7ec f98a 	bl	8002518 <HAL_HCD_Start>
 8016204:	4603      	mov	r3, r0
 8016206:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8016208:	7bfb      	ldrb	r3, [r7, #15]
 801620a:	4618      	mov	r0, r3
 801620c:	f000 f95c 	bl	80164c8 <USBH_Get_USB_Status>
 8016210:	4603      	mov	r3, r0
 8016212:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8016214:	7bbb      	ldrb	r3, [r7, #14]
}
 8016216:	4618      	mov	r0, r3
 8016218:	3710      	adds	r7, #16
 801621a:	46bd      	mov	sp, r7
 801621c:	bd80      	pop	{r7, pc}

0801621e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801621e:	b580      	push	{r7, lr}
 8016220:	b084      	sub	sp, #16
 8016222:	af00      	add	r7, sp, #0
 8016224:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016226:	2300      	movs	r3, #0
 8016228:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801622a:	2300      	movs	r3, #0
 801622c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8016234:	4618      	mov	r0, r3
 8016236:	f7ec f992 	bl	800255e <HAL_HCD_Stop>
 801623a:	4603      	mov	r3, r0
 801623c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801623e:	7bfb      	ldrb	r3, [r7, #15]
 8016240:	4618      	mov	r0, r3
 8016242:	f000 f941 	bl	80164c8 <USBH_Get_USB_Status>
 8016246:	4603      	mov	r3, r0
 8016248:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 801624a:	7bbb      	ldrb	r3, [r7, #14]
}
 801624c:	4618      	mov	r0, r3
 801624e:	3710      	adds	r7, #16
 8016250:	46bd      	mov	sp, r7
 8016252:	bd80      	pop	{r7, pc}

08016254 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8016254:	b580      	push	{r7, lr}
 8016256:	b084      	sub	sp, #16
 8016258:	af00      	add	r7, sp, #0
 801625a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 801625c:	2301      	movs	r3, #1
 801625e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8016266:	4618      	mov	r0, r3
 8016268:	f7ec f9dc 	bl	8002624 <HAL_HCD_GetCurrentSpeed>
 801626c:	4603      	mov	r3, r0
 801626e:	2b01      	cmp	r3, #1
 8016270:	d007      	beq.n	8016282 <USBH_LL_GetSpeed+0x2e>
 8016272:	2b01      	cmp	r3, #1
 8016274:	d302      	bcc.n	801627c <USBH_LL_GetSpeed+0x28>
 8016276:	2b02      	cmp	r3, #2
 8016278:	d006      	beq.n	8016288 <USBH_LL_GetSpeed+0x34>
 801627a:	e008      	b.n	801628e <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 801627c:	2300      	movs	r3, #0
 801627e:	73fb      	strb	r3, [r7, #15]
    break;
 8016280:	e008      	b.n	8016294 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8016282:	2301      	movs	r3, #1
 8016284:	73fb      	strb	r3, [r7, #15]
    break;
 8016286:	e005      	b.n	8016294 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8016288:	2302      	movs	r3, #2
 801628a:	73fb      	strb	r3, [r7, #15]
    break;
 801628c:	e002      	b.n	8016294 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 801628e:	2301      	movs	r3, #1
 8016290:	73fb      	strb	r3, [r7, #15]
    break;
 8016292:	bf00      	nop
  }
  return  speed;
 8016294:	7bfb      	ldrb	r3, [r7, #15]
}
 8016296:	4618      	mov	r0, r3
 8016298:	3710      	adds	r7, #16
 801629a:	46bd      	mov	sp, r7
 801629c:	bd80      	pop	{r7, pc}

0801629e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801629e:	b580      	push	{r7, lr}
 80162a0:	b084      	sub	sp, #16
 80162a2:	af00      	add	r7, sp, #0
 80162a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80162a6:	2300      	movs	r3, #0
 80162a8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80162aa:	2300      	movs	r3, #0
 80162ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80162b4:	4618      	mov	r0, r3
 80162b6:	f7ec f96f 	bl	8002598 <HAL_HCD_ResetPort>
 80162ba:	4603      	mov	r3, r0
 80162bc:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 80162be:	7bfb      	ldrb	r3, [r7, #15]
 80162c0:	4618      	mov	r0, r3
 80162c2:	f000 f901 	bl	80164c8 <USBH_Get_USB_Status>
 80162c6:	4603      	mov	r3, r0
 80162c8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80162ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80162cc:	4618      	mov	r0, r3
 80162ce:	3710      	adds	r7, #16
 80162d0:	46bd      	mov	sp, r7
 80162d2:	bd80      	pop	{r7, pc}

080162d4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	b082      	sub	sp, #8
 80162d8:	af00      	add	r7, sp, #0
 80162da:	6078      	str	r0, [r7, #4]
 80162dc:	460b      	mov	r3, r1
 80162de:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80162e6:	78fa      	ldrb	r2, [r7, #3]
 80162e8:	4611      	mov	r1, r2
 80162ea:	4618      	mov	r0, r3
 80162ec:	f7ec f977 	bl	80025de <HAL_HCD_HC_GetXferCount>
 80162f0:	4603      	mov	r3, r0
}
 80162f2:	4618      	mov	r0, r3
 80162f4:	3708      	adds	r7, #8
 80162f6:	46bd      	mov	sp, r7
 80162f8:	bd80      	pop	{r7, pc}

080162fa <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80162fa:	b590      	push	{r4, r7, lr}
 80162fc:	b089      	sub	sp, #36	; 0x24
 80162fe:	af04      	add	r7, sp, #16
 8016300:	6078      	str	r0, [r7, #4]
 8016302:	4608      	mov	r0, r1
 8016304:	4611      	mov	r1, r2
 8016306:	461a      	mov	r2, r3
 8016308:	4603      	mov	r3, r0
 801630a:	70fb      	strb	r3, [r7, #3]
 801630c:	460b      	mov	r3, r1
 801630e:	70bb      	strb	r3, [r7, #2]
 8016310:	4613      	mov	r3, r2
 8016312:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016314:	2300      	movs	r3, #0
 8016316:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8016318:	2300      	movs	r3, #0
 801631a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8016322:	787c      	ldrb	r4, [r7, #1]
 8016324:	78ba      	ldrb	r2, [r7, #2]
 8016326:	78f9      	ldrb	r1, [r7, #3]
 8016328:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801632a:	9302      	str	r3, [sp, #8]
 801632c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016330:	9301      	str	r3, [sp, #4]
 8016332:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016336:	9300      	str	r3, [sp, #0]
 8016338:	4623      	mov	r3, r4
 801633a:	f7eb fdc3 	bl	8001ec4 <HAL_HCD_HC_Init>
 801633e:	4603      	mov	r3, r0
 8016340:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8016342:	7bfb      	ldrb	r3, [r7, #15]
 8016344:	4618      	mov	r0, r3
 8016346:	f000 f8bf 	bl	80164c8 <USBH_Get_USB_Status>
 801634a:	4603      	mov	r3, r0
 801634c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801634e:	7bbb      	ldrb	r3, [r7, #14]
}
 8016350:	4618      	mov	r0, r3
 8016352:	3714      	adds	r7, #20
 8016354:	46bd      	mov	sp, r7
 8016356:	bd90      	pop	{r4, r7, pc}

08016358 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8016358:	b580      	push	{r7, lr}
 801635a:	b084      	sub	sp, #16
 801635c:	af00      	add	r7, sp, #0
 801635e:	6078      	str	r0, [r7, #4]
 8016360:	460b      	mov	r3, r1
 8016362:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016364:	2300      	movs	r3, #0
 8016366:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8016368:	2300      	movs	r3, #0
 801636a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8016372:	78fa      	ldrb	r2, [r7, #3]
 8016374:	4611      	mov	r1, r2
 8016376:	4618      	mov	r0, r3
 8016378:	f7eb fe3c 	bl	8001ff4 <HAL_HCD_HC_Halt>
 801637c:	4603      	mov	r3, r0
 801637e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8016380:	7bfb      	ldrb	r3, [r7, #15]
 8016382:	4618      	mov	r0, r3
 8016384:	f000 f8a0 	bl	80164c8 <USBH_Get_USB_Status>
 8016388:	4603      	mov	r3, r0
 801638a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801638c:	7bbb      	ldrb	r3, [r7, #14]
}
 801638e:	4618      	mov	r0, r3
 8016390:	3710      	adds	r7, #16
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}

08016396 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8016396:	b590      	push	{r4, r7, lr}
 8016398:	b089      	sub	sp, #36	; 0x24
 801639a:	af04      	add	r7, sp, #16
 801639c:	6078      	str	r0, [r7, #4]
 801639e:	4608      	mov	r0, r1
 80163a0:	4611      	mov	r1, r2
 80163a2:	461a      	mov	r2, r3
 80163a4:	4603      	mov	r3, r0
 80163a6:	70fb      	strb	r3, [r7, #3]
 80163a8:	460b      	mov	r3, r1
 80163aa:	70bb      	strb	r3, [r7, #2]
 80163ac:	4613      	mov	r3, r2
 80163ae:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80163b0:	2300      	movs	r3, #0
 80163b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80163b4:	2300      	movs	r3, #0
 80163b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 80163be:	787c      	ldrb	r4, [r7, #1]
 80163c0:	78ba      	ldrb	r2, [r7, #2]
 80163c2:	78f9      	ldrb	r1, [r7, #3]
 80163c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80163c8:	9303      	str	r3, [sp, #12]
 80163ca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80163cc:	9302      	str	r3, [sp, #8]
 80163ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163d0:	9301      	str	r3, [sp, #4]
 80163d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80163d6:	9300      	str	r3, [sp, #0]
 80163d8:	4623      	mov	r3, r4
 80163da:	f7eb fe2f 	bl	800203c <HAL_HCD_HC_SubmitRequest>
 80163de:	4603      	mov	r3, r0
 80163e0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80163e2:	7bfb      	ldrb	r3, [r7, #15]
 80163e4:	4618      	mov	r0, r3
 80163e6:	f000 f86f 	bl	80164c8 <USBH_Get_USB_Status>
 80163ea:	4603      	mov	r3, r0
 80163ec:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80163ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80163f0:	4618      	mov	r0, r3
 80163f2:	3714      	adds	r7, #20
 80163f4:	46bd      	mov	sp, r7
 80163f6:	bd90      	pop	{r4, r7, pc}

080163f8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80163f8:	b580      	push	{r7, lr}
 80163fa:	b082      	sub	sp, #8
 80163fc:	af00      	add	r7, sp, #0
 80163fe:	6078      	str	r0, [r7, #4]
 8016400:	460b      	mov	r3, r1
 8016402:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 801640a:	78fa      	ldrb	r2, [r7, #3]
 801640c:	4611      	mov	r1, r2
 801640e:	4618      	mov	r0, r3
 8016410:	f7ec f8d0 	bl	80025b4 <HAL_HCD_HC_GetURBState>
 8016414:	4603      	mov	r3, r0
}
 8016416:	4618      	mov	r0, r3
 8016418:	3708      	adds	r7, #8
 801641a:	46bd      	mov	sp, r7
 801641c:	bd80      	pop	{r7, pc}

0801641e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801641e:	b580      	push	{r7, lr}
 8016420:	b082      	sub	sp, #8
 8016422:	af00      	add	r7, sp, #0
 8016424:	6078      	str	r0, [r7, #4]
 8016426:	460b      	mov	r3, r1
 8016428:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8016430:	2b01      	cmp	r3, #1
 8016432:	d103      	bne.n	801643c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8016434:	78fb      	ldrb	r3, [r7, #3]
 8016436:	4618      	mov	r0, r3
 8016438:	f000 f872 	bl	8016520 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 801643c:	20c8      	movs	r0, #200	; 0xc8
 801643e:	f7ea f895 	bl	800056c <HAL_Delay>
  return USBH_OK;
 8016442:	2300      	movs	r3, #0
}
 8016444:	4618      	mov	r0, r3
 8016446:	3708      	adds	r7, #8
 8016448:	46bd      	mov	sp, r7
 801644a:	bd80      	pop	{r7, pc}

0801644c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 801644c:	b480      	push	{r7}
 801644e:	b085      	sub	sp, #20
 8016450:	af00      	add	r7, sp, #0
 8016452:	6078      	str	r0, [r7, #4]
 8016454:	460b      	mov	r3, r1
 8016456:	70fb      	strb	r3, [r7, #3]
 8016458:	4613      	mov	r3, r2
 801645a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8016462:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8016464:	78fa      	ldrb	r2, [r7, #3]
 8016466:	68f9      	ldr	r1, [r7, #12]
 8016468:	4613      	mov	r3, r2
 801646a:	009b      	lsls	r3, r3, #2
 801646c:	4413      	add	r3, r2
 801646e:	00db      	lsls	r3, r3, #3
 8016470:	440b      	add	r3, r1
 8016472:	333b      	adds	r3, #59	; 0x3b
 8016474:	781b      	ldrb	r3, [r3, #0]
 8016476:	2b00      	cmp	r3, #0
 8016478:	d00a      	beq.n	8016490 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 801647a:	78fa      	ldrb	r2, [r7, #3]
 801647c:	68f9      	ldr	r1, [r7, #12]
 801647e:	4613      	mov	r3, r2
 8016480:	009b      	lsls	r3, r3, #2
 8016482:	4413      	add	r3, r2
 8016484:	00db      	lsls	r3, r3, #3
 8016486:	440b      	add	r3, r1
 8016488:	3350      	adds	r3, #80	; 0x50
 801648a:	78ba      	ldrb	r2, [r7, #2]
 801648c:	701a      	strb	r2, [r3, #0]
 801648e:	e009      	b.n	80164a4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8016490:	78fa      	ldrb	r2, [r7, #3]
 8016492:	68f9      	ldr	r1, [r7, #12]
 8016494:	4613      	mov	r3, r2
 8016496:	009b      	lsls	r3, r3, #2
 8016498:	4413      	add	r3, r2
 801649a:	00db      	lsls	r3, r3, #3
 801649c:	440b      	add	r3, r1
 801649e:	3351      	adds	r3, #81	; 0x51
 80164a0:	78ba      	ldrb	r2, [r7, #2]
 80164a2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80164a4:	2300      	movs	r3, #0
}
 80164a6:	4618      	mov	r0, r3
 80164a8:	3714      	adds	r7, #20
 80164aa:	46bd      	mov	sp, r7
 80164ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164b0:	4770      	bx	lr

080164b2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80164b2:	b580      	push	{r7, lr}
 80164b4:	b082      	sub	sp, #8
 80164b6:	af00      	add	r7, sp, #0
 80164b8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80164ba:	6878      	ldr	r0, [r7, #4]
 80164bc:	f7ea f856 	bl	800056c <HAL_Delay>
}
 80164c0:	bf00      	nop
 80164c2:	3708      	adds	r7, #8
 80164c4:	46bd      	mov	sp, r7
 80164c6:	bd80      	pop	{r7, pc}

080164c8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80164c8:	b480      	push	{r7}
 80164ca:	b085      	sub	sp, #20
 80164cc:	af00      	add	r7, sp, #0
 80164ce:	4603      	mov	r3, r0
 80164d0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80164d2:	2300      	movs	r3, #0
 80164d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80164d6:	79fb      	ldrb	r3, [r7, #7]
 80164d8:	2b03      	cmp	r3, #3
 80164da:	d817      	bhi.n	801650c <USBH_Get_USB_Status+0x44>
 80164dc:	a201      	add	r2, pc, #4	; (adr r2, 80164e4 <USBH_Get_USB_Status+0x1c>)
 80164de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80164e2:	bf00      	nop
 80164e4:	080164f5 	.word	0x080164f5
 80164e8:	080164fb 	.word	0x080164fb
 80164ec:	08016501 	.word	0x08016501
 80164f0:	08016507 	.word	0x08016507
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80164f4:	2300      	movs	r3, #0
 80164f6:	73fb      	strb	r3, [r7, #15]
    break;
 80164f8:	e00b      	b.n	8016512 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80164fa:	2302      	movs	r3, #2
 80164fc:	73fb      	strb	r3, [r7, #15]
    break;
 80164fe:	e008      	b.n	8016512 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8016500:	2301      	movs	r3, #1
 8016502:	73fb      	strb	r3, [r7, #15]
    break;
 8016504:	e005      	b.n	8016512 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8016506:	2302      	movs	r3, #2
 8016508:	73fb      	strb	r3, [r7, #15]
    break;
 801650a:	e002      	b.n	8016512 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801650c:	2302      	movs	r3, #2
 801650e:	73fb      	strb	r3, [r7, #15]
    break;
 8016510:	bf00      	nop
  }
  return usb_status;
 8016512:	7bfb      	ldrb	r3, [r7, #15]
}
 8016514:	4618      	mov	r0, r3
 8016516:	3714      	adds	r7, #20
 8016518:	46bd      	mov	sp, r7
 801651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801651e:	4770      	bx	lr

08016520 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8016520:	b580      	push	{r7, lr}
 8016522:	b084      	sub	sp, #16
 8016524:	af00      	add	r7, sp, #0
 8016526:	4603      	mov	r3, r0
 8016528:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 801652a:	79fb      	ldrb	r3, [r7, #7]
 801652c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 801652e:	79fb      	ldrb	r3, [r7, #7]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d102      	bne.n	801653a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8016534:	2301      	movs	r3, #1
 8016536:	73fb      	strb	r3, [r7, #15]
 8016538:	e001      	b.n	801653e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 801653a:	2300      	movs	r3, #0
 801653c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 801653e:	7bfb      	ldrb	r3, [r7, #15]
 8016540:	461a      	mov	r2, r3
 8016542:	2120      	movs	r1, #32
 8016544:	4803      	ldr	r0, [pc, #12]	; (8016554 <MX_DriverVbusFS+0x34>)
 8016546:	f7eb fc35 	bl	8001db4 <HAL_GPIO_WritePin>
}
 801654a:	bf00      	nop
 801654c:	3710      	adds	r7, #16
 801654e:	46bd      	mov	sp, r7
 8016550:	bd80      	pop	{r7, pc}
 8016552:	bf00      	nop
 8016554:	40020c00 	.word	0x40020c00

08016558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8016558:	f8df d034 	ldr.w	sp, [pc, #52]	; 8016590 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801655c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801655e:	e003      	b.n	8016568 <LoopCopyDataInit>

08016560 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8016560:	4b0c      	ldr	r3, [pc, #48]	; (8016594 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8016562:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8016564:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8016566:	3104      	adds	r1, #4

08016568 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8016568:	480b      	ldr	r0, [pc, #44]	; (8016598 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801656a:	4b0c      	ldr	r3, [pc, #48]	; (801659c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801656c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801656e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8016570:	d3f6      	bcc.n	8016560 <CopyDataInit>
  ldr  r2, =_sbss
 8016572:	4a0b      	ldr	r2, [pc, #44]	; (80165a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8016574:	e002      	b.n	801657c <LoopFillZerobss>

08016576 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8016576:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8016578:	f842 3b04 	str.w	r3, [r2], #4

0801657c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801657c:	4b09      	ldr	r3, [pc, #36]	; (80165a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801657e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8016580:	d3f9      	bcc.n	8016576 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8016582:	f7ff fcbd 	bl	8015f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8016586:	f000 f817 	bl	80165b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801658a:	f7fc fcf5 	bl	8012f78 <main>
  bx  lr    
 801658e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8016590:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8016594:	08016a4c 	.word	0x08016a4c
  ldr  r0, =_sdata
 8016598:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 801659c:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 80165a0:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 80165a4:	2001209c 	.word	0x2001209c

080165a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80165a8:	e7fe      	b.n	80165a8 <ADC_IRQHandler>
	...

080165ac <__errno>:
 80165ac:	4b01      	ldr	r3, [pc, #4]	; (80165b4 <__errno+0x8>)
 80165ae:	6818      	ldr	r0, [r3, #0]
 80165b0:	4770      	bx	lr
 80165b2:	bf00      	nop
 80165b4:	20000030 	.word	0x20000030

080165b8 <__libc_init_array>:
 80165b8:	b570      	push	{r4, r5, r6, lr}
 80165ba:	4e0d      	ldr	r6, [pc, #52]	; (80165f0 <__libc_init_array+0x38>)
 80165bc:	4c0d      	ldr	r4, [pc, #52]	; (80165f4 <__libc_init_array+0x3c>)
 80165be:	1ba4      	subs	r4, r4, r6
 80165c0:	10a4      	asrs	r4, r4, #2
 80165c2:	2500      	movs	r5, #0
 80165c4:	42a5      	cmp	r5, r4
 80165c6:	d109      	bne.n	80165dc <__libc_init_array+0x24>
 80165c8:	4e0b      	ldr	r6, [pc, #44]	; (80165f8 <__libc_init_array+0x40>)
 80165ca:	4c0c      	ldr	r4, [pc, #48]	; (80165fc <__libc_init_array+0x44>)
 80165cc:	f000 f92e 	bl	801682c <_init>
 80165d0:	1ba4      	subs	r4, r4, r6
 80165d2:	10a4      	asrs	r4, r4, #2
 80165d4:	2500      	movs	r5, #0
 80165d6:	42a5      	cmp	r5, r4
 80165d8:	d105      	bne.n	80165e6 <__libc_init_array+0x2e>
 80165da:	bd70      	pop	{r4, r5, r6, pc}
 80165dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80165e0:	4798      	blx	r3
 80165e2:	3501      	adds	r5, #1
 80165e4:	e7ee      	b.n	80165c4 <__libc_init_array+0xc>
 80165e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80165ea:	4798      	blx	r3
 80165ec:	3501      	adds	r5, #1
 80165ee:	e7f2      	b.n	80165d6 <__libc_init_array+0x1e>
 80165f0:	08016a44 	.word	0x08016a44
 80165f4:	08016a44 	.word	0x08016a44
 80165f8:	08016a44 	.word	0x08016a44
 80165fc:	08016a48 	.word	0x08016a48

08016600 <malloc>:
 8016600:	4b02      	ldr	r3, [pc, #8]	; (801660c <malloc+0xc>)
 8016602:	4601      	mov	r1, r0
 8016604:	6818      	ldr	r0, [r3, #0]
 8016606:	f000 b86d 	b.w	80166e4 <_malloc_r>
 801660a:	bf00      	nop
 801660c:	20000030 	.word	0x20000030

08016610 <free>:
 8016610:	4b02      	ldr	r3, [pc, #8]	; (801661c <free+0xc>)
 8016612:	4601      	mov	r1, r0
 8016614:	6818      	ldr	r0, [r3, #0]
 8016616:	f000 b817 	b.w	8016648 <_free_r>
 801661a:	bf00      	nop
 801661c:	20000030 	.word	0x20000030

08016620 <memcpy>:
 8016620:	b510      	push	{r4, lr}
 8016622:	1e43      	subs	r3, r0, #1
 8016624:	440a      	add	r2, r1
 8016626:	4291      	cmp	r1, r2
 8016628:	d100      	bne.n	801662c <memcpy+0xc>
 801662a:	bd10      	pop	{r4, pc}
 801662c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016630:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016634:	e7f7      	b.n	8016626 <memcpy+0x6>

08016636 <memset>:
 8016636:	4402      	add	r2, r0
 8016638:	4603      	mov	r3, r0
 801663a:	4293      	cmp	r3, r2
 801663c:	d100      	bne.n	8016640 <memset+0xa>
 801663e:	4770      	bx	lr
 8016640:	f803 1b01 	strb.w	r1, [r3], #1
 8016644:	e7f9      	b.n	801663a <memset+0x4>
	...

08016648 <_free_r>:
 8016648:	b538      	push	{r3, r4, r5, lr}
 801664a:	4605      	mov	r5, r0
 801664c:	2900      	cmp	r1, #0
 801664e:	d045      	beq.n	80166dc <_free_r+0x94>
 8016650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016654:	1f0c      	subs	r4, r1, #4
 8016656:	2b00      	cmp	r3, #0
 8016658:	bfb8      	it	lt
 801665a:	18e4      	addlt	r4, r4, r3
 801665c:	f000 f8e3 	bl	8016826 <__malloc_lock>
 8016660:	4a1f      	ldr	r2, [pc, #124]	; (80166e0 <_free_r+0x98>)
 8016662:	6813      	ldr	r3, [r2, #0]
 8016664:	4610      	mov	r0, r2
 8016666:	b933      	cbnz	r3, 8016676 <_free_r+0x2e>
 8016668:	6063      	str	r3, [r4, #4]
 801666a:	6014      	str	r4, [r2, #0]
 801666c:	4628      	mov	r0, r5
 801666e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016672:	f000 b8d9 	b.w	8016828 <__malloc_unlock>
 8016676:	42a3      	cmp	r3, r4
 8016678:	d90c      	bls.n	8016694 <_free_r+0x4c>
 801667a:	6821      	ldr	r1, [r4, #0]
 801667c:	1862      	adds	r2, r4, r1
 801667e:	4293      	cmp	r3, r2
 8016680:	bf04      	itt	eq
 8016682:	681a      	ldreq	r2, [r3, #0]
 8016684:	685b      	ldreq	r3, [r3, #4]
 8016686:	6063      	str	r3, [r4, #4]
 8016688:	bf04      	itt	eq
 801668a:	1852      	addeq	r2, r2, r1
 801668c:	6022      	streq	r2, [r4, #0]
 801668e:	6004      	str	r4, [r0, #0]
 8016690:	e7ec      	b.n	801666c <_free_r+0x24>
 8016692:	4613      	mov	r3, r2
 8016694:	685a      	ldr	r2, [r3, #4]
 8016696:	b10a      	cbz	r2, 801669c <_free_r+0x54>
 8016698:	42a2      	cmp	r2, r4
 801669a:	d9fa      	bls.n	8016692 <_free_r+0x4a>
 801669c:	6819      	ldr	r1, [r3, #0]
 801669e:	1858      	adds	r0, r3, r1
 80166a0:	42a0      	cmp	r0, r4
 80166a2:	d10b      	bne.n	80166bc <_free_r+0x74>
 80166a4:	6820      	ldr	r0, [r4, #0]
 80166a6:	4401      	add	r1, r0
 80166a8:	1858      	adds	r0, r3, r1
 80166aa:	4282      	cmp	r2, r0
 80166ac:	6019      	str	r1, [r3, #0]
 80166ae:	d1dd      	bne.n	801666c <_free_r+0x24>
 80166b0:	6810      	ldr	r0, [r2, #0]
 80166b2:	6852      	ldr	r2, [r2, #4]
 80166b4:	605a      	str	r2, [r3, #4]
 80166b6:	4401      	add	r1, r0
 80166b8:	6019      	str	r1, [r3, #0]
 80166ba:	e7d7      	b.n	801666c <_free_r+0x24>
 80166bc:	d902      	bls.n	80166c4 <_free_r+0x7c>
 80166be:	230c      	movs	r3, #12
 80166c0:	602b      	str	r3, [r5, #0]
 80166c2:	e7d3      	b.n	801666c <_free_r+0x24>
 80166c4:	6820      	ldr	r0, [r4, #0]
 80166c6:	1821      	adds	r1, r4, r0
 80166c8:	428a      	cmp	r2, r1
 80166ca:	bf04      	itt	eq
 80166cc:	6811      	ldreq	r1, [r2, #0]
 80166ce:	6852      	ldreq	r2, [r2, #4]
 80166d0:	6062      	str	r2, [r4, #4]
 80166d2:	bf04      	itt	eq
 80166d4:	1809      	addeq	r1, r1, r0
 80166d6:	6021      	streq	r1, [r4, #0]
 80166d8:	605c      	str	r4, [r3, #4]
 80166da:	e7c7      	b.n	801666c <_free_r+0x24>
 80166dc:	bd38      	pop	{r3, r4, r5, pc}
 80166de:	bf00      	nop
 80166e0:	20010448 	.word	0x20010448

080166e4 <_malloc_r>:
 80166e4:	b570      	push	{r4, r5, r6, lr}
 80166e6:	1ccd      	adds	r5, r1, #3
 80166e8:	f025 0503 	bic.w	r5, r5, #3
 80166ec:	3508      	adds	r5, #8
 80166ee:	2d0c      	cmp	r5, #12
 80166f0:	bf38      	it	cc
 80166f2:	250c      	movcc	r5, #12
 80166f4:	2d00      	cmp	r5, #0
 80166f6:	4606      	mov	r6, r0
 80166f8:	db01      	blt.n	80166fe <_malloc_r+0x1a>
 80166fa:	42a9      	cmp	r1, r5
 80166fc:	d903      	bls.n	8016706 <_malloc_r+0x22>
 80166fe:	230c      	movs	r3, #12
 8016700:	6033      	str	r3, [r6, #0]
 8016702:	2000      	movs	r0, #0
 8016704:	bd70      	pop	{r4, r5, r6, pc}
 8016706:	f000 f88e 	bl	8016826 <__malloc_lock>
 801670a:	4a21      	ldr	r2, [pc, #132]	; (8016790 <_malloc_r+0xac>)
 801670c:	6814      	ldr	r4, [r2, #0]
 801670e:	4621      	mov	r1, r4
 8016710:	b991      	cbnz	r1, 8016738 <_malloc_r+0x54>
 8016712:	4c20      	ldr	r4, [pc, #128]	; (8016794 <_malloc_r+0xb0>)
 8016714:	6823      	ldr	r3, [r4, #0]
 8016716:	b91b      	cbnz	r3, 8016720 <_malloc_r+0x3c>
 8016718:	4630      	mov	r0, r6
 801671a:	f000 f83d 	bl	8016798 <_sbrk_r>
 801671e:	6020      	str	r0, [r4, #0]
 8016720:	4629      	mov	r1, r5
 8016722:	4630      	mov	r0, r6
 8016724:	f000 f838 	bl	8016798 <_sbrk_r>
 8016728:	1c43      	adds	r3, r0, #1
 801672a:	d124      	bne.n	8016776 <_malloc_r+0x92>
 801672c:	230c      	movs	r3, #12
 801672e:	6033      	str	r3, [r6, #0]
 8016730:	4630      	mov	r0, r6
 8016732:	f000 f879 	bl	8016828 <__malloc_unlock>
 8016736:	e7e4      	b.n	8016702 <_malloc_r+0x1e>
 8016738:	680b      	ldr	r3, [r1, #0]
 801673a:	1b5b      	subs	r3, r3, r5
 801673c:	d418      	bmi.n	8016770 <_malloc_r+0x8c>
 801673e:	2b0b      	cmp	r3, #11
 8016740:	d90f      	bls.n	8016762 <_malloc_r+0x7e>
 8016742:	600b      	str	r3, [r1, #0]
 8016744:	50cd      	str	r5, [r1, r3]
 8016746:	18cc      	adds	r4, r1, r3
 8016748:	4630      	mov	r0, r6
 801674a:	f000 f86d 	bl	8016828 <__malloc_unlock>
 801674e:	f104 000b 	add.w	r0, r4, #11
 8016752:	1d23      	adds	r3, r4, #4
 8016754:	f020 0007 	bic.w	r0, r0, #7
 8016758:	1ac3      	subs	r3, r0, r3
 801675a:	d0d3      	beq.n	8016704 <_malloc_r+0x20>
 801675c:	425a      	negs	r2, r3
 801675e:	50e2      	str	r2, [r4, r3]
 8016760:	e7d0      	b.n	8016704 <_malloc_r+0x20>
 8016762:	428c      	cmp	r4, r1
 8016764:	684b      	ldr	r3, [r1, #4]
 8016766:	bf16      	itet	ne
 8016768:	6063      	strne	r3, [r4, #4]
 801676a:	6013      	streq	r3, [r2, #0]
 801676c:	460c      	movne	r4, r1
 801676e:	e7eb      	b.n	8016748 <_malloc_r+0x64>
 8016770:	460c      	mov	r4, r1
 8016772:	6849      	ldr	r1, [r1, #4]
 8016774:	e7cc      	b.n	8016710 <_malloc_r+0x2c>
 8016776:	1cc4      	adds	r4, r0, #3
 8016778:	f024 0403 	bic.w	r4, r4, #3
 801677c:	42a0      	cmp	r0, r4
 801677e:	d005      	beq.n	801678c <_malloc_r+0xa8>
 8016780:	1a21      	subs	r1, r4, r0
 8016782:	4630      	mov	r0, r6
 8016784:	f000 f808 	bl	8016798 <_sbrk_r>
 8016788:	3001      	adds	r0, #1
 801678a:	d0cf      	beq.n	801672c <_malloc_r+0x48>
 801678c:	6025      	str	r5, [r4, #0]
 801678e:	e7db      	b.n	8016748 <_malloc_r+0x64>
 8016790:	20010448 	.word	0x20010448
 8016794:	2001044c 	.word	0x2001044c

08016798 <_sbrk_r>:
 8016798:	b538      	push	{r3, r4, r5, lr}
 801679a:	4c06      	ldr	r4, [pc, #24]	; (80167b4 <_sbrk_r+0x1c>)
 801679c:	2300      	movs	r3, #0
 801679e:	4605      	mov	r5, r0
 80167a0:	4608      	mov	r0, r1
 80167a2:	6023      	str	r3, [r4, #0]
 80167a4:	f7ff fb80 	bl	8015ea8 <_sbrk>
 80167a8:	1c43      	adds	r3, r0, #1
 80167aa:	d102      	bne.n	80167b2 <_sbrk_r+0x1a>
 80167ac:	6823      	ldr	r3, [r4, #0]
 80167ae:	b103      	cbz	r3, 80167b2 <_sbrk_r+0x1a>
 80167b0:	602b      	str	r3, [r5, #0]
 80167b2:	bd38      	pop	{r3, r4, r5, pc}
 80167b4:	20012098 	.word	0x20012098

080167b8 <strcpy>:
 80167b8:	4603      	mov	r3, r0
 80167ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80167be:	f803 2b01 	strb.w	r2, [r3], #1
 80167c2:	2a00      	cmp	r2, #0
 80167c4:	d1f9      	bne.n	80167ba <strcpy+0x2>
 80167c6:	4770      	bx	lr

080167c8 <strncpy>:
 80167c8:	b570      	push	{r4, r5, r6, lr}
 80167ca:	3901      	subs	r1, #1
 80167cc:	4604      	mov	r4, r0
 80167ce:	b902      	cbnz	r2, 80167d2 <strncpy+0xa>
 80167d0:	bd70      	pop	{r4, r5, r6, pc}
 80167d2:	4623      	mov	r3, r4
 80167d4:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80167d8:	f803 5b01 	strb.w	r5, [r3], #1
 80167dc:	1e56      	subs	r6, r2, #1
 80167de:	b92d      	cbnz	r5, 80167ec <strncpy+0x24>
 80167e0:	4414      	add	r4, r2
 80167e2:	42a3      	cmp	r3, r4
 80167e4:	d0f4      	beq.n	80167d0 <strncpy+0x8>
 80167e6:	f803 5b01 	strb.w	r5, [r3], #1
 80167ea:	e7fa      	b.n	80167e2 <strncpy+0x1a>
 80167ec:	461c      	mov	r4, r3
 80167ee:	4632      	mov	r2, r6
 80167f0:	e7ed      	b.n	80167ce <strncpy+0x6>

080167f2 <strstr>:
 80167f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80167f4:	7803      	ldrb	r3, [r0, #0]
 80167f6:	b17b      	cbz	r3, 8016818 <strstr+0x26>
 80167f8:	4604      	mov	r4, r0
 80167fa:	7823      	ldrb	r3, [r4, #0]
 80167fc:	4620      	mov	r0, r4
 80167fe:	1c66      	adds	r6, r4, #1
 8016800:	b17b      	cbz	r3, 8016822 <strstr+0x30>
 8016802:	1e4a      	subs	r2, r1, #1
 8016804:	1e63      	subs	r3, r4, #1
 8016806:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 801680a:	b14d      	cbz	r5, 8016820 <strstr+0x2e>
 801680c:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8016810:	42af      	cmp	r7, r5
 8016812:	4634      	mov	r4, r6
 8016814:	d0f7      	beq.n	8016806 <strstr+0x14>
 8016816:	e7f0      	b.n	80167fa <strstr+0x8>
 8016818:	780b      	ldrb	r3, [r1, #0]
 801681a:	2b00      	cmp	r3, #0
 801681c:	bf18      	it	ne
 801681e:	2000      	movne	r0, #0
 8016820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016822:	4618      	mov	r0, r3
 8016824:	e7fc      	b.n	8016820 <strstr+0x2e>

08016826 <__malloc_lock>:
 8016826:	4770      	bx	lr

08016828 <__malloc_unlock>:
 8016828:	4770      	bx	lr
	...

0801682c <_init>:
 801682c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801682e:	bf00      	nop
 8016830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016832:	bc08      	pop	{r3}
 8016834:	469e      	mov	lr, r3
 8016836:	4770      	bx	lr

08016838 <_fini>:
 8016838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801683a:	bf00      	nop
 801683c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801683e:	bc08      	pop	{r3}
 8016840:	469e      	mov	lr, r3
 8016842:	4770      	bx	lr
