
State Machine - |TopLevel|fifo_mpsoc:inst1|fifo_mpsoc_cpu1:cpu1|fifo_mpsoc_cpu1_nios2_oci:the_fifo_mpsoc_cpu1_nios2_oci|fifo_mpsoc_cpu1_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu1_jtag_debug_module_wrapper|fifo_mpsoc_cpu1_jtag_debug_module_tck:the_fifo_mpsoc_cpu1_jtag_debug_module_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |TopLevel|fifo_mpsoc:inst1|fifo_mpsoc_cpu0:cpu0|fifo_mpsoc_cpu0_nios2_oci:the_fifo_mpsoc_cpu0_nios2_oci|fifo_mpsoc_cpu0_jtag_debug_module_wrapper:the_fifo_mpsoc_cpu0_jtag_debug_module_wrapper|fifo_mpsoc_cpu0_jtag_debug_module_tck:the_fifo_mpsoc_cpu0_jtag_debug_module_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
