/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [7:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [28:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [25:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [8:0] celloutsig_0_55z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [8:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_0z[6] | celloutsig_1_1z[1]) & (celloutsig_1_6z | celloutsig_1_0z[4]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_1z | in_data[14]));
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_2z);
  assign celloutsig_0_54z = ~(celloutsig_0_12z ^ celloutsig_0_14z[2]);
  assign celloutsig_0_29z = ~(celloutsig_0_3z ^ in_data[84]);
  reg [11:0] _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _07_ <= 12'h000;
    else _07_ <= { in_data[11:4], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign { _01_[11:1], _00_ } = _07_;
  assign celloutsig_0_13z = celloutsig_0_5z[10:6] == _01_[10:6];
  assign celloutsig_0_21z = { celloutsig_0_14z[3:2], celloutsig_0_8z } == { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[28:17] <= in_data[42:31];
  assign celloutsig_0_3z = { in_data[34:23], celloutsig_0_2z } <= { in_data[27:21], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[159:153], celloutsig_1_1z } <= { celloutsig_1_1z[6:0], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[177:169] <= celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[79:76] <= { in_data[3:1], celloutsig_0_0z };
  assign celloutsig_0_38z = celloutsig_0_24z[5] ? { celloutsig_0_28z[23:19], celloutsig_0_31z } : celloutsig_0_15z[5:0];
  assign celloutsig_1_1z = celloutsig_1_0z[3] ? { celloutsig_1_0z[8:4], 1'h1, celloutsig_1_0z[2:0] } : in_data[189:181];
  assign celloutsig_1_12z = celloutsig_1_1z[7] ? { celloutsig_1_4z, celloutsig_1_8z } : { celloutsig_1_0z[7:0], celloutsig_1_2z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } != { celloutsig_1_1z[5:4], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_1z[5:3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } != in_data[165:158];
  assign celloutsig_1_17z = { celloutsig_1_0z[8], celloutsig_1_15z } != { celloutsig_1_12z[6], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z } != in_data[59:57];
  assign celloutsig_0_12z = { in_data[19:14], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z } != { _01_[11], celloutsig_0_8z, _01_[11:1], _00_, celloutsig_0_3z };
  assign celloutsig_0_23z = in_data[71:56] != { _00_, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_1_19z = ~ celloutsig_1_1z;
  assign celloutsig_0_11z = { _01_[6:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z } | { _01_[6:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_17z = in_data[70:61] | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_11z = | { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_10z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_3z & celloutsig_1_11z;
  assign celloutsig_0_10z = celloutsig_0_8z & celloutsig_0_4z;
  assign celloutsig_0_30z = celloutsig_0_9z[2] & celloutsig_0_18z;
  assign celloutsig_0_31z = celloutsig_0_21z & celloutsig_0_30z;
  assign celloutsig_0_33z = ^ { celloutsig_0_17z[3:2], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_31z, celloutsig_0_4z };
  assign celloutsig_0_7z = ^ celloutsig_0_5z[4:0];
  assign celloutsig_0_16z = ^ { _01_[10:9], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_18z = ^ in_data[84:80];
  assign celloutsig_0_19z = ^ _01_[9:4];
  assign celloutsig_0_26z = ^ in_data[45:41];
  assign celloutsig_0_55z = { celloutsig_0_25z[15], celloutsig_0_15z, celloutsig_0_33z } << { celloutsig_0_28z[7:4], celloutsig_0_52z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } << in_data[29:18];
  assign celloutsig_1_15z = celloutsig_1_14z[4:2] << { celloutsig_1_0z[1:0], celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_4z[7:4], celloutsig_1_17z, celloutsig_1_11z } << { celloutsig_1_4z[3], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_24z = { celloutsig_0_14z[5:2], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z } << { _01_[8:3], celloutsig_0_0z };
  assign celloutsig_0_52z = { celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z } ~^ celloutsig_0_38z[5:2];
  assign celloutsig_1_14z = { celloutsig_1_0z[7:2], celloutsig_1_11z, celloutsig_1_8z } ~^ { celloutsig_1_4z[6:2], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[19:14], celloutsig_0_12z } ~^ { celloutsig_0_14z[4:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_15z[5:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_11z } ~^ { celloutsig_0_11z[5:1], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_9z[2], celloutsig_0_26z, _01_[11:1], _00_, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_10z } ~^ { celloutsig_0_25z[22:0], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[168:160] ^ in_data[129:121];
  assign celloutsig_1_4z = celloutsig_1_0z[7:0] ^ { in_data[149:144], celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 9'h000;
    else if (!clkin_data[160]) celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 3'h0;
    else if (!clkin_data[128]) celloutsig_0_9z = { _01_[8:7], celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_14z = 8'h00;
    else if (!clkin_data[96]) celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z };
  assign _01_[0] = _00_;
  assign { out_data[133:128], out_data[104:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
