{
    "code": "```verilog\nmodule TopModule(\n    input [7:0] input_value,\n    output [31:0] output_value\n);\n\n    // Sign-extension logic\n    assign output_value = {{24{input_value[7]}}, input_value};\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 1
}