{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491513639287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491513639287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 23:20:39 2017 " "Processing started: Thu Apr 06 23:20:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491513639287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491513639287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RGB_LED_MATRIX -c RGB_LED_MATRIX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RGB_LED_MATRIX -c RGB_LED_MATRIX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491513639287 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491513639605 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"not\";  expecting an operand RGB_LED_MATRIX.v(48) " "Verilog HDL syntax error at RGB_LED_MATRIX.v(48) near text \"not\";  expecting an operand" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1491513639648 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"clk\";  expecting \")\" RGB_LED_MATRIX.v(50) " "Verilog HDL syntax error at RGB_LED_MATRIX.v(50) near text \"clk\";  expecting \")\"" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1491513639648 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "G RGB_LED_MATRIX.v(69) " "Verilog HDL Declaration error at RGB_LED_MATRIX.v(69): identifier \"G\" is already declared in the present scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 69 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1491513639649 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "B RGB_LED_MATRIX.v(76) " "Verilog HDL Declaration error at RGB_LED_MATRIX.v(76): identifier \"B\" is already declared in the present scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 76 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1491513639649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R RGB_LED_MATRIX.v(13) " "Verilog HDL Declaration information at RGB_LED_MATRIX.v(13): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491513639649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G RGB_LED_MATRIX.v(14) " "Verilog HDL Declaration information at RGB_LED_MATRIX.v(14): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491513639649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B RGB_LED_MATRIX.v(15) " "Verilog HDL Declaration information at RGB_LED_MATRIX.v(15): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491513639649 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rgb_led_matrix RGB_LED_MATRIX.v(10) " "Ignored design unit \"rgb_led_matrix\" at RGB_LED_MATRIX.v(10) due to previous errors" {  } { { "RGB_LED_MATRIX.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/RGB_LED_MATRIX.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1491513639649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led_matrix.v 0 0 " "Found 0 design units, including 0 entities, in source file rgb_led_matrix.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491513639650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/output_files/RGB_LED_MATRIX.map.smsg " "Generated suppressed messages file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/RGB_LED_MATRIX/output_files/RGB_LED_MATRIX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1491513639694 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "464 " "Peak virtual memory: 464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491513639826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 06 23:20:39 2017 " "Processing ended: Thu Apr 06 23:20:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491513639826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491513639826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491513639826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491513639826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491513640466 ""}
