<stg><name>layer8</name>


<trans_list>

<trans id="1054" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="15" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
<literal name="icmp_ln1165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="15" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
<literal name="icmp_ln1165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="16" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="25" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1158" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="27" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="34" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="34" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="35" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="36" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="37" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="39" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="40" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="41" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="42" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="43" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="44" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="44" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="45" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="49" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="50" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="54" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str601, i32 0, i32 0, [1 x i8]* @p_str602, [1 x i8]* @p_str603, [1 x i8]* @p_str604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str605, [1 x i8]* @p_str606)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str587, i32 0, i32 0, [1 x i8]* @p_str588, [1 x i8]* @p_str589, [1 x i8]* @p_str590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str591, [1 x i8]* @p_str592)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i4* %corr8_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i12* %corr8_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str566, i32 0, i32 0, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str570, [1 x i8]* @p_str571)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i4* %corr7_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str531, i32 0, i32 0, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str535, [1 x i8]* @p_str536)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i12* %corr7_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %subfilter_layer_V = alloca [81 x i5], align 1

]]></Node>
<StgValue><ssdm name="subfilter_layer_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %decorrelate_img_V = alloca [768 x i12], align 2

]]></Node>
<StgValue><ssdm name="decorrelate_img_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %decorr_temp_V = alloca [330 x i12], align 2

]]></Node>
<StgValue><ssdm name="decorr_temp_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %img_channel_valid_V = alloca [18480 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_valid_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %img_channel_data_V = alloca [18480 x i12], align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %img_channel_keep_V = alloca [18480 x i4], align 1

]]></Node>
<StgValue><ssdm name="img_channel_keep_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %img_channel_user_V = alloca [18480 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %img_channel_last_V = alloca [18480 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_last_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %img_channel_id_V = alloca [18480 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %img_channel_dest_V = alloca [18480 x i1], align 1

]]></Node>
<StgValue><ssdm name="img_channel_dest_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %expanded_channel = alloca [2363 x i12], align 2

]]></Node>
<StgValue><ssdm name="expanded_channel"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %out_layer_0_valid_V = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %out_layer_1_valid_V = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  %out_layer_2_valid_V = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:28  %out_layer_3_valid_V = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:29  %out_layer_4_valid_V = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:30  %out_layer_5_valid_V = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:31  %out_layer_0_data_V = alloca [128 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:32  %out_layer_1_data_V = alloca [128 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:33  %out_layer_2_data_V = alloca [128 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:34  %out_layer_3_data_V = alloca [128 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:35  %out_layer_4_data_V = alloca [128 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:36  %out_layer_5_data_V = alloca [128 x i12], align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:37  %out_layer_0_0_user = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:38  %out_layer_1_0_user = alloca [128 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_0_user"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:39  %out_layer_0_0_user_1 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:40  br label %.preheader488

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader488:0  %row_idx_0 = phi i7 [ %row_idx, %hls_label_30_end ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="row_idx_0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader488:1  %icmp_ln1073 = icmp eq i7 %row_idx_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader488:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader488:3  %row_idx = add i7 %row_idx_0, 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader488:4  br i1 %icmp_ln1073, label %23, label %hls_label_30_begin

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_30_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_30_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
hls_label_30_begin:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1256"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_0_0 = phi i8 [ 0, %hls_label_30_begin ], [ %add_ln1089, %hls_label_33 ]

]]></Node>
<StgValue><ssdm name="j_0_0_0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln1089 = icmp eq i8 %j_0_0_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1089"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln1089 = add i8 %j_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1089"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1089, label %hls_label_32, label %hls_label_33

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_33:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_33:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1090"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
hls_label_33:2  %zext_ln1091 = zext i8 %j_0_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1091"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_33:3  %out_layer_0_data_V_s = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1091

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_s"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
hls_label_33:4  store i12 0, i12* %out_layer_0_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln1091"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_33:5  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
hls_label_33:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_32:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_0_1 = phi i8 [ 0, %hls_label_32 ], [ %add_ln1089_1, %hls_label_331 ]

]]></Node>
<StgValue><ssdm name="j_0_0_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln1089_1 = icmp eq i8 %j_0_0_1, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1089_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln1089_1 = add i8 %j_0_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln1089_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1089_1, label %hls_label_321, label %hls_label_331

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_331:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_331:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1090"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
hls_label_331:2  %zext_ln1091_1 = zext i8 %j_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1091_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_331:3  %out_layer_1_data_V_s = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1091_1

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_s"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
hls_label_331:4  store i12 0, i12* %out_layer_1_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln1091"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_331:5  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
hls_label_331:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_321:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_321:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
hls_label_321:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_0_2 = phi i8 [ 0, %hls_label_321 ], [ %add_ln1089_2, %hls_label_332 ]

]]></Node>
<StgValue><ssdm name="j_0_0_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln1089_2 = icmp eq i8 %j_0_0_2, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1089_2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln1089_2 = add i8 %j_0_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln1089_2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1089_2, label %hls_label_322, label %hls_label_332

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_332:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_332:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1090"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
hls_label_332:2  %zext_ln1091_2 = zext i8 %j_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1091_2"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_332:3  %out_layer_2_data_V_s = getelementptr [128 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln1091_2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_s"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
hls_label_332:4  store i12 0, i12* %out_layer_2_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln1091"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_332:5  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
hls_label_332:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_322:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_322:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
hls_label_322:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_0_3 = phi i8 [ 0, %hls_label_322 ], [ %add_ln1089_3, %hls_label_333 ]

]]></Node>
<StgValue><ssdm name="j_0_0_3"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln1089_3 = icmp eq i8 %j_0_0_3, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1089_3"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln1089_3 = add i8 %j_0_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln1089_3"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1089_3, label %hls_label_323, label %hls_label_333

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_333:0  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_333:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1090"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
hls_label_333:2  %zext_ln1091_3 = zext i8 %j_0_0_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1091_3"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_333:3  %out_layer_3_data_V_s = getelementptr [128 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln1091_3

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_s"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
hls_label_333:4  store i12 0, i12* %out_layer_3_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln1091"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_333:5  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
hls_label_333:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_323:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_323:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
hls_label_323:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_0_4 = phi i8 [ 0, %hls_label_323 ], [ %add_ln1089_4, %hls_label_334 ]

]]></Node>
<StgValue><ssdm name="j_0_0_4"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln1089_4 = icmp eq i8 %j_0_0_4, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1089_4"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln1089_4 = add i8 %j_0_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln1089_4"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1089_4, label %hls_label_324, label %hls_label_334

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_334:0  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_334:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1090"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
hls_label_334:2  %zext_ln1091_4 = zext i8 %j_0_0_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1091_4"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_334:3  %out_layer_4_data_V_s = getelementptr [128 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln1091_4

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_s"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
hls_label_334:4  store i12 0, i12* %out_layer_4_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln1091"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_334:5  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
hls_label_334:6  br label %4

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_324:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_324:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
hls_label_324:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_0_5 = phi i8 [ 0, %hls_label_324 ], [ %add_ln1089_5, %hls_label_335 ]

]]></Node>
<StgValue><ssdm name="j_0_0_5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln1089_5 = icmp eq i8 %j_0_0_5, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1089_5"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln1089_5 = add i8 %j_0_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln1089_5"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1089_5, label %hls_label_32_end, label %hls_label_335

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_335:0  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_335:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1090"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
hls_label_335:2  %zext_ln1091_5 = zext i8 %j_0_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1091_5"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_335:3  %out_layer_5_data_V_s = getelementptr [128 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln1091_5

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_s"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="12" op_1_bw="7">
<![CDATA[
hls_label_335:4  store i12 0, i12* %out_layer_5_data_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln1091"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_335:5  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1089_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
hls_label_335:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln1089"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32_end:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_32_end:1  %icmp_ln1099 = icmp ugt i7 %row_idx_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln1099"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_32_end:2  %icmp_ln1110 = icmp eq i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1110"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
hls_label_32_end:3  %tmp_13 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %row_idx_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="13">
<![CDATA[
hls_label_32_end:4  %zext_ln321 = zext i13 %tmp_13 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
hls_label_32_end:5  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %row_idx_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="10">
<![CDATA[
hls_label_32_end:6  %zext_ln321_1 = zext i10 %tmp_15 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_32_end:7  %sub_ln321 = sub i14 %zext_ln321, %zext_ln321_1

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="14">
<![CDATA[
hls_label_32_end:8  %sext_ln321 = sext i14 %sub_ln321 to i15

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_32_end:9  %icmp_ln1129 = icmp ugt i7 %row_idx_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln1129"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_32_end:10  %tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_32_end:11  %icmp_ln1129_1 = icmp eq i5 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1129_1"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_32_end:12  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_32_end:13  %icmp_ln1148 = icmp eq i6 %tmp_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1148"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_32_end:14  %icmp_ln1148_1 = icmp ne i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1148_1"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_32_end:15  %and_ln1148 = and i1 %icmp_ln1148, %icmp_ln1148_1

]]></Node>
<StgValue><ssdm name="and_ln1148"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_32_end:16  %tmp_22 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_32_end:17  %icmp_ln1110_1 = icmp ne i6 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1110_1"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_32_end:18  %and_ln1110 = and i1 %icmp_ln1110_1, %icmp_ln1129_1

]]></Node>
<StgValue><ssdm name="and_ln1110"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_32_end:19  %or_ln1110 = or i1 %icmp_ln1110, %and_ln1110

]]></Node>
<StgValue><ssdm name="or_ln1110"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_32_end:20  %or_ln1129 = or i1 %icmp_ln1129, %icmp_ln1129_1

]]></Node>
<StgValue><ssdm name="or_ln1129"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32_end:21  br label %.preheader487

]]></Node>
<StgValue><ssdm name="br_ln1096"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader487:0  %current_input_channe = phi i6 [ %current_input_channe_1, %.loopexit474 ], [ 0, %hls_label_32_end ]

]]></Node>
<StgValue><ssdm name="current_input_channe"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader487:1  %icmp_ln1096 = icmp eq i6 %current_input_channe, -8

]]></Node>
<StgValue><ssdm name="icmp_ln1096"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader487:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader487:3  %current_input_channe_1 = add i6 %current_input_channe, 1

]]></Node>
<StgValue><ssdm name="current_input_channe_1"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:4  br i1 %icmp_ln1096, label %14, label %6

]]></Node>
<StgValue><ssdm name="br_ln1096"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln1099, label %.preheader485.preheader, label %.loopexit486

]]></Node>
<StgValue><ssdm name="br_ln1099"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="0"/>
<literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="6">
<![CDATA[
.preheader485.preheader:0  %zext_ln1101 = zext i6 %current_input_channe to i11

]]></Node>
<StgValue><ssdm name="zext_ln1101"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="0"/>
<literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader485.preheader:1  br label %.preheader485

]]></Node>
<StgValue><ssdm name="br_ln1101"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_23 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln1165 = icmp eq i5 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1165"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln1165, label %hls_label_30_end, label %.preheader471.preheader

]]></Node>
<StgValue><ssdm name="br_ln1165"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
<literal name="icmp_ln1165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader471.preheader:0  %icmp_ln1187 = icmp ult i7 %row_idx_0, -63

]]></Node>
<StgValue><ssdm name="icmp_ln1187"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
<literal name="icmp_ln1165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader471.preheader:1  %icmp_ln1228 = icmp eq i7 %row_idx_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln1228"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1096" val="1"/>
<literal name="icmp_ln1165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
.preheader471.preheader:2  br label %.preheader470.0

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader485:0  %filter_line_0 = phi i3 [ 0, %.preheader485.preheader ], [ %filter_line, %.preheader485.loopexit ]

]]></Node>
<StgValue><ssdm name="filter_line_0"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader485:1  %icmp_ln1101 = icmp eq i3 %filter_line_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1101"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader485:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader485:3  %filter_line = add i3 %filter_line_0, 1

]]></Node>
<StgValue><ssdm name="filter_line"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:4  br i1 %icmp_ln1101, label %.loopexit486.loopexit, label %.preheader484.preheader

]]></Node>
<StgValue><ssdm name="br_ln1101"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader484.preheader:0  %tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %filter_line_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="9">
<![CDATA[
.preheader484.preheader:1  %zext_ln321_2 = zext i9 %tmp_16 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.preheader:2  %tmp_17 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %filter_line_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="6">
<![CDATA[
.preheader484.preheader:3  %zext_ln321_3 = zext i6 %tmp_17 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:4  %sub_ln321_1 = sub i10 %zext_ln321_2, %zext_ln321_3

]]></Node>
<StgValue><ssdm name="sub_ln321_1"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="10">
<![CDATA[
.preheader484.preheader:5  %sext_ln321_1 = sext i10 %sub_ln321_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_1"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader484.preheader:6  %add_ln321 = add i11 %sext_ln321_1, %zext_ln1101

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="11">
<![CDATA[
.preheader484.preheader:7  %trunc_ln321 = trunc i11 %add_ln321 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader484.preheader:8  %p_shl_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader484.preheader:9  %tmp_26 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln321, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="12">
<![CDATA[
.preheader484.preheader:10  %sext_ln321_2 = sext i12 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln321_2"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader484.preheader:11  %add_ln321_1 = add i16 %sext_ln321_2, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader484.preheader:12  %tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %filter_line, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="9">
<![CDATA[
.preheader484.preheader:13  %zext_ln321_4 = zext i9 %tmp_20 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.preheader:14  %tmp_21 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %filter_line, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="6">
<![CDATA[
.preheader484.preheader:15  %zext_ln321_5 = zext i6 %tmp_21 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.preheader:16  %sub_ln321_2 = sub i10 %zext_ln321_4, %zext_ln321_5

]]></Node>
<StgValue><ssdm name="sub_ln321_2"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="10">
<![CDATA[
.preheader484.preheader:17  %sext_ln321_3 = sext i10 %sub_ln321_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_3"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader484.preheader:18  %add_ln321_2 = add i11 %sext_ln321_3, %zext_ln1101

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="11">
<![CDATA[
.preheader484.preheader:19  %trunc_ln321_1 = trunc i11 %add_ln321_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader484.preheader:20  %p_shl2_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321_1, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader484.preheader:21  %tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln321_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="12">
<![CDATA[
.preheader484.preheader:22  %sext_ln321_4 = sext i12 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln321_4"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader484.preheader:23  %add_ln321_3 = add i16 %sext_ln321_4, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.preheader484.preheader:24  br label %.preheader484

]]></Node>
<StgValue><ssdm name="br_ln1103"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1099" val="1"/>
<literal name="icmp_ln1101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.loopexit486.loopexit:0  br label %.loopexit486

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit486:0  br i1 %or_ln1110, label %8, label %.loopexit482

]]></Node>
<StgValue><ssdm name="br_ln1110"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="6">
<![CDATA[
:0  %zext_ln321_6 = zext i6 %current_input_channe to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln321_4 = add i15 %zext_ln321_6, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_4"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="15">
<![CDATA[
:2  %trunc_ln321_2 = trunc i15 %add_ln321_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln321_2"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
:3  %p_shl4_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321_2, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:4  %p_shl5_cast = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %add_ln321_4, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln321_5 = add i16 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="add_ln321_5"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="16">
<![CDATA[
:6  %zext_ln321_7 = zext i16 %add_ln321_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_7"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %or_ln321 = or i16 %add_ln321_5, 1

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="16">
<![CDATA[
:8  %zext_ln321_8 = zext i16 %or_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_8"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_valid_V_3 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_3"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_valid_V_4 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_4"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %add_ln321_6 = add i16 64, %add_ln321_5

]]></Node>
<StgValue><ssdm name="add_ln321_6"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="16">
<![CDATA[
:12  %zext_ln321_9 = zext i16 %add_ln321_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_9"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_valid_V_5 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_5"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %add_ln321_7 = add i16 65, %add_ln321_5

]]></Node>
<StgValue><ssdm name="add_ln321_7"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="16">
<![CDATA[
:15  %zext_ln321_10 = zext i16 %add_ln321_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_10"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_valid_V_6 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_6"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_data_V_a_2 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_2"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_data_V_a_3 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_3"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %img_channel_data_V_a_4 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_4"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %img_channel_data_V_a_5 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_5"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %img_channel_keep_V_a_2 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_2"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %img_channel_keep_V_a_3 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_3"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %img_channel_keep_V_a_4 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_4"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %img_channel_keep_V_a_5 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_5"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %img_channel_user_V_a_2 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_2"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %img_channel_user_V_a_3 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_3"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %img_channel_user_V_a_4 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_4"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %img_channel_user_V_a_5 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_5"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %img_channel_last_V_a_2 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_2"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %img_channel_last_V_a_3 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_3"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %img_channel_last_V_a_4 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_4"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %img_channel_last_V_a_5 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_5"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %img_channel_id_V_add_2 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_2"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %img_channel_id_V_add_3 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_3"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %img_channel_id_V_add_4 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_4"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %img_channel_id_V_add_5 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_5"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %img_channel_dest_V_a_2 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_2"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %img_channel_dest_V_a_3 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_3"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %img_channel_dest_V_a_4 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_9

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_4"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %img_channel_dest_V_a_5 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_10

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_5"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1101" val="1"/>
<literal name="or_ln1110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1099" val="0"/>
<literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %9

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader484:0  %index_input_element_s = phi i7 [ %index_input_element, %7 ], [ 0, %.preheader484.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element_s"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader484:1  %icmp_ln1103 = icmp eq i7 %index_input_element_s, -62

]]></Node>
<StgValue><ssdm name="icmp_ln1103"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader484:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader484:3  %index_input_element = add i7 %index_input_element_s, 1

]]></Node>
<StgValue><ssdm name="index_input_element"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader484:4  br i1 %icmp_ln1103, label %.preheader485.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln1103"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_11 = zext i7 %index_input_element_s to i16

]]></Node>
<StgValue><ssdm name="zext_ln321_11"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln321_8 = add i16 %add_ln321_3, %zext_ln321_11

]]></Node>
<StgValue><ssdm name="add_ln321_8"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="16">
<![CDATA[
:2  %zext_ln321_12 = zext i16 %add_ln321_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_12"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_s = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_s"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln321_9 = add i16 %add_ln321_1, %zext_ln321_11

]]></Node>
<StgValue><ssdm name="add_ln321_9"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_data_V_a = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_keep_V_a = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_user_V_a = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_last_V_a = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_id_V_add = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_dest_V_a = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="15">
<![CDATA[
:19  %img_channel_valid_V_2 = load i1* %img_channel_valid_V_s, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_2"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="15">
<![CDATA[
:21  %img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="15">
<![CDATA[
:23  %img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="15">
<![CDATA[
:25  %img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="15">
<![CDATA[
:27  %img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="15">
<![CDATA[
:29  %img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="15">
<![CDATA[
:31  %img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.preheader485.loopexit:0  br label %.preheader485

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="16">
<![CDATA[
:5  %zext_ln321_13 = zext i16 %add_ln321_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_13"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_valid_V_1 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_1"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_1 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_1"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_1 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_1"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_1 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_1"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_1 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_1"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_1 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_1"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_1 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_13

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_1"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="15">
<![CDATA[
:19  %img_channel_valid_V_2 = load i1* %img_channel_valid_V_s, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_2"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:20  store i1 %img_channel_valid_V_2, i1* %img_channel_valid_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="15">
<![CDATA[
:21  %img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
:22  store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="15">
<![CDATA[
:23  %img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
:24  store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="15">
<![CDATA[
:25  %img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:26  store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="15">
<![CDATA[
:27  %img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:28  store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="15">
<![CDATA[
:29  %img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:30  store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="15">
<![CDATA[
:31  %img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:32  store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %.preheader484

]]></Node>
<StgValue><ssdm name="br_ln1103"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %index_input_element2 = phi i7 [ 1, %8 ], [ %index_input_element_1, %10 ]

]]></Node>
<StgValue><ssdm name="index_input_element2"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln1113 = icmp eq i7 %index_input_element2, -63

]]></Node>
<StgValue><ssdm name="icmp_ln1113"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln1113, label %.preheader483.0, label %10

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_15 = zext i7 %index_input_element2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln321_15"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln321_10 = add i16 %add_ln321_5, %zext_ln321_15

]]></Node>
<StgValue><ssdm name="add_ln321_10"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="16">
<![CDATA[
:2  %zext_ln321_16 = zext i16 %add_ln321_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_16"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_7 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_7"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_6 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_6"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_channel_keep_V_a_6 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_6"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_user_V_a_6 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_6"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_last_V_a_6 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_6"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_id_V_add_6 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_6"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_dest_V_a_6 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_16

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_6"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:10  %empty_49 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="21">
<![CDATA[
:11  %tmp_valid_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 0

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="21">
<![CDATA[
:12  %tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="21">
<![CDATA[
:13  %tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="21">
<![CDATA[
:14  %tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="21">
<![CDATA[
:15  %tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="21">
<![CDATA[
:16  %tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="21">
<![CDATA[
:17  %tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:18  store i1 %tmp_valid_V, i1* %img_channel_valid_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
:19  store i12 %tmp_data_V, i12* %img_channel_data_V_a_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
:20  store i4 %tmp_keep_V, i4* %img_channel_keep_V_a_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:21  store i1 %tmp_user_V, i1* %img_channel_user_V_a_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:22  store i1 %tmp_last_V, i1* %img_channel_last_V_a_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:23  store i1 %tmp_id_V, i1* %img_channel_id_V_add_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:24  store i1 %tmp_dest_V, i1* %img_channel_dest_V_a_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %index_input_element_1 = add i7 %index_input_element2, 1

]]></Node>
<StgValue><ssdm name="index_input_element_1"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %9

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:0  %img_channel_valid_V_8 = load i1* %img_channel_valid_V_3, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_8"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="15">
<![CDATA[
.preheader483.0:2  %img_channel_data_V_l_1 = load i12* %img_channel_data_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_1"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="15">
<![CDATA[
.preheader483.0:4  %img_channel_keep_V_l_1 = load i4* %img_channel_keep_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_1"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:6  %img_channel_user_V_l_1 = load i1* %img_channel_user_V_a_2, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_1"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:8  %img_channel_last_V_l_1 = load i1* %img_channel_last_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_1"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:10  %img_channel_id_V_loa_1 = load i1* %img_channel_id_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_1"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:12  %img_channel_dest_V_l_1 = load i1* %img_channel_dest_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_1"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:14  %img_channel_valid_V_9 = load i1* %img_channel_valid_V_5, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_9"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="15">
<![CDATA[
.preheader483.0:16  %img_channel_data_V_l_2 = load i12* %img_channel_data_V_a_4, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_2"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="15">
<![CDATA[
.preheader483.0:18  %img_channel_keep_V_l_2 = load i4* %img_channel_keep_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_2"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:20  %img_channel_user_V_l_2 = load i1* %img_channel_user_V_a_4, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_2"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:22  %img_channel_last_V_l_2 = load i1* %img_channel_last_V_a_4, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_2"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:24  %img_channel_id_V_loa_2 = load i1* %img_channel_id_V_add_4, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_2"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:26  %img_channel_dest_V_l_2 = load i1* %img_channel_dest_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="394" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:0  %img_channel_valid_V_8 = load i1* %img_channel_valid_V_3, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_8"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:1  store i1 %img_channel_valid_V_8, i1* %img_channel_valid_V_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="15">
<![CDATA[
.preheader483.0:2  %img_channel_data_V_l_1 = load i12* %img_channel_data_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_1"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
.preheader483.0:3  store i12 %img_channel_data_V_l_1, i12* %img_channel_data_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="15">
<![CDATA[
.preheader483.0:4  %img_channel_keep_V_l_1 = load i4* %img_channel_keep_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_1"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
.preheader483.0:5  store i4 %img_channel_keep_V_l_1, i4* %img_channel_keep_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:6  %img_channel_user_V_l_1 = load i1* %img_channel_user_V_a_2, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_1"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:7  store i1 %img_channel_user_V_l_1, i1* %img_channel_user_V_a_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:8  %img_channel_last_V_l_1 = load i1* %img_channel_last_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_1"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:9  store i1 %img_channel_last_V_l_1, i1* %img_channel_last_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:10  %img_channel_id_V_loa_1 = load i1* %img_channel_id_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_1"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:11  store i1 %img_channel_id_V_loa_1, i1* %img_channel_id_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:12  %img_channel_dest_V_l_1 = load i1* %img_channel_dest_V_a_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_1"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:13  store i1 %img_channel_dest_V_l_1, i1* %img_channel_dest_V_a_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:14  %img_channel_valid_V_9 = load i1* %img_channel_valid_V_5, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_9"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:15  store i1 %img_channel_valid_V_9, i1* %img_channel_valid_V_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="15">
<![CDATA[
.preheader483.0:16  %img_channel_data_V_l_2 = load i12* %img_channel_data_V_a_4, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_2"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
.preheader483.0:17  store i12 %img_channel_data_V_l_2, i12* %img_channel_data_V_a_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="15">
<![CDATA[
.preheader483.0:18  %img_channel_keep_V_l_2 = load i4* %img_channel_keep_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_2"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
.preheader483.0:19  store i4 %img_channel_keep_V_l_2, i4* %img_channel_keep_V_a_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:20  %img_channel_user_V_l_2 = load i1* %img_channel_user_V_a_4, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_2"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:21  store i1 %img_channel_user_V_l_2, i1* %img_channel_user_V_a_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:22  %img_channel_last_V_l_2 = load i1* %img_channel_last_V_a_4, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_2"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:23  store i1 %img_channel_last_V_l_2, i1* %img_channel_last_V_a_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:24  %img_channel_id_V_loa_2 = load i1* %img_channel_id_V_add_4, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_2"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:25  store i1 %img_channel_id_V_loa_2, i1* %img_channel_id_V_add_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="15">
<![CDATA[
.preheader483.0:26  %img_channel_dest_V_l_2 = load i1* %img_channel_dest_V_a_4, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_2"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader483.0:27  store i1 %img_channel_dest_V_l_2, i1* %img_channel_dest_V_a_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
.preheader483.0:28  br label %.loopexit482

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit482:0  br i1 %or_ln1129, label %.loopexit478, label %.preheader480.preheader

]]></Node>
<StgValue><ssdm name="br_ln1129"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader480.preheader:0  %tmp_32 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="12">
<![CDATA[
.preheader480.preheader:1  %zext_ln321_17 = zext i12 %tmp_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_17"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader480.preheader:2  %tmp_33 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="7">
<![CDATA[
.preheader480.preheader:3  %zext_ln321_18 = zext i7 %tmp_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_18"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader480.preheader:4  %add_ln321_11 = add i13 %zext_ln321_18, %zext_ln321_17

]]></Node>
<StgValue><ssdm name="add_ln321_11"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="13">
<![CDATA[
.preheader480.preheader:5  %zext_ln321_19 = zext i13 %add_ln321_11 to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_19"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader480.preheader:6  %add_ln321_12 = add i15 %zext_ln321_19, 14784

]]></Node>
<StgValue><ssdm name="add_ln321_12"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="15">
<![CDATA[
.preheader480.preheader:7  %zext_ln321_20 = zext i15 %add_ln321_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_20"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader480.preheader:8  %add_ln321_13 = add i15 %zext_ln321_19, 14785

]]></Node>
<StgValue><ssdm name="add_ln321_13"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="15">
<![CDATA[
.preheader480.preheader:9  %zext_ln321_21 = zext i15 %add_ln321_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_21"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:10  %img_channel_valid_V_10 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_10"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:11  %img_channel_valid_V_11 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_11"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader480.preheader:12  %add_ln321_14 = add i15 %zext_ln321_19, 14848

]]></Node>
<StgValue><ssdm name="add_ln321_14"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="15">
<![CDATA[
.preheader480.preheader:13  %zext_ln321_22 = zext i15 %add_ln321_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_22"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:14  %img_channel_valid_V_12 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_12"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader480.preheader:15  %add_ln321_15 = add i15 %zext_ln321_19, 14849

]]></Node>
<StgValue><ssdm name="add_ln321_15"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="15">
<![CDATA[
.preheader480.preheader:16  %zext_ln321_23 = zext i15 %add_ln321_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_23"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:17  %img_channel_valid_V_13 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_13"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:18  %img_channel_data_V_a_7 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_7"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:19  %img_channel_data_V_a_8 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_8"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:20  %img_channel_data_V_a_9 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_9"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:21  %img_channel_data_V_a_10 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_10"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:22  %img_channel_keep_V_a_7 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_7"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:23  %img_channel_keep_V_a_8 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_8"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:24  %img_channel_keep_V_a_9 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_9"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:25  %img_channel_keep_V_a_10 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_10"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:26  %img_channel_user_V_a_7 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_7"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:27  %img_channel_user_V_a_8 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_8"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:28  %img_channel_user_V_a_9 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_9"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:29  %img_channel_user_V_a_10 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_10"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:30  %img_channel_last_V_a_7 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_7"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:31  %img_channel_last_V_a_8 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_8"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:32  %img_channel_last_V_a_9 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_9"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:33  %img_channel_last_V_a_10 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_10"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:34  %img_channel_id_V_add_7 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_7"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:35  %img_channel_id_V_add_8 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_8"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:36  %img_channel_id_V_add_9 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_9"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:37  %img_channel_id_V_add_10 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_10"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:38  %img_channel_dest_V_a_7 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_21

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_7"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:39  %img_channel_dest_V_a_8 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_20

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_8"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:40  %img_channel_dest_V_a_9 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_22

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_9"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader480.preheader:41  %img_channel_dest_V_a_10 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_23

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_10"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.preheader480.preheader:42  br label %.preheader480

]]></Node>
<StgValue><ssdm name="br_ln1132"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader480:0  %index_input_element3 = phi i7 [ %index_input_element_2, %11 ], [ 1, %.preheader480.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element3"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader480:1  %icmp_ln1132 = icmp eq i7 %index_input_element3, -63

]]></Node>
<StgValue><ssdm name="icmp_ln1132"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader480:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader480:3  br i1 %icmp_ln1132, label %.preheader479.0, label %11

]]></Node>
<StgValue><ssdm name="br_ln1132"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_28 = zext i7 %index_input_element3 to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_28"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln321_18 = add i15 %add_ln321_12, %zext_ln321_28

]]></Node>
<StgValue><ssdm name="add_ln321_18"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln321_29 = zext i15 %add_ln321_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_29"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_channel_valid_V_14 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_14"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_data_V_a_11 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_11"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %img_channel_keep_V_a_11 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_11"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %img_channel_user_V_a_11 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_11"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_last_V_a_11 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_11"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_id_V_add_11 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_11"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_dest_V_a_11 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_29

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_11"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:10  %empty_50 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="21">
<![CDATA[
:11  %tmp_valid_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 0

]]></Node>
<StgValue><ssdm name="tmp_valid_V_1"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="21">
<![CDATA[
:12  %tmp_data_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="21">
<![CDATA[
:13  %tmp_keep_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="21">
<![CDATA[
:14  %tmp_user_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="21">
<![CDATA[
:15  %tmp_last_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="21">
<![CDATA[
:16  %tmp_id_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="21">
<![CDATA[
:17  %tmp_dest_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:18  store i1 %tmp_valid_V_1, i1* %img_channel_valid_V_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
:19  store i12 %tmp_data_V_1, i12* %img_channel_data_V_a_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
:20  store i4 %tmp_keep_V_1, i4* %img_channel_keep_V_a_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:21  store i1 %tmp_user_V_1, i1* %img_channel_user_V_a_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:22  store i1 %tmp_last_V_1, i1* %img_channel_last_V_a_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:23  store i1 %tmp_id_V_1, i1* %img_channel_id_V_add_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:24  store i1 %tmp_dest_V_1, i1* %img_channel_dest_V_a_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %index_input_element_2 = add i7 %index_input_element3, 1

]]></Node>
<StgValue><ssdm name="index_input_element_2"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %.preheader480

]]></Node>
<StgValue><ssdm name="br_ln1132"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:0  %img_channel_valid_V_15 = load i1* %img_channel_valid_V_10, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_15"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="15">
<![CDATA[
.preheader479.0:2  %img_channel_data_V_l_3 = load i12* %img_channel_data_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_3"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="15">
<![CDATA[
.preheader479.0:4  %img_channel_keep_V_l_3 = load i4* %img_channel_keep_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_3"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:6  %img_channel_user_V_l_3 = load i1* %img_channel_user_V_a_7, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_3"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:8  %img_channel_last_V_l_3 = load i1* %img_channel_last_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_3"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:10  %img_channel_id_V_loa_3 = load i1* %img_channel_id_V_add_7, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_3"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:12  %img_channel_dest_V_l_3 = load i1* %img_channel_dest_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_3"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:14  %img_channel_valid_V_16 = load i1* %img_channel_valid_V_12, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_16"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="15">
<![CDATA[
.preheader479.0:16  %img_channel_data_V_l_4 = load i12* %img_channel_data_V_a_9, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_4"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="15">
<![CDATA[
.preheader479.0:18  %img_channel_keep_V_l_4 = load i4* %img_channel_keep_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_4"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:20  %img_channel_user_V_l_4 = load i1* %img_channel_user_V_a_9, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_4"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:22  %img_channel_last_V_l_4 = load i1* %img_channel_last_V_a_9, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_4"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:24  %img_channel_id_V_loa_4 = load i1* %img_channel_id_V_add_9, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_4"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:26  %img_channel_dest_V_l_4 = load i1* %img_channel_dest_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="512" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:0  %img_channel_valid_V_15 = load i1* %img_channel_valid_V_10, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_15"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:1  store i1 %img_channel_valid_V_15, i1* %img_channel_valid_V_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="15">
<![CDATA[
.preheader479.0:2  %img_channel_data_V_l_3 = load i12* %img_channel_data_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_3"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
.preheader479.0:3  store i12 %img_channel_data_V_l_3, i12* %img_channel_data_V_a_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="15">
<![CDATA[
.preheader479.0:4  %img_channel_keep_V_l_3 = load i4* %img_channel_keep_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_3"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
.preheader479.0:5  store i4 %img_channel_keep_V_l_3, i4* %img_channel_keep_V_a_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:6  %img_channel_user_V_l_3 = load i1* %img_channel_user_V_a_7, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_3"/></StgValue>
</operation>

<operation id="519" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:7  store i1 %img_channel_user_V_l_3, i1* %img_channel_user_V_a_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="520" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:8  %img_channel_last_V_l_3 = load i1* %img_channel_last_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_3"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:9  store i1 %img_channel_last_V_l_3, i1* %img_channel_last_V_a_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:10  %img_channel_id_V_loa_3 = load i1* %img_channel_id_V_add_7, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_3"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:11  store i1 %img_channel_id_V_loa_3, i1* %img_channel_id_V_add_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:12  %img_channel_dest_V_l_3 = load i1* %img_channel_dest_V_a_7, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_3"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:13  store i1 %img_channel_dest_V_l_3, i1* %img_channel_dest_V_a_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:14  %img_channel_valid_V_16 = load i1* %img_channel_valid_V_12, align 4

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_16"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:15  store i1 %img_channel_valid_V_16, i1* %img_channel_valid_V_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="15">
<![CDATA[
.preheader479.0:16  %img_channel_data_V_l_4 = load i12* %img_channel_data_V_a_9, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_4"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
.preheader479.0:17  store i12 %img_channel_data_V_l_4, i12* %img_channel_data_V_a_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="15">
<![CDATA[
.preheader479.0:18  %img_channel_keep_V_l_4 = load i4* %img_channel_keep_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_4"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
.preheader479.0:19  store i4 %img_channel_keep_V_l_4, i4* %img_channel_keep_V_a_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:20  %img_channel_user_V_l_4 = load i1* %img_channel_user_V_a_9, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_4"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:21  store i1 %img_channel_user_V_l_4, i1* %img_channel_user_V_a_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:22  %img_channel_last_V_l_4 = load i1* %img_channel_last_V_a_9, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_4"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:23  store i1 %img_channel_last_V_l_4, i1* %img_channel_last_V_a_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:24  %img_channel_id_V_loa_4 = load i1* %img_channel_id_V_add_9, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_4"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:25  store i1 %img_channel_id_V_loa_4, i1* %img_channel_id_V_add_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="15">
<![CDATA[
.preheader479.0:26  %img_channel_dest_V_l_4 = load i1* %img_channel_dest_V_a_9, align 4

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_4"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
.preheader479.0:27  store i1 %img_channel_dest_V_l_4, i1* %img_channel_dest_V_a_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
.preheader479.0:28  br label %.loopexit478

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit478:0  br i1 %and_ln1148, label %.preheader475.preheader, label %.loopexit476

]]></Node>
<StgValue><ssdm name="br_ln1148"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="15" op_0_bw="6">
<![CDATA[
.preheader475.preheader:0  %zext_ln321_30 = zext i6 %current_input_channe to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_30"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader475.preheader:1  %tmp_36 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="12">
<![CDATA[
.preheader475.preheader:2  %zext_ln321_31 = zext i12 %tmp_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_31"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader475.preheader:3  %tmp_37 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="7">
<![CDATA[
.preheader475.preheader:4  %zext_ln321_32 = zext i7 %tmp_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_32"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader475.preheader:5  %add_ln321_19 = add i13 %zext_ln321_31, %zext_ln321_32

]]></Node>
<StgValue><ssdm name="add_ln321_19"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader475.preheader:6  %add_ln321_20 = add i15 %zext_ln321_30, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_20"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="15">
<![CDATA[
.preheader475.preheader:7  %trunc_ln321_3 = trunc i15 %add_ln321_20 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln321_3"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader475.preheader:8  %p_shl8_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321_3, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
.preheader475.preheader:9  %p_shl9_cast = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %add_ln321_20, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader475.preheader:10  %add_ln321_21 = add i16 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="add_ln321_21"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
.preheader475.preheader:11  br label %.preheader475

]]></Node>
<StgValue><ssdm name="br_ln1150"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="554" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader475:0  %index_input_element3_1 = phi i7 [ %index_input_element_3, %12 ], [ 0, %.preheader475.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element3_1"/></StgValue>
</operation>

<operation id="555" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader475:1  %icmp_ln1150 = icmp eq i7 %index_input_element3_1, -62

]]></Node>
<StgValue><ssdm name="icmp_ln1150"/></StgValue>
</operation>

<operation id="556" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader475:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="557" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader475:3  %index_input_element_3 = add i7 %index_input_element3_1, 1

]]></Node>
<StgValue><ssdm name="index_input_element_3"/></StgValue>
</operation>

<operation id="558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader475:4  br i1 %icmp_ln1150, label %.loopexit476.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln1150"/></StgValue>
</operation>

<operation id="559" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_33 = zext i7 %index_input_element3_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln321_33"/></StgValue>
</operation>

<operation id="560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="13" op_0_bw="7">
<![CDATA[
:1  %zext_ln321_34 = zext i7 %index_input_element3_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_34"/></StgValue>
</operation>

<operation id="561" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln321_22 = add i13 %add_ln321_19, %zext_ln321_34

]]></Node>
<StgValue><ssdm name="add_ln321_22"/></StgValue>
</operation>

<operation id="562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln321_35 = zext i13 %add_ln321_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_35"/></StgValue>
</operation>

<operation id="563" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_valid_V_17 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_17"/></StgValue>
</operation>

<operation id="564" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln321_23 = add i16 %add_ln321_21, %zext_ln321_33

]]></Node>
<StgValue><ssdm name="add_ln321_23"/></StgValue>
</operation>

<operation id="565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_12 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_12"/></StgValue>
</operation>

<operation id="566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_12 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_12"/></StgValue>
</operation>

<operation id="567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_12 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_12"/></StgValue>
</operation>

<operation id="568" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_12 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_12"/></StgValue>
</operation>

<operation id="569" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_12 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_12"/></StgValue>
</operation>

<operation id="570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_12 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_35

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_12"/></StgValue>
</operation>

<operation id="571" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="15">
<![CDATA[
:20  %img_channel_valid_V_19 = load i1* %img_channel_valid_V_17, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_19"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="15">
<![CDATA[
:22  %img_channel_data_V_l_5 = load i12* %img_channel_data_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_5"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="15">
<![CDATA[
:24  %img_channel_keep_V_l_5 = load i4* %img_channel_keep_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_5"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="15">
<![CDATA[
:26  %img_channel_user_V_l_5 = load i1* %img_channel_user_V_a_12, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_5"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="15">
<![CDATA[
:28  %img_channel_last_V_l_5 = load i1* %img_channel_last_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_5"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="15">
<![CDATA[
:30  %img_channel_id_V_loa_5 = load i1* %img_channel_id_V_add_12, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_5"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="15">
<![CDATA[
:32  %img_channel_dest_V_l_5 = load i1* %img_channel_dest_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_5"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1148" val="1"/>
<literal name="icmp_ln1150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
.loopexit476.loopexit:0  br label %.loopexit476

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit476:0  br i1 %icmp_ln1129, label %.preheader473.preheader, label %.loopexit474

]]></Node>
<StgValue><ssdm name="br_ln1156"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader473.preheader:0  %tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="12">
<![CDATA[
.preheader473.preheader:1  %zext_ln321_37 = zext i12 %tmp_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_37"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader473.preheader:2  %tmp_39 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %current_input_channe, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="7">
<![CDATA[
.preheader473.preheader:3  %zext_ln321_38 = zext i7 %tmp_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_38"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader473.preheader:4  %add_ln321_24 = add i13 %zext_ln321_38, %zext_ln321_37

]]></Node>
<StgValue><ssdm name="add_ln321_24"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="15" op_0_bw="13">
<![CDATA[
.preheader473.preheader:5  %zext_ln321_39 = zext i13 %add_ln321_24 to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_39"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="14" op_0_bw="13">
<![CDATA[
.preheader473.preheader:6  %zext_ln321_40 = zext i13 %add_ln321_24 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_40"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader473.preheader:7  %add_ln321_25 = add i14 %zext_ln321_40, -5296

]]></Node>
<StgValue><ssdm name="add_ln321_25"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader473.preheader:8  %add_ln321_26 = add i15 %zext_ln321_39, 14784

]]></Node>
<StgValue><ssdm name="add_ln321_26"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1150" val="1"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp><and_exp><literal name="and_ln1148" val="0"/>
<literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
.preheader473.preheader:9  br label %.preheader473

]]></Node>
<StgValue><ssdm name="br_ln1158"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="16">
<![CDATA[
:6  %zext_ln321_36 = zext i16 %add_ln321_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_36"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_valid_V_18 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_18"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_data_V_a_13 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_13"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_keep_V_a_13 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_13"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_user_V_a_13 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_13"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_last_V_a_13 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_13"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_id_V_add_13 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_13"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %img_channel_dest_V_a_13 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_36

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_13"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="15">
<![CDATA[
:20  %img_channel_valid_V_19 = load i1* %img_channel_valid_V_17, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_19"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="15" op_2_bw="1">
<![CDATA[
:21  store i1 %img_channel_valid_V_19, i1* %img_channel_valid_V_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="15">
<![CDATA[
:22  %img_channel_data_V_l_5 = load i12* %img_channel_data_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_5"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="12" op_1_bw="15" op_2_bw="12">
<![CDATA[
:23  store i12 %img_channel_data_V_l_5, i12* %img_channel_data_V_a_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="15">
<![CDATA[
:24  %img_channel_keep_V_l_5 = load i4* %img_channel_keep_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_5"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="4" op_1_bw="15" op_2_bw="4">
<![CDATA[
:25  store i4 %img_channel_keep_V_l_5, i4* %img_channel_keep_V_a_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="15">
<![CDATA[
:26  %img_channel_user_V_l_5 = load i1* %img_channel_user_V_a_12, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_5"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="15" op_2_bw="1">
<![CDATA[
:27  store i1 %img_channel_user_V_l_5, i1* %img_channel_user_V_a_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="15">
<![CDATA[
:28  %img_channel_last_V_l_5 = load i1* %img_channel_last_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_5"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="15" op_2_bw="1">
<![CDATA[
:29  store i1 %img_channel_last_V_l_5, i1* %img_channel_last_V_a_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="15">
<![CDATA[
:30  %img_channel_id_V_loa_5 = load i1* %img_channel_id_V_add_12, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_5"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="15" op_2_bw="1">
<![CDATA[
:31  store i1 %img_channel_id_V_loa_5, i1* %img_channel_id_V_add_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="15">
<![CDATA[
:32  %img_channel_dest_V_l_5 = load i1* %img_channel_dest_V_a_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_5"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="15" op_2_bw="1">
<![CDATA[
:33  store i1 %img_channel_dest_V_l_5, i1* %img_channel_dest_V_a_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader475

]]></Node>
<StgValue><ssdm name="br_ln1150"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="613" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader473:0  %index_input_element3_2 = phi i7 [ %index_input_element_4, %13 ], [ 0, %.preheader473.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element3_2"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader473:1  %icmp_ln1158 = icmp eq i7 %index_input_element3_2, -62

]]></Node>
<StgValue><ssdm name="icmp_ln1158"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader473:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader473:3  %index_input_element_4 = add i7 %index_input_element3_2, 1

]]></Node>
<StgValue><ssdm name="index_input_element_4"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader473:4  br i1 %icmp_ln1158, label %.loopexit474.loopexit, label %13

]]></Node>
<StgValue><ssdm name="br_ln1158"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln321_41 = zext i7 %index_input_element3_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_41"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="14" op_0_bw="7">
<![CDATA[
:1  %zext_ln321_42 = zext i7 %index_input_element3_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_42"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln321_27 = add i14 %add_ln321_25, %zext_ln321_42

]]></Node>
<StgValue><ssdm name="add_ln321_27"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln321_43 = zext i14 %add_ln321_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_43"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %img_channel_valid_V_20 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_20"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln321_28 = add i15 %add_ln321_26, %zext_ln321_41

]]></Node>
<StgValue><ssdm name="add_ln321_28"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_channel_data_V_a_14 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_14"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %img_channel_keep_V_a_14 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_14"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %img_channel_user_V_a_14 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_14"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %img_channel_last_V_a_14 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_14"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %img_channel_id_V_add_14 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_14"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %img_channel_dest_V_a_14 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_14"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="15">
<![CDATA[
:20  %img_channel_valid_V_22 = load i1* %img_channel_valid_V_20, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_22"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="15">
<![CDATA[
:22  %img_channel_data_V_l_6 = load i12* %img_channel_data_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_6"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="15">
<![CDATA[
:24  %img_channel_keep_V_l_6 = load i4* %img_channel_keep_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_6"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="15">
<![CDATA[
:26  %img_channel_user_V_l_6 = load i1* %img_channel_user_V_a_14, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_6"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="15">
<![CDATA[
:28  %img_channel_last_V_l_6 = load i1* %img_channel_last_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_6"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="15">
<![CDATA[
:30  %img_channel_id_V_loa_6 = load i1* %img_channel_id_V_add_14, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_6"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="15">
<![CDATA[
:32  %img_channel_dest_V_l_6 = load i1* %img_channel_dest_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_6"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1129" val="1"/>
<literal name="icmp_ln1158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
.loopexit474.loopexit:0  br label %.loopexit474

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1158" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
.loopexit474:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name="br_ln1096"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="639" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="15">
<![CDATA[
:6  %zext_ln321_44 = zext i15 %add_ln321_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_44"/></StgValue>
</operation>

<operation id="640" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_valid_V_21 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_21"/></StgValue>
</operation>

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %img_channel_data_V_a_15 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_15"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %img_channel_keep_V_a_15 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_15"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %img_channel_user_V_a_15 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_user_V_a_15"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %img_channel_last_V_a_15 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_15"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %img_channel_id_V_add_15 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_15"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %img_channel_dest_V_a_15 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_15"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="15">
<![CDATA[
:20  %img_channel_valid_V_22 = load i1* %img_channel_valid_V_20, align 2

]]></Node>
<StgValue><ssdm name="img_channel_valid_V_22"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:21  store i1 %img_channel_valid_V_22, i1* %img_channel_valid_V_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="15">
<![CDATA[
:22  %img_channel_data_V_l_6 = load i12* %img_channel_data_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_6"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="12" op_1_bw="15">
<![CDATA[
:23  store i12 %img_channel_data_V_l_6, i12* %img_channel_data_V_a_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="15">
<![CDATA[
:24  %img_channel_keep_V_l_6 = load i4* %img_channel_keep_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_l_6"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="4" op_1_bw="15">
<![CDATA[
:25  store i4 %img_channel_keep_V_l_6, i4* %img_channel_keep_V_a_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="15">
<![CDATA[
:26  %img_channel_user_V_l_6 = load i1* %img_channel_user_V_a_14, align 1

]]></Node>
<StgValue><ssdm name="img_channel_user_V_l_6"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:27  store i1 %img_channel_user_V_l_6, i1* %img_channel_user_V_a_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="15">
<![CDATA[
:28  %img_channel_last_V_l_6 = load i1* %img_channel_last_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_last_V_l_6"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:29  store i1 %img_channel_last_V_l_6, i1* %img_channel_last_V_a_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="15">
<![CDATA[
:30  %img_channel_id_V_loa_6 = load i1* %img_channel_id_V_add_14, align 1

]]></Node>
<StgValue><ssdm name="img_channel_id_V_loa_6"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:31  store i1 %img_channel_id_V_loa_6, i1* %img_channel_id_V_add_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="15">
<![CDATA[
:32  %img_channel_dest_V_l_6 = load i1* %img_channel_dest_V_a_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_l_6"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="1" op_1_bw="15">
<![CDATA[
:33  store i1 %img_channel_dest_V_l_6, i1* %img_channel_dest_V_a_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %.preheader473

]]></Node>
<StgValue><ssdm name="br_ln1158"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader470.0:0  %current_input_channe_2 = phi i6 [ %add_ln1169, %.loopexit462.0 ], [ 0, %.preheader471.preheader ]

]]></Node>
<StgValue><ssdm name="current_input_channe_2"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader470.0:1  %icmp_ln1169 = icmp eq i6 %current_input_channe_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln1169"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader470.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader470.0:3  %add_ln1169 = add i6 %current_input_channe_2, 1

]]></Node>
<StgValue><ssdm name="add_ln1169"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader470.0:4  br i1 %icmp_ln1169, label %15, label %.preheader469.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="6">
<![CDATA[
.preheader469.preheader.0:0  %zext_ln1171 = zext i6 %current_input_channe_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="6">
<![CDATA[
.preheader469.preheader.0:1  %zext_ln1171_1 = zext i6 %current_input_channe_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
.preheader469.preheader.0:2  br label %.preheader469.0

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln1187, label %.preheader457.0.preheader, label %.preheader455.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln1216"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="1"/>
<literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
.preheader455.0.preheader:0  br label %.preheader455.0

]]></Node>
<StgValue><ssdm name="br_ln1238"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1169" val="1"/>
<literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
.preheader457.0.preheader:0  br label %.preheader457.0

]]></Node>
<StgValue><ssdm name="br_ln1218"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="673" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader469.0:0  %subfilter_element_0_s = phi i7 [ %add_ln1171, %19 ], [ 0, %.preheader469.preheader.0 ]

]]></Node>
<StgValue><ssdm name="subfilter_element_0_s"/></StgValue>
</operation>

<operation id="674" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader469.0:1  %icmp_ln1171 = icmp eq i7 %subfilter_element_0_s, -47

]]></Node>
<StgValue><ssdm name="icmp_ln1171"/></StgValue>
</operation>

<operation id="675" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader469.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="676" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader469.0:3  %add_ln1171 = add i7 %subfilter_element_0_s, 1

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="677" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader469.0:4  br i1 %icmp_ln1171, label %.preheader468.0.preheader, label %19

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>

<operation id="678" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:1  %tmp_24 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %subfilter_element_0_s, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="679" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="14" op_0_bw="13">
<![CDATA[
:2  %zext_ln203 = zext i13 %tmp_24 to i14

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="680" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:3  %tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %subfilter_element_0_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="681" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="10">
<![CDATA[
:4  %zext_ln203_1 = zext i10 %tmp_25 to i14

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="682" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %sub_ln203 = sub i14 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="683" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %add_ln203 = add i14 %sub_ln203, %zext_ln1171

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="14">
<![CDATA[
:7  %sext_ln203 = sext i14 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="13" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %weights_layer8_V_0_a = getelementptr [4536 x i4]* @weights_layer8_V_0, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="weights_layer8_V_0_a"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="13">
<![CDATA[
:9  %weights_layer8_V_0_l = load i4* %weights_layer8_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="weights_layer8_V_0_l"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
.preheader468.0.preheader:0  br label %.preheader468.0

]]></Node>
<StgValue><ssdm name="br_ln1177"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="688" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln1173 = zext i7 %subfilter_element_0_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln1173"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="13">
<![CDATA[
:9  %weights_layer8_V_0_l = load i4* %weights_layer8_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="weights_layer8_V_0_l"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %subfilter_layer_V_ad = getelementptr [81 x i5]* %subfilter_layer_V, i64 0, i64 %zext_ln1173

]]></Node>
<StgValue><ssdm name="subfilter_layer_V_ad"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="4">
<![CDATA[
:11  %sext_ln203_1 = sext i4 %weights_layer8_V_0_l to i5

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
:12  store i5 %sext_ln203_1, i5* %subfilter_layer_V_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln1173"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader469.0

]]></Node>
<StgValue><ssdm name="br_ln1171"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="694" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader468.0:0  %input_line_0_0 = phi i3 [ %add_ln1177, %.preheader468.0.loopexit ], [ 0, %.preheader468.0.preheader ]

]]></Node>
<StgValue><ssdm name="input_line_0_0"/></StgValue>
</operation>

<operation id="695" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader468.0:1  %icmp_ln1177 = icmp eq i3 %input_line_0_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln1177"/></StgValue>
</operation>

<operation id="696" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader468.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader468.0:3  %add_ln1177 = add i3 %input_line_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1177"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader468.0:4  br i1 %icmp_ln1177, label %17, label %.preheader467.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1177"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader467.preheader.0:0  %tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %input_line_0_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="9">
<![CDATA[
.preheader467.preheader.0:1  %zext_ln203_2 = zext i9 %tmp_28 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader467.preheader.0:2  %tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %input_line_0_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="4">
<![CDATA[
.preheader467.preheader.0:3  %zext_ln203_3 = zext i4 %tmp_29 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader467.preheader.0:4  %add_ln203_1 = add i10 %zext_ln203_3, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="704" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader467.preheader.0:5  %tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %input_line_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="6">
<![CDATA[
.preheader467.preheader.0:6  %zext_ln203_4 = zext i6 %tmp_30 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader467.preheader.0:7  %sub_ln203_1 = sub i10 %zext_ln203_2, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="10">
<![CDATA[
.preheader467.preheader.0:8  %sext_ln203_2 = sext i10 %sub_ln203_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader467.preheader.0:9  %add_ln203_2 = add i11 %sext_ln203_2, %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="11">
<![CDATA[
.preheader467.preheader.0:10  %trunc_ln203 = trunc i11 %add_ln203_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader467.preheader.0:11  %p_shl6_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln203, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader467.preheader.0:12  %tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln203_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="12">
<![CDATA[
.preheader467.preheader.0:13  %sext_ln203_3 = sext i12 %tmp_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader467.preheader.0:14  %add_ln203_3 = add i16 %sext_ln203_3, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
.preheader467.preheader.0:15  br label %.preheader467.0

]]></Node>
<StgValue><ssdm name="br_ln1179"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="5" op_3_bw="12">
<![CDATA[
:0  call fastcc void @DECORRELATE([330 x i12]* %decorr_temp_V, [81 x i5]* %subfilter_layer_V, [2363 x i12]* %expanded_channel)

]]></Node>
<StgValue><ssdm name="call_ln1185"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="716" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader467.0:0  %index_input_element3_3 = phi i7 [ %add_ln1179, %18 ], [ 0, %.preheader467.preheader.0 ]

]]></Node>
<StgValue><ssdm name="index_input_element3_3"/></StgValue>
</operation>

<operation id="717" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader467.0:1  %icmp_ln1179 = icmp eq i7 %index_input_element3_3, -62

]]></Node>
<StgValue><ssdm name="icmp_ln1179"/></StgValue>
</operation>

<operation id="718" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader467.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="719" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader467.0:3  %add_ln1179 = add i7 %index_input_element3_3, 1

]]></Node>
<StgValue><ssdm name="add_ln1179"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader467.0:4  br i1 %icmp_ln1179, label %.preheader468.0.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln1179"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_5 = zext i7 %index_input_element3_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln203_6 = zext i7 %index_input_element3_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln203_4 = add i10 %add_ln203_1, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln203_5 = add i16 %add_ln203_3, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="725" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="16">
<![CDATA[
:6  %zext_ln203_8 = zext i16 %add_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="726" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="15" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %img_channel_data_V_a_16 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="img_channel_data_V_a_16"/></StgValue>
</operation>

<operation id="727" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="15">
<![CDATA[
:8  %img_channel_data_V_l_7 = load i12* %img_channel_data_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_7"/></StgValue>
</operation>

<operation id="728" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
.preheader468.0.loopexit:0  br label %.preheader468.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="729" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln203_7 = zext i10 %add_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="730" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %decorr_temp_V_addr = getelementptr [330 x i12]* %decorr_temp_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="decorr_temp_V_addr"/></StgValue>
</operation>

<operation id="731" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="15">
<![CDATA[
:8  %img_channel_data_V_l_7 = load i12* %img_channel_data_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="img_channel_data_V_l_7"/></StgValue>
</operation>

<operation id="732" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
:9  store i12 %img_channel_data_V_l_7, i12* %decorr_temp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln1181"/></StgValue>
</operation>

<operation id="733" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader467.0

]]></Node>
<StgValue><ssdm name="br_ln1179"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="734" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="5" op_3_bw="12">
<![CDATA[
:0  call fastcc void @DECORRELATE([330 x i12]* %decorr_temp_V, [81 x i5]* %subfilter_layer_V, [2363 x i12]* %expanded_channel)

]]></Node>
<StgValue><ssdm name="call_ln1185"/></StgValue>
</operation>

<operation id="735" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln1187, label %.preheader465.0.preheader, label %.preheader461.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln1187"/></StgValue>
</operation>

<operation id="736" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
.preheader461.0.preheader:0  br label %.preheader461.0

]]></Node>
<StgValue><ssdm name="br_ln1203"/></StgValue>
</operation>

<operation id="737" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
.preheader465.0.preheader:0  br label %.preheader465.0

]]></Node>
<StgValue><ssdm name="br_ln1189"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader461.0:0  %out_row_idx40_0_0 = phi i3 [ %add_ln1203, %.preheader461.0.loopexit ], [ 0, %.preheader461.0.preheader ]

]]></Node>
<StgValue><ssdm name="out_row_idx40_0_0"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="3">
<![CDATA[
.preheader461.0:1  %zext_ln1203 = zext i3 %out_row_idx40_0_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1203"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader461.0:2  %icmp_ln1203 = icmp eq i3 %out_row_idx40_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1203"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader461.0:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader461.0:4  %add_ln1203 = add i3 %out_row_idx40_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1203"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader461.0:5  br i1 %icmp_ln1203, label %.loopexit462.0.loopexit, label %.preheader460.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1203"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader460.preheader.0:0  %tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %out_row_idx40_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="10">
<![CDATA[
.preheader460.preheader.0:1  %zext_ln1207 = zext i10 %tmp_35 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1207"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader460.preheader.0:2  %add_ln1207 = add i4 %zext_ln1203, 7

]]></Node>
<StgValue><ssdm name="add_ln1207"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="11" op_0_bw="4">
<![CDATA[
.preheader460.preheader.0:3  %zext_ln203_10 = zext i4 %add_ln1207 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader460.preheader.0:4  %mul_ln203_1 = mul i11 %zext_ln203_10, 139

]]></Node>
<StgValue><ssdm name="mul_ln203_1"/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
.preheader460.preheader.0:5  br label %.preheader460.0

]]></Node>
<StgValue><ssdm name="br_ln1205"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
.loopexit462.0.loopexit:0  br label %.loopexit462.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="751" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader465.0:0  %out_row_idx_0_0 = phi i2 [ %add_ln1189, %.preheader465.0.loopexit ], [ 0, %.preheader465.0.preheader ]

]]></Node>
<StgValue><ssdm name="out_row_idx_0_0"/></StgValue>
</operation>

<operation id="752" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="4" op_0_bw="2">
<![CDATA[
.preheader465.0:1  %zext_ln1189 = zext i2 %out_row_idx_0_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln1189"/></StgValue>
</operation>

<operation id="753" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader465.0:2  %icmp_ln1189 = icmp eq i2 %out_row_idx_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1189"/></StgValue>
</operation>

<operation id="754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader465.0:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="755" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader465.0:4  %add_ln1189 = add i2 %out_row_idx_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1189"/></StgValue>
</operation>

<operation id="756" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader465.0:5  br i1 %icmp_ln1189, label %.loopexit462.0.loopexit2054, label %.preheader464.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1189"/></StgValue>
</operation>

<operation id="757" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.preheader464.preheader.0:0  %tmp_34 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %out_row_idx_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="758" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="9">
<![CDATA[
.preheader464.preheader.0:1  %zext_ln1193 = zext i9 %tmp_34 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1193"/></StgValue>
</operation>

<operation id="759" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader464.preheader.0:2  %add_ln1193 = add i4 %zext_ln1189, 7

]]></Node>
<StgValue><ssdm name="add_ln1193"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="4">
<![CDATA[
.preheader464.preheader.0:3  %zext_ln203_9 = zext i4 %add_ln1193 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader464.preheader.0:4  %mul_ln203 = mul i11 %zext_ln203_9, 139

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
.preheader464.preheader.0:5  br label %.preheader464.0

]]></Node>
<StgValue><ssdm name="br_ln1191"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
.loopexit462.0.loopexit2054:0  br label %.loopexit462.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="764" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1189" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
.loopexit462.0:0  br label %.preheader470.0

]]></Node>
<StgValue><ssdm name="br_ln1169"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="765" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader460.0:0  %output_col41_0_0 = phi i8 [ %add_ln1205, %16 ], [ 7, %.preheader460.preheader.0 ]

]]></Node>
<StgValue><ssdm name="output_col41_0_0"/></StgValue>
</operation>

<operation id="766" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader460.0:1  %icmp_ln1205 = icmp eq i8 %output_col41_0_0, -121

]]></Node>
<StgValue><ssdm name="icmp_ln1205"/></StgValue>
</operation>

<operation id="767" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader460.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader460.0:3  br i1 %icmp_ln1205, label %.preheader459.0.preheader, label %16

]]></Node>
<StgValue><ssdm name="br_ln1205"/></StgValue>
</operation>

<operation id="769" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="8">
<![CDATA[
:5  %zext_ln203_17 = zext i8 %output_col41_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="770" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln203_9 = add i11 %mul_ln203_1, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="771" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln203_18 = zext i11 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="772" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %expanded_channel_add = getelementptr [2363 x i12]* %expanded_channel, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="expanded_channel_add"/></StgValue>
</operation>

<operation id="773" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12">
<![CDATA[
:9  %expanded_channel_loa = load i12* %expanded_channel_add, align 2

]]></Node>
<StgValue><ssdm name="expanded_channel_loa"/></StgValue>
</operation>

<operation id="774" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
.preheader459.0.preheader:0  br label %.preheader459.0

]]></Node>
<StgValue><ssdm name="br_ln1209"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="775" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln1207_1 = add i8 %output_col41_0_0, -7

]]></Node>
<StgValue><ssdm name="add_ln1207_1"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="11" op_0_bw="8">
<![CDATA[
:1  %zext_ln203_15 = zext i8 %add_ln1207_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln203_8 = add i11 %zext_ln1207, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln203_16 = zext i11 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %decorrelate_img_V_ad_1 = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_ad_1"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12">
<![CDATA[
:9  %expanded_channel_loa = load i12* %expanded_channel_add, align 2

]]></Node>
<StgValue><ssdm name="expanded_channel_loa"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:10  store i12 %expanded_channel_loa, i12* %decorrelate_img_V_ad_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1207"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %add_ln1205 = add i8 %output_col41_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1205"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader460.0

]]></Node>
<StgValue><ssdm name="br_ln1205"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="784" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader459.0:0  %index_input_element4_1 = phi i8 [ %add_ln1209, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098 ], [ 0, %.preheader459.0.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element4_1"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader459.0:1  %icmp_ln1209 = icmp eq i8 %index_input_element4_1, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1209"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader459.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader459.0:3  %add_ln1209 = add i8 %index_input_element4_1, 1

]]></Node>
<StgValue><ssdm name="add_ln1209"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader459.0:4  br i1 %icmp_ln1209, label %.preheader461.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0

]]></Node>
<StgValue><ssdm name="br_ln1209"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:0  %zext_ln1211 = zext i8 %index_input_element4_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1211"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="11" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:1  %zext_ln1265_2 = zext i8 %index_input_element4_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265_2"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:2  %add_ln1265_1 = add i11 %zext_ln1207, %zext_ln1265_2

]]></Node>
<StgValue><ssdm name="add_ln1265_1"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:3  %zext_ln1265_3 = zext i11 %add_ln1265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_3"/></StgValue>
</operation>

<operation id="793" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:4  %decorrelate_img_V_ad = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln1265_3

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_ad"/></StgValue>
</operation>

<operation id="794" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:5  %out_layer_0_data_V_3 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1211

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_3"/></StgValue>
</operation>

<operation id="795" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:6  %out_layer_1_data_V_3 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1211

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_3"/></StgValue>
</operation>

<operation id="796" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:7  %out_layer_2_data_V_3 = getelementptr [128 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln1211

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_3"/></StgValue>
</operation>

<operation id="797" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:8  %out_layer_3_data_V_3 = getelementptr [128 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln1211

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_3"/></StgValue>
</operation>

<operation id="798" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:9  %out_layer_4_data_V_3 = getelementptr [128 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln1211

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_3"/></StgValue>
</operation>

<operation id="799" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:10  %out_layer_5_data_V_3 = getelementptr [128 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln1211

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_3"/></StgValue>
</operation>

<operation id="800" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:11  %out_layer_0_data_V_4 = load i12* %out_layer_0_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_4"/></StgValue>
</operation>

<operation id="801" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:12  %out_layer_1_data_V_4 = load i12* %out_layer_1_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_4"/></StgValue>
</operation>

<operation id="802" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:13  %out_layer_2_data_V_4 = load i12* %out_layer_2_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_4"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:14  %out_layer_3_data_V_4 = load i12* %out_layer_3_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_4"/></StgValue>
</operation>

<operation id="804" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:15  %out_layer_4_data_V_4 = load i12* %out_layer_4_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_4"/></StgValue>
</operation>

<operation id="805" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:16  %out_layer_5_data_V_4 = load i12* %out_layer_5_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_4"/></StgValue>
</operation>

<operation id="806" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:18  %decorrelate_img_V_lo = load i12* %decorrelate_img_V_ad, align 2

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_lo"/></StgValue>
</operation>

<operation id="807" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
.preheader461.0.loopexit:0  br label %.preheader461.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="808" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:11  %out_layer_0_data_V_4 = load i12* %out_layer_0_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_4"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:12  %out_layer_1_data_V_4 = load i12* %out_layer_1_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_4"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:13  %out_layer_2_data_V_4 = load i12* %out_layer_2_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_4"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:14  %out_layer_3_data_V_4 = load i12* %out_layer_3_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_4"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:15  %out_layer_4_data_V_4 = load i12* %out_layer_4_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_4"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:16  %out_layer_5_data_V_4 = load i12* %out_layer_5_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_4"/></StgValue>
</operation>

<operation id="814" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:17  %tmp_14 = call i12 @_ssdm_op_Mux.ap_auto.6i12.i3(i12 %out_layer_0_data_V_4, i12 %out_layer_1_data_V_4, i12 %out_layer_2_data_V_4, i12 %out_layer_3_data_V_4, i12 %out_layer_4_data_V_4, i12 %out_layer_5_data_V_4, i3 %out_row_idx40_0_0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="815" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:18  %decorrelate_img_V_lo = load i12* %decorrelate_img_V_ad, align 2

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_lo"/></StgValue>
</operation>

<operation id="816" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:19  %add_ln703 = add i12 %tmp_14, %decorrelate_img_V_lo

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="817" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0:20  switch i3 %out_row_idx40_0_0, label %branch35 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
    i3 -4, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1211"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="818" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch34:0  store i12 %add_ln703, i12* %out_layer_4_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098

]]></Node>
<StgValue><ssdm name="br_ln1211"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch33:0  store i12 %add_ln703, i12* %out_layer_3_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098

]]></Node>
<StgValue><ssdm name="br_ln1211"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch32:0  store i12 %add_ln703, i12* %out_layer_2_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098

]]></Node>
<StgValue><ssdm name="br_ln1211"/></StgValue>
</operation>

<operation id="824" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch31:0  store i12 %add_ln703, i12* %out_layer_1_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="825" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098

]]></Node>
<StgValue><ssdm name="br_ln1211"/></StgValue>
</operation>

<operation id="826" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch30:0  store i12 %add_ln703, i12* %out_layer_0_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="827" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098

]]></Node>
<StgValue><ssdm name="br_ln1211"/></StgValue>
</operation>

<operation id="828" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="-1"/>
</and_exp><and_exp><literal name="out_row_idx40_0_0" val="-2"/>
</and_exp><and_exp><literal name="out_row_idx40_0_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch35:0  store i12 %add_ln703, i12* %out_layer_5_data_V_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1211"/></StgValue>
</operation>

<operation id="829" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx40_0_0" val="-1"/>
</and_exp><and_exp><literal name="out_row_idx40_0_0" val="-2"/>
</and_exp><and_exp><literal name="out_row_idx40_0_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098

]]></Node>
<StgValue><ssdm name="br_ln1211"/></StgValue>
</operation>

<operation id="830" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098:0  br label %.preheader459.0

]]></Node>
<StgValue><ssdm name="br_ln1209"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="831" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader464.0:0  %output_col_0_0 = phi i8 [ %add_ln1191, %20 ], [ 7, %.preheader464.preheader.0 ]

]]></Node>
<StgValue><ssdm name="output_col_0_0"/></StgValue>
</operation>

<operation id="832" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.0:1  %icmp_ln1191 = icmp eq i8 %output_col_0_0, -121

]]></Node>
<StgValue><ssdm name="icmp_ln1191"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader464.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader464.0:3  br i1 %icmp_ln1191, label %.preheader463.0.preheader, label %20

]]></Node>
<StgValue><ssdm name="br_ln1191"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="8">
<![CDATA[
:5  %zext_ln203_13 = zext i8 %output_col_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln203_7 = add i11 %mul_ln203, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln203_14 = zext i11 %add_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %expanded_channel_add_1 = getelementptr [2363 x i12]* %expanded_channel, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="expanded_channel_add_1"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12">
<![CDATA[
:9  %expanded_channel_loa_1 = load i12* %expanded_channel_add_1, align 2

]]></Node>
<StgValue><ssdm name="expanded_channel_loa_1"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="2">
<![CDATA[
.preheader463.0.preheader:0  %trunc_ln1265_1 = trunc i2 %out_row_idx_0_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln1265_1"/></StgValue>
</operation>

<operation id="841" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
.preheader463.0.preheader:1  br label %.preheader463.0

]]></Node>
<StgValue><ssdm name="br_ln1195"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="842" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln1193_1 = add i8 %output_col_0_0, -7

]]></Node>
<StgValue><ssdm name="add_ln1193_1"/></StgValue>
</operation>

<operation id="843" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="10" op_0_bw="8">
<![CDATA[
:1  %zext_ln203_11 = zext i8 %add_ln1193_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="844" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln203_6 = add i10 %zext_ln1193, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln203_12 = zext i10 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %decorrelate_img_V_ad_3 = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_ad_3"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12">
<![CDATA[
:9  %expanded_channel_loa_1 = load i12* %expanded_channel_add_1, align 2

]]></Node>
<StgValue><ssdm name="expanded_channel_loa_1"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="12" op_1_bw="10">
<![CDATA[
:10  store i12 %expanded_channel_loa_1, i12* %decorrelate_img_V_ad_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln1193"/></StgValue>
</operation>

<operation id="849" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %add_ln1191 = add i8 %output_col_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1191"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader464.0

]]></Node>
<StgValue><ssdm name="br_ln1191"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="851" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader463.0:0  %index_input_element3_4 = phi i8 [ %add_ln1195, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084 ], [ 0, %.preheader463.0.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element3_4"/></StgValue>
</operation>

<operation id="852" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader463.0:1  %icmp_ln1195 = icmp eq i8 %index_input_element3_4, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1195"/></StgValue>
</operation>

<operation id="853" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader463.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="854" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader463.0:3  %add_ln1195 = add i8 %index_input_element3_4, 1

]]></Node>
<StgValue><ssdm name="add_ln1195"/></StgValue>
</operation>

<operation id="855" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader463.0:4  br i1 %icmp_ln1195, label %.preheader465.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1195"/></StgValue>
</operation>

<operation id="856" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:0  %zext_ln1197 = zext i8 %index_input_element3_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1197"/></StgValue>
</operation>

<operation id="857" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:1  %zext_ln1265 = zext i8 %index_input_element3_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:2  %add_ln1265 = add i10 %zext_ln1193, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:3  %zext_ln1265_1 = zext i10 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_1"/></StgValue>
</operation>

<operation id="860" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:4  %decorrelate_img_V_ad_2 = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln1265_1

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_ad_2"/></StgValue>
</operation>

<operation id="861" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:5  %out_layer_0_data_V_5 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1197

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_5"/></StgValue>
</operation>

<operation id="862" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:6  %out_layer_1_data_V_5 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1197

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_5"/></StgValue>
</operation>

<operation id="863" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
<literal name="trunc_ln1265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:7  %out_layer_1_data_V_6 = load i12* %out_layer_1_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_6"/></StgValue>
</operation>

<operation id="864" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
<literal name="trunc_ln1265_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:8  %out_layer_0_data_V_6 = load i12* %out_layer_0_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_6"/></StgValue>
</operation>

<operation id="865" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:10  %decorrelate_img_V_lo_1 = load i12* %decorrelate_img_V_ad_2, align 2

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_lo_1"/></StgValue>
</operation>

<operation id="866" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
.preheader465.0.loopexit:0  br label %.preheader465.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="867" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:7  %out_layer_1_data_V_6 = load i12* %out_layer_1_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_6"/></StgValue>
</operation>

<operation id="868" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:8  %out_layer_0_data_V_6 = load i12* %out_layer_0_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_6"/></StgValue>
</operation>

<operation id="869" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:9  %select_ln1265_3 = select i1 %trunc_ln1265_1, i12 %out_layer_1_data_V_6, i12 %out_layer_0_data_V_6

]]></Node>
<StgValue><ssdm name="select_ln1265_3"/></StgValue>
</operation>

<operation id="870" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:10  %decorrelate_img_V_lo_1 = load i12* %decorrelate_img_V_ad_2, align 2

]]></Node>
<StgValue><ssdm name="decorrelate_img_V_lo_1"/></StgValue>
</operation>

<operation id="871" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:11  %add_ln703_2 = add i12 %select_ln1265_3, %decorrelate_img_V_lo_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="872" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv:12  br i1 %trunc_ln1265_1, label %branch19, label %branch18

]]></Node>
<StgValue><ssdm name="br_ln1197"/></StgValue>
</operation>

<operation id="873" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch18:0  store i12 %add_ln703_2, i12* %out_layer_0_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln1197"/></StgValue>
</operation>

<operation id="874" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084

]]></Node>
<StgValue><ssdm name="br_ln1197"/></StgValue>
</operation>

<operation id="875" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch19:0  store i12 %add_ln703_2, i12* %out_layer_1_data_V_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln1197"/></StgValue>
</operation>

<operation id="876" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084

]]></Node>
<StgValue><ssdm name="br_ln1197"/></StgValue>
</operation>

<operation id="877" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084:0  br label %.preheader463.0

]]></Node>
<StgValue><ssdm name="br_ln1195"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="878" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader455.0:0  %out_row_idx45_0_0 = phi i3 [ %add_ln1238, %.preheader455.0.loopexit ], [ 0, %.preheader455.0.preheader ]

]]></Node>
<StgValue><ssdm name="out_row_idx45_0_0"/></StgValue>
</operation>

<operation id="879" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader455.0:1  %icmp_ln1238 = icmp eq i3 %out_row_idx45_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1238"/></StgValue>
</operation>

<operation id="880" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader455.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="881" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader455.0:3  %add_ln1238 = add i3 %out_row_idx45_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1238"/></StgValue>
</operation>

<operation id="882" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader455.0:4  br i1 %icmp_ln1238, label %.loopexit472.loopexit.loopexit2053, label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln1238"/></StgValue>
</operation>

<operation id="883" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1240"/></StgValue>
</operation>

<operation id="884" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
.loopexit472.loopexit.loopexit2053:0  br label %.loopexit472.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="885" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader457.0:0  %out_row_idx43_0_0 = phi i2 [ %add_ln1224, %.preheader457.0.loopexit ], [ 0, %.preheader457.0.preheader ]

]]></Node>
<StgValue><ssdm name="out_row_idx43_0_0"/></StgValue>
</operation>

<operation id="886" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader457.0:1  %icmp_ln1218 = icmp eq i2 %out_row_idx43_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1218"/></StgValue>
</operation>

<operation id="887" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader457.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="888" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader457.0:3  %add_ln1224 = add i2 %out_row_idx43_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln1224"/></StgValue>
</operation>

<operation id="889" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader457.0:4  br i1 %icmp_ln1218, label %.loopexit472.loopexit.loopexit, label %.preheader456.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1218"/></StgValue>
</operation>

<operation id="890" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="13" op_0_bw="2">
<![CDATA[
.preheader456.preheader.0:0  %zext_ln321_14 = zext i2 %add_ln1224 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_14"/></StgValue>
</operation>

<operation id="891" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader456.preheader.0:1  %mul_ln321 = mul i13 3696, %zext_ln321_14

]]></Node>
<StgValue><ssdm name="mul_ln321"/></StgValue>
</operation>

<operation id="892" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader456.preheader.0:2  %icmp_ln1228_1 = icmp eq i2 %out_row_idx43_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1228_1"/></StgValue>
</operation>

<operation id="893" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="2">
<![CDATA[
.preheader456.preheader.0:3  %trunc_ln1265 = trunc i2 %out_row_idx43_0_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="894" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader456.preheader.0:4  %and_ln1228 = and i1 %icmp_ln1228, %icmp_ln1228_1

]]></Node>
<StgValue><ssdm name="and_ln1228"/></StgValue>
</operation>

<operation id="895" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
.preheader456.preheader.0:5  br label %.preheader456.0

]]></Node>
<StgValue><ssdm name="br_ln1220"/></StgValue>
</operation>

<operation id="896" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
.loopexit472.loopexit.loopexit:0  br label %.loopexit472.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="897" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1165" val="0"/>
<literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
.loopexit472.loopexit:0  br label %hls_label_30_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="898" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_30_end:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="899" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1187" val="1"/>
<literal name="icmp_ln1218" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1187" val="0"/>
<literal name="icmp_ln1238" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
hls_label_30_end:1  br label %.preheader488

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="900" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0:0  %index_input_element4 = phi i8 [ %add_ln1240, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199 ], [ 0, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="index_input_element4"/></StgValue>
</operation>

<operation id="901" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="6" op_0_bw="8">
<![CDATA[
.preheader.0:1  %trunc_ln1240 = trunc i8 %index_input_element4 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1240"/></StgValue>
</operation>

<operation id="902" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:2  %icmp_ln1240 = icmp eq i8 %index_input_element4, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1240"/></StgValue>
</operation>

<operation id="903" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="904" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:4  %add_ln1240 = add i8 1, %index_input_element4

]]></Node>
<StgValue><ssdm name="add_ln1240"/></StgValue>
</operation>

<operation id="905" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:5  br i1 %icmp_ln1240, label %.preheader455.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0

]]></Node>
<StgValue><ssdm name="br_ln1240"/></StgValue>
</operation>

<operation id="906" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:0  %zext_ln1242 = zext i8 %index_input_element4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1242"/></StgValue>
</operation>

<operation id="907" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:7  %out_layer_0_data_V_1 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_1"/></StgValue>
</operation>

<operation id="908" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:8  %out_layer_1_data_V_1 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_1"/></StgValue>
</operation>

<operation id="909" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:9  %out_layer_2_data_V_1 = getelementptr [128 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_1"/></StgValue>
</operation>

<operation id="910" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:10  %out_layer_3_data_V_1 = getelementptr [128 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_1"/></StgValue>
</operation>

<operation id="911" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:11  %out_layer_4_data_V_1 = getelementptr [128 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_1"/></StgValue>
</operation>

<operation id="912" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:12  %out_layer_5_data_V_1 = getelementptr [128 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_1"/></StgValue>
</operation>

<operation id="913" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:13  %out_layer_0_data_V_2 = load i12* %out_layer_0_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_2"/></StgValue>
</operation>

<operation id="914" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:14  %out_layer_1_data_V_2 = load i12* %out_layer_1_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_2"/></StgValue>
</operation>

<operation id="915" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:15  %out_layer_2_data_V_2 = load i12* %out_layer_2_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_2"/></StgValue>
</operation>

<operation id="916" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:16  %out_layer_3_data_V_2 = load i12* %out_layer_3_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_2"/></StgValue>
</operation>

<operation id="917" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:17  %out_layer_4_data_V_2 = load i12* %out_layer_4_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_2"/></StgValue>
</operation>

<operation id="918" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:18  %out_layer_5_data_V_2 = load i12* %out_layer_5_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_2"/></StgValue>
</operation>

<operation id="919" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
.preheader455.0.loopexit:0  br label %.preheader455.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="920" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:1  %out_layer_0_valid_V_1 = getelementptr [128 x i1]* %out_layer_0_valid_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_1"/></StgValue>
</operation>

<operation id="921" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:2  %out_layer_1_valid_V_1 = getelementptr [128 x i1]* %out_layer_1_valid_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_1"/></StgValue>
</operation>

<operation id="922" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:3  %out_layer_2_valid_V_1 = getelementptr [128 x i1]* %out_layer_2_valid_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V_1"/></StgValue>
</operation>

<operation id="923" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:4  %out_layer_3_valid_V_1 = getelementptr [128 x i1]* %out_layer_3_valid_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V_1"/></StgValue>
</operation>

<operation id="924" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:5  %out_layer_4_valid_V_1 = getelementptr [128 x i1]* %out_layer_4_valid_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V_1"/></StgValue>
</operation>

<operation id="925" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:6  %out_layer_5_valid_V_1 = getelementptr [128 x i1]* %out_layer_5_valid_V, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V_1"/></StgValue>
</operation>

<operation id="926" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:13  %out_layer_0_data_V_2 = load i12* %out_layer_0_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_2"/></StgValue>
</operation>

<operation id="927" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:14  %out_layer_1_data_V_2 = load i12* %out_layer_1_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_2"/></StgValue>
</operation>

<operation id="928" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:15  %out_layer_2_data_V_2 = load i12* %out_layer_2_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_2_data_V_2"/></StgValue>
</operation>

<operation id="929" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:16  %out_layer_3_data_V_2 = load i12* %out_layer_3_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_3_data_V_2"/></StgValue>
</operation>

<operation id="930" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:17  %out_layer_4_data_V_2 = load i12* %out_layer_4_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_4_data_V_2"/></StgValue>
</operation>

<operation id="931" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:18  %out_layer_5_data_V_2 = load i12* %out_layer_5_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="out_layer_5_data_V_2"/></StgValue>
</operation>

<operation id="932" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:19  %tmp_12 = call i12 @_ssdm_op_Mux.ap_auto.6i12.i3(i12 %out_layer_0_data_V_2, i12 %out_layer_1_data_V_2, i12 %out_layer_2_data_V_2, i12 %out_layer_3_data_V_2, i12 %out_layer_4_data_V_2, i12 %out_layer_5_data_V_2, i3 %out_row_idx45_0_0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="933" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:20  %tmp_data_V_2 = add i12 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="934" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0:21  switch i3 %out_row_idx45_0_0, label %branch41 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
    i3 3, label %branch39
    i3 -4, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1242"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="935" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch40:0  store i12 %tmp_data_V_2, i12* %out_layer_4_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1242"/></StgValue>
</operation>

<operation id="936" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="937" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch39:0  store i12 %tmp_data_V_2, i12* %out_layer_3_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1242"/></StgValue>
</operation>

<operation id="938" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="939" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch38:0  store i12 %tmp_data_V_2, i12* %out_layer_2_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1242"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch37:0  store i12 %tmp_data_V_2, i12* %out_layer_1_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1242"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="943" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch36:0  store i12 %tmp_data_V_2, i12* %out_layer_0_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1242"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="-1"/>
</and_exp><and_exp><literal name="out_row_idx45_0_0" val="-2"/>
</and_exp><and_exp><literal name="out_row_idx45_0_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch41:0  store i12 %tmp_data_V_2, i12* %out_layer_5_data_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln1242"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="-1"/>
</and_exp><and_exp><literal name="out_row_idx45_0_0" val="-2"/>
</and_exp><and_exp><literal name="out_row_idx45_0_0" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="947" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:0  %zext_ln1244 = zext i6 %trunc_ln1240 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1244"/></StgValue>
</operation>

<operation id="948" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:1  %add_ln1244 = add i7 %zext_ln1244, 1

]]></Node>
<StgValue><ssdm name="add_ln1244"/></StgValue>
</operation>

<operation id="949" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:2  %zext_ln321_26 = zext i7 %add_ln1244 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_26"/></StgValue>
</operation>

<operation id="950" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:3  %add_ln321_17 = add i10 %zext_ln321_26, -400

]]></Node>
<StgValue><ssdm name="add_ln321_17"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:4  %sext_ln321_5 = sext i10 %add_ln321_17 to i12

]]></Node>
<StgValue><ssdm name="sext_ln321_5"/></StgValue>
</operation>

<operation id="952" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:5  %zext_ln321_27 = zext i12 %sext_ln321_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_27"/></StgValue>
</operation>

<operation id="953" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:6  %img_channel_keep_V_a_16 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_27

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_16"/></StgValue>
</operation>

<operation id="954" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:7  %img_channel_last_V_a_16 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_27

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_16"/></StgValue>
</operation>

<operation id="955" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:8  %img_channel_id_V_add_16 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_27

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_16"/></StgValue>
</operation>

<operation id="956" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:9  %img_channel_dest_V_a_16 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_27

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_16"/></StgValue>
</operation>

<operation id="957" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:10  %tmp_dest_V_2 = load i1* %img_channel_dest_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_2"/></StgValue>
</operation>

<operation id="958" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:11  %tmp_id_V_2 = load i1* %img_channel_id_V_add_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="959" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:12  %tmp_keep_V_2 = load i4* %img_channel_keep_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="960" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:13  %tmp_last_V_2 = load i1* %img_channel_last_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="961" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:14  %out_layer_0_0_user_2 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user_2"/></StgValue>
</operation>

<operation id="962" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:15  %out_layer_1_0_user_1 = getelementptr [128 x i1]* %out_layer_1_0_user, i64 0, i64 %zext_ln1242

]]></Node>
<StgValue><ssdm name="out_layer_1_0_user_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="963" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:10  %tmp_dest_V_2 = load i1* %img_channel_dest_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_2"/></StgValue>
</operation>

<operation id="964" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:11  %tmp_id_V_2 = load i1* %img_channel_id_V_add_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="965" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:12  %tmp_keep_V_2 = load i4* %img_channel_keep_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="966" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:13  %tmp_last_V_2 = load i1* %img_channel_last_V_a_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="967" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106:16  switch i3 %out_row_idx45_0_0, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1248"/></StgValue>
</operation>

<operation id="968" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
branch73:0  store i1 false, i1* %out_layer_1_0_user_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1248"/></StgValue>
</operation>

<operation id="969" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199

]]></Node>
<StgValue><ssdm name="br_ln1248"/></StgValue>
</operation>

<operation id="970" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
branch72:0  store i1 false, i1* %out_layer_0_0_user_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln1248"/></StgValue>
</operation>

<operation id="971" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_row_idx45_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199

]]></Node>
<StgValue><ssdm name="br_ln1248"/></StgValue>
</operation>

<operation id="972" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:0  %out_layer_0_valid_V_2 = load i1* %out_layer_0_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_2"/></StgValue>
</operation>

<operation id="973" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:1  %out_layer_1_valid_V_2 = load i1* %out_layer_1_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_2"/></StgValue>
</operation>

<operation id="974" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:2  %out_layer_2_valid_V_2 = load i1* %out_layer_2_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V_2"/></StgValue>
</operation>

<operation id="975" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:3  %out_layer_3_valid_V_2 = load i1* %out_layer_3_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V_2"/></StgValue>
</operation>

<operation id="976" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:4  %out_layer_4_valid_V_2 = load i1* %out_layer_4_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V_2"/></StgValue>
</operation>

<operation id="977" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:5  %out_layer_5_valid_V_2 = load i1* %out_layer_5_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="978" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:0  %out_layer_0_valid_V_2 = load i1* %out_layer_0_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_2"/></StgValue>
</operation>

<operation id="979" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:1  %out_layer_1_valid_V_2 = load i1* %out_layer_1_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_2"/></StgValue>
</operation>

<operation id="980" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:2  %out_layer_2_valid_V_2 = load i1* %out_layer_2_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_2_valid_V_2"/></StgValue>
</operation>

<operation id="981" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:3  %out_layer_3_valid_V_2 = load i1* %out_layer_3_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_3_valid_V_2"/></StgValue>
</operation>

<operation id="982" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:4  %out_layer_4_valid_V_2 = load i1* %out_layer_4_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_4_valid_V_2"/></StgValue>
</operation>

<operation id="983" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:5  %out_layer_5_valid_V_2 = load i1* %out_layer_5_valid_V_1, align 1

]]></Node>
<StgValue><ssdm name="out_layer_5_valid_V_2"/></StgValue>
</operation>

<operation id="984" st_id="49" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:6  %tmp_valid_V_2 = call i1 @_ssdm_op_Mux.ap_auto.6i1.i3(i1 %out_layer_0_valid_V_2, i1 %out_layer_1_valid_V_2, i1 %out_layer_2_valid_V_2, i1 %out_layer_3_valid_V_2, i1 %out_layer_4_valid_V_2, i1 %out_layer_5_valid_V_2, i3 %out_row_idx45_0_0)

]]></Node>
<StgValue><ssdm name="tmp_valid_V_2"/></StgValue>
</operation>

<operation id="985" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="12" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:7  call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V, i1 %tmp_valid_V_2, i12 %tmp_data_V_2, i4 %tmp_keep_V_2, i1 false, i1 %tmp_last_V_2, i1 %tmp_id_V_2, i1 %tmp_dest_V_2)

]]></Node>
<StgValue><ssdm name="write_ln1249"/></StgValue>
</operation>

<operation id="986" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199:8  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln1240"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="987" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader456.0:0  %index_input_element4_2 = phi i8 [ %add_ln1220, %_ifconv ], [ 0, %.preheader456.preheader.0 ]

]]></Node>
<StgValue><ssdm name="index_input_element4_2"/></StgValue>
</operation>

<operation id="988" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="8">
<![CDATA[
.preheader456.0:1  %trunc_ln1220 = trunc i8 %index_input_element4_2 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1220"/></StgValue>
</operation>

<operation id="989" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader456.0:2  %icmp_ln1220 = icmp eq i8 %index_input_element4_2, -128

]]></Node>
<StgValue><ssdm name="icmp_ln1220"/></StgValue>
</operation>

<operation id="990" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader456.0:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="991" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader456.0:4  %add_ln1220 = add i8 1, %index_input_element4_2

]]></Node>
<StgValue><ssdm name="add_ln1220"/></StgValue>
</operation>

<operation id="992" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader456.0:5  br i1 %icmp_ln1220, label %.preheader457.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1220"/></StgValue>
</operation>

<operation id="993" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:0  %zext_ln1222 = zext i8 %index_input_element4_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1222"/></StgValue>
</operation>

<operation id="994" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:3  %out_layer_0_data_V_7 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_7"/></StgValue>
</operation>

<operation id="995" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:4  %out_layer_1_data_V_7 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_7"/></StgValue>
</operation>

<operation id="996" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="0"/>
<literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:5  %out_layer_1_data_V_8 = load i12* %out_layer_1_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_8"/></StgValue>
</operation>

<operation id="997" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="0"/>
<literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:6  %out_layer_0_data_V_8 = load i12* %out_layer_0_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_8"/></StgValue>
</operation>

<operation id="998" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
.preheader457.0.loopexit:0  br label %.preheader457.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="999" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:1  %out_layer_0_valid_V_4 = getelementptr [128 x i1]* %out_layer_0_valid_V, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_4"/></StgValue>
</operation>

<operation id="1000" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:2  %out_layer_1_valid_V_4 = getelementptr [128 x i1]* %out_layer_1_valid_V, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_4"/></StgValue>
</operation>

<operation id="1001" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:5  %out_layer_1_data_V_8 = load i12* %out_layer_1_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_data_V_8"/></StgValue>
</operation>

<operation id="1002" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:6  %out_layer_0_data_V_8 = load i12* %out_layer_0_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_data_V_8"/></StgValue>
</operation>

<operation id="1003" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:7  %select_ln1265 = select i1 %trunc_ln1265, i12 %out_layer_1_data_V_8, i12 %out_layer_0_data_V_8

]]></Node>
<StgValue><ssdm name="select_ln1265"/></StgValue>
</operation>

<operation id="1004" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:8  %tmp_data_V_3 = add i12 %select_ln1265, -1

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="1005" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv:9  br i1 %trunc_ln1265, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name="br_ln1222"/></StgValue>
</operation>

<operation id="1006" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch6:0  store i12 %tmp_data_V_3, i12* %out_layer_0_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln1222"/></StgValue>
</operation>

<operation id="1007" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070

]]></Node>
<StgValue><ssdm name="br_ln1222"/></StgValue>
</operation>

<operation id="1008" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
branch7:0  store i12 %tmp_data_V_3, i12* %out_layer_1_data_V_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln1222"/></StgValue>
</operation>

<operation id="1009" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070

]]></Node>
<StgValue><ssdm name="br_ln1222"/></StgValue>
</operation>

<operation id="1010" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:0  %zext_ln1224 = zext i6 %trunc_ln1220 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1224"/></StgValue>
</operation>

<operation id="1011" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:1  %add_ln1224_1 = add i7 %zext_ln1224, 1

]]></Node>
<StgValue><ssdm name="add_ln1224_1"/></StgValue>
</operation>

<operation id="1012" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:2  %zext_ln321_24 = zext i7 %add_ln1224_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln321_24"/></StgValue>
</operation>

<operation id="1013" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:3  %add_ln321_16 = add i13 %mul_ln321, %zext_ln321_24

]]></Node>
<StgValue><ssdm name="add_ln321_16"/></StgValue>
</operation>

<operation id="1014" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:4  %zext_ln321_25 = zext i13 %add_ln321_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_25"/></StgValue>
</operation>

<operation id="1015" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="15" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:5  %img_channel_keep_V_a_17 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_25

]]></Node>
<StgValue><ssdm name="img_channel_keep_V_a_17"/></StgValue>
</operation>

<operation id="1016" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:6  %img_channel_last_V_a_17 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_25

]]></Node>
<StgValue><ssdm name="img_channel_last_V_a_17"/></StgValue>
</operation>

<operation id="1017" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:7  %img_channel_id_V_add_17 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_25

]]></Node>
<StgValue><ssdm name="img_channel_id_V_add_17"/></StgValue>
</operation>

<operation id="1018" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="15" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:8  %img_channel_dest_V_a_17 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_25

]]></Node>
<StgValue><ssdm name="img_channel_dest_V_a_17"/></StgValue>
</operation>

<operation id="1019" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:9  %tmp_dest_V_3 = load i1* %img_channel_dest_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_3"/></StgValue>
</operation>

<operation id="1020" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:10  %tmp_id_V_3 = load i1* %img_channel_id_V_add_17, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="1021" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="4" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:11  %tmp_keep_V_3 = load i4* %img_channel_keep_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="1022" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:12  %tmp_last_V_3 = load i1* %img_channel_last_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="1023" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:13  %icmp_ln1228_2 = icmp eq i8 %index_input_element4_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1228_2"/></StgValue>
</operation>

<operation id="1024" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:14  %and_ln1228_1 = and i1 %and_ln1228, %icmp_ln1228_2

]]></Node>
<StgValue><ssdm name="and_ln1228_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1025" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:9  %tmp_dest_V_3 = load i1* %img_channel_dest_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_dest_V_3"/></StgValue>
</operation>

<operation id="1026" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:10  %tmp_id_V_3 = load i1* %img_channel_id_V_add_17, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="1027" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="4" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:11  %tmp_keep_V_3 = load i4* %img_channel_keep_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="1028" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:12  %tmp_last_V_3 = load i1* %img_channel_last_V_a_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="1029" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070:15  br i1 %and_ln1228_1, label %branch60, label %21

]]></Node>
<StgValue><ssdm name="br_ln1228"/></StgValue>
</operation>

<operation id="1030" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %out_layer_0_0_user_5 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user_5"/></StgValue>
</operation>

<operation id="1031" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_layer_1_0_user_4 = getelementptr [128 x i1]* %out_layer_1_0_user, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_1_0_user_4"/></StgValue>
</operation>

<operation id="1032" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %trunc_ln1265, label %branch55, label %branch54

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>

<operation id="1033" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
<literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
branch54:0  store i1 false, i1* %out_layer_0_0_user_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="1034" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
<literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>

<operation id="1035" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
<literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
branch55:0  store i1 false, i1* %out_layer_1_0_user_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln1231"/></StgValue>
</operation>

<operation id="1036" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
<literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>

<operation id="1037" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1228_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1228_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
branch60:0  store i1 true, i1* %out_layer_0_0_user_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln1229"/></StgValue>
</operation>

<operation id="1039" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1228_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="1040" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="7">
<![CDATA[
_ifconv:0  %out_layer_1_valid_V_3 = load i1* %out_layer_1_valid_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_3"/></StgValue>
</operation>

<operation id="1041" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="7">
<![CDATA[
_ifconv:1  %out_layer_0_valid_V_3 = load i1* %out_layer_0_valid_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1042" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="7">
<![CDATA[
_ifconv:0  %out_layer_1_valid_V_3 = load i1* %out_layer_1_valid_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_1_valid_V_3"/></StgValue>
</operation>

<operation id="1043" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="7">
<![CDATA[
_ifconv:1  %out_layer_0_valid_V_3 = load i1* %out_layer_0_valid_V_4, align 2

]]></Node>
<StgValue><ssdm name="out_layer_0_valid_V_3"/></StgValue>
</operation>

<operation id="1044" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:2  %tmp_valid_V_3 = select i1 %trunc_ln1265, i1 %out_layer_1_valid_V_3, i1 %out_layer_0_valid_V_3

]]></Node>
<StgValue><ssdm name="tmp_valid_V_3"/></StgValue>
</operation>

<operation id="1045" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %out_layer_0_0_user_3 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user_3"/></StgValue>
</operation>

<operation id="1046" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %out_layer_1_0_user_2 = getelementptr [128 x i1]* %out_layer_1_0_user, i64 0, i64 %zext_ln1222

]]></Node>
<StgValue><ssdm name="out_layer_1_0_user_2"/></StgValue>
</operation>

<operation id="1047" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:5  %out_layer_1_0_user_3 = load i1* %out_layer_1_0_user_2, align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_0_user_3"/></StgValue>
</operation>

<operation id="1048" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:6  %out_layer_0_0_user_4 = load i1* %out_layer_0_0_user_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1049" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ifconv:5  %out_layer_1_0_user_3 = load i1* %out_layer_1_0_user_2, align 1

]]></Node>
<StgValue><ssdm name="out_layer_1_0_user_3"/></StgValue>
</operation>

<operation id="1050" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:6  %out_layer_0_0_user_4 = load i1* %out_layer_0_0_user_3, align 1

]]></Node>
<StgValue><ssdm name="out_layer_0_0_user_4"/></StgValue>
</operation>

<operation id="1051" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:7  %tmp_user_V_2 = select i1 %trunc_ln1265, i1 %out_layer_1_0_user_3, i1 %out_layer_0_0_user_4

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="1052" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="12" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ifconv:8  call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V, i1 %tmp_valid_V_3, i12 %tmp_data_V_3, i4 %tmp_keep_V_3, i1 %tmp_user_V_2, i1 %tmp_last_V_3, i1 %tmp_id_V_3, i1 %tmp_dest_V_3)

]]></Node>
<StgValue><ssdm name="write_ln1232"/></StgValue>
</operation>

<operation id="1053" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:9  br label %.preheader456.0

]]></Node>
<StgValue><ssdm name="br_ln1220"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
