============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 16:36:33 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(73)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(83)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(90)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(107)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(117)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(121)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 5 trigger nets, 5 data nets.
KIT-1004 : Chipwatcher code = 1000111100000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=5,BUS_CTRL_NUM=22,BUS_WIDTH='{32'sb01,32'sb011,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=44) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=44) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=5,BUS_CTRL_NUM=22,BUS_WIDTH='{32'sb01,32'sb011,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=5,BUS_CTRL_NUM=22,BUS_WIDTH='{32'sb01,32'sb011,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=5,BUS_CTRL_NUM=22,BUS_WIDTH='{32'sb01,32'sb011,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=44)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=44)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=5,BUS_CTRL_NUM=22,BUS_WIDTH='{32'sb01,32'sb011,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=5,BUS_CTRL_NUM=22,BUS_WIDTH='{32'sb01,32'sb011,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1697/13 useful/useless nets, 1005/4 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1538/20 useful/useless nets, 1239/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 191 better
SYN-1014 : Optimize round 2
SYN-1032 : 1416/15 useful/useless nets, 1117/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 17 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1709/7 useful/useless nets, 1414/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 5829, tnet num: 1709, tinst num: 1413, tnode num: 7401, tedge num: 9047.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 117 (4.05), #lev = 5 (2.35)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 117 (4.05), #lev = 5 (2.35)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 117 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 188 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 79 adder to BLE ...
SYN-4008 : Packed 79 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.675479s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (75.5%)

RUN-1004 : used memory is 147 MB, reserved memory is 113 MB, peak memory is 155 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (107 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 977 instances
RUN-0007 : 391 luts, 411 seqs, 88 mslices, 56 lslices, 17 pads, 9 brams, 0 dsps
RUN-1001 : There are total 1276 nets
RUN-1001 : 799 nets have 2 pins
RUN-1001 : 348 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     12      
RUN-1001 :   No   |  No   |  Yes  |     236     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     154     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 975 instances, 391 luts, 411 seqs, 144 slices, 22 macros(144 instances: 88 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 4896, tnet num: 1274, tinst num: 975, tnode num: 6396, tedge num: 8194.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.237026s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (79.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 310376
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 975.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 195976, overlap = 29.25
PHY-3002 : Step(2): len = 149152, overlap = 29.25
PHY-3002 : Step(3): len = 89903.2, overlap = 22.5
PHY-3002 : Step(4): len = 74695.7, overlap = 24.75
PHY-3002 : Step(5): len = 65607.7, overlap = 24.75
PHY-3002 : Step(6): len = 54951.8, overlap = 24.75
PHY-3002 : Step(7): len = 47869.6, overlap = 27
PHY-3002 : Step(8): len = 41639.6, overlap = 24.75
PHY-3002 : Step(9): len = 38938, overlap = 27
PHY-3002 : Step(10): len = 37713.4, overlap = 27
PHY-3002 : Step(11): len = 34219.2, overlap = 27
PHY-3002 : Step(12): len = 32922.1, overlap = 27
PHY-3002 : Step(13): len = 29728.6, overlap = 27
PHY-3002 : Step(14): len = 28724, overlap = 27
PHY-3002 : Step(15): len = 27352.9, overlap = 27.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58404e-06
PHY-3002 : Step(16): len = 29674.2, overlap = 24.875
PHY-3002 : Step(17): len = 29942.2, overlap = 24.875
PHY-3002 : Step(18): len = 30119.3, overlap = 24.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71681e-05
PHY-3002 : Step(19): len = 31148.9, overlap = 24.8125
PHY-3002 : Step(20): len = 31797.8, overlap = 24.8125
PHY-3002 : Step(21): len = 32381.2, overlap = 20.3125
PHY-3002 : Step(22): len = 32675.2, overlap = 20.25
PHY-3002 : Step(23): len = 32455.7, overlap = 20.375
PHY-3002 : Step(24): len = 32034, overlap = 20.5
PHY-3002 : Step(25): len = 31856.5, overlap = 20.625
PHY-3002 : Step(26): len = 31778.3, overlap = 25.1875
PHY-3002 : Step(27): len = 31529.2, overlap = 20.875
PHY-3002 : Step(28): len = 31363.7, overlap = 18.8125
PHY-3002 : Step(29): len = 31224.9, overlap = 18.8125
PHY-3002 : Step(30): len = 30719.8, overlap = 23.8125
PHY-3002 : Step(31): len = 30231, overlap = 22.1875
PHY-3002 : Step(32): len = 30579, overlap = 22.5312
PHY-3002 : Step(33): len = 29219, overlap = 22.4375
PHY-3002 : Step(34): len = 28900.1, overlap = 22.6875
PHY-3002 : Step(35): len = 29252.3, overlap = 20.4375
PHY-3002 : Step(36): len = 28737.4, overlap = 16.0938
PHY-3002 : Step(37): len = 28319.6, overlap = 14.9375
PHY-3002 : Step(38): len = 27775.3, overlap = 19.4375
PHY-3002 : Step(39): len = 27650.2, overlap = 17.125
PHY-3002 : Step(40): len = 27970.9, overlap = 17.125
PHY-3002 : Step(41): len = 28033.8, overlap = 21.5
PHY-3002 : Step(42): len = 27828.7, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.43361e-05
PHY-3002 : Step(43): len = 27749.5, overlap = 21.375
PHY-3002 : Step(44): len = 27752.9, overlap = 21.375
PHY-3002 : Step(45): len = 27802.3, overlap = 21.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.86723e-05
PHY-3002 : Step(46): len = 28112.6, overlap = 21.375
PHY-3002 : Step(47): len = 28258.2, overlap = 21.1875
PHY-3002 : Step(48): len = 28911.2, overlap = 20.9375
PHY-3002 : Step(49): len = 29636.5, overlap = 20.8125
PHY-3002 : Step(50): len = 29451.5, overlap = 20.8125
PHY-3002 : Step(51): len = 29290.2, overlap = 16.3125
PHY-3002 : Step(52): len = 29148.6, overlap = 16.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000137345
PHY-3002 : Step(53): len = 29318.3, overlap = 20.75
PHY-3002 : Step(54): len = 29354.4, overlap = 20.6875
PHY-3002 : Step(55): len = 29457.3, overlap = 20.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000274689
PHY-3002 : Step(56): len = 29666.5, overlap = 16.125
PHY-3002 : Step(57): len = 29685, overlap = 16.125
PHY-3002 : Step(58): len = 29755.8, overlap = 16.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019340s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (80.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(59): len = 29885.8, overlap = 12.0312
PHY-3002 : Step(60): len = 30018.1, overlap = 10.4688
PHY-3002 : Step(61): len = 28691.6, overlap = 10.6562
PHY-3002 : Step(62): len = 29126.9, overlap = 10.0938
PHY-3002 : Step(63): len = 28911.3, overlap = 9.96875
PHY-3002 : Step(64): len = 28909, overlap = 14.7812
PHY-3002 : Step(65): len = 27611.7, overlap = 19.75
PHY-3002 : Step(66): len = 27178, overlap = 19.1875
PHY-3002 : Step(67): len = 27203.2, overlap = 19.1875
PHY-3002 : Step(68): len = 26482.2, overlap = 19.1875
PHY-3002 : Step(69): len = 25943.4, overlap = 19.3438
PHY-3002 : Step(70): len = 26003.5, overlap = 19.0312
PHY-3002 : Step(71): len = 25911.1, overlap = 19.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00183643
PHY-3002 : Step(72): len = 25693.4, overlap = 17.25
PHY-3002 : Step(73): len = 25755.3, overlap = 16.9688
PHY-3002 : Step(74): len = 25782.2, overlap = 16.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.0245e-05
PHY-3002 : Step(75): len = 26725.9, overlap = 48.2812
PHY-3002 : Step(76): len = 26928.5, overlap = 47.6875
PHY-3002 : Step(77): len = 27628.5, overlap = 37.5312
PHY-3002 : Step(78): len = 27813.1, overlap = 36.4062
PHY-3002 : Step(79): len = 26824.2, overlap = 35
PHY-3002 : Step(80): len = 26859.4, overlap = 33.8438
PHY-3002 : Step(81): len = 26930.1, overlap = 33.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.049e-05
PHY-3002 : Step(82): len = 26871.6, overlap = 31.5625
PHY-3002 : Step(83): len = 26986.5, overlap = 31.5625
PHY-3002 : Step(84): len = 26986.5, overlap = 31.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012098
PHY-3002 : Step(85): len = 27274.4, overlap = 26.9062
PHY-3002 : Step(86): len = 27363, overlap = 27.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00024196
PHY-3002 : Step(87): len = 27145.2, overlap = 26.875
PHY-3002 : Step(88): len = 27145.2, overlap = 26.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00048392
PHY-3002 : Step(89): len = 27396.3, overlap = 27.125
PHY-3002 : Step(90): len = 27461, overlap = 27.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00096784
PHY-3002 : Step(91): len = 27518.7, overlap = 23.5
PHY-3002 : Step(92): len = 27538.2, overlap = 23.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 4896, tnet num: 1274, tinst num: 975, tnode num: 6396, tedge num: 8194.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 61.94 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1276.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29704, over cnt = 118(0%), over = 467, worst = 15
PHY-1001 : End global iterations;  0.082612s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.7%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 15.43, top10 = 9.26, top15 = 6.53.
PHY-1001 : End incremental global routing;  0.158001s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031295s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.211429s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (73.9%)

OPT-1001 : Current memory(MB): used = 198, reserve = 164, peak = 198.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 761/1276.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29704, over cnt = 118(0%), over = 467, worst = 15
PHY-1002 : len = 33616, over cnt = 62(0%), over = 129, worst = 15
PHY-1002 : len = 34560, over cnt = 16(0%), over = 32, worst = 6
PHY-1002 : len = 34928, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 34968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.104478s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.9%)

PHY-1001 : Congestion index: top1 = 29.74, top5 = 15.58, top10 = 9.98, top15 = 7.14.
OPT-1001 : End congestion update;  0.166206s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028558s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.194944s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.1%)

OPT-1001 : Current memory(MB): used = 198, reserve = 165, peak = 198.
OPT-1001 : End physical optimization;  0.600447s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (67.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 391 LUT to BLE ...
SYN-4008 : Packed 391 LUT and 210 SEQ to BLE.
SYN-4003 : Packing 201 remaining SEQ's ...
SYN-4005 : Packed 114 SEQ with LUT/SLICE
SYN-4006 : 83 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 478/791 primitive instances ...
PHY-3001 : End packing;  0.037934s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 204 mslices, 203 lslices, 17 pads, 9 brams, 0 dsps
RUN-1001 : There are total 1067 nets
RUN-1001 : 584 nets have 2 pins
RUN-1001 : 353 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 436 instances, 407 slices, 22 macros(144 instances: 88 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 27614.6, Over = 31.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 4118, tnet num: 1065, tinst num: 436, tnode num: 5219, tedge num: 7224.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208242s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (60.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.90454e-05
PHY-3002 : Step(93): len = 26904.4, overlap = 30
PHY-3002 : Step(94): len = 26912.1, overlap = 30.25
PHY-3002 : Step(95): len = 26396.4, overlap = 31.25
PHY-3002 : Step(96): len = 26500.3, overlap = 33.75
PHY-3002 : Step(97): len = 26611.6, overlap = 32.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.80909e-05
PHY-3002 : Step(98): len = 26585.1, overlap = 30.25
PHY-3002 : Step(99): len = 26585.1, overlap = 30.25
PHY-3002 : Step(100): len = 26346.6, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116182
PHY-3002 : Step(101): len = 26747.6, overlap = 29.5
PHY-3002 : Step(102): len = 26880.6, overlap = 29.5
PHY-3002 : Step(103): len = 27090.9, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.164307s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (38.0%)

PHY-3001 : Trial Legalized: Len = 37599.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023662s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0162505
PHY-3002 : Step(104): len = 35175.2, overlap = 1.75
PHY-3002 : Step(105): len = 33696.6, overlap = 3.25
PHY-3002 : Step(106): len = 32139.7, overlap = 5.5
PHY-3002 : Step(107): len = 31740.6, overlap = 6.25
PHY-3002 : Step(108): len = 30130.4, overlap = 8.75
PHY-3002 : Step(109): len = 29943.6, overlap = 9
PHY-3002 : Step(110): len = 29830.6, overlap = 8.25
PHY-3002 : Step(111): len = 28571.8, overlap = 11
PHY-3002 : Step(112): len = 28531.5, overlap = 11
PHY-3002 : Step(113): len = 28358.6, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 32989.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 32989.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 4118, tnet num: 1065, tinst num: 436, tnode num: 5219, tedge num: 7224.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/1067.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37824, over cnt = 107(0%), over = 179, worst = 7
PHY-1002 : len = 38928, over cnt = 43(0%), over = 55, worst = 4
PHY-1002 : len = 39440, over cnt = 15(0%), over = 18, worst = 3
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156858s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.9%)

PHY-1001 : Congestion index: top1 = 27.18, top5 = 17.30, top10 = 11.65, top15 = 8.31.
PHY-1001 : End incremental global routing;  0.223504s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.273082s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (22.9%)

OPT-1001 : Current memory(MB): used = 200, reserve = 167, peak = 202.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 887/1067.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.18, top5 = 17.30, top10 = 11.65, top15 = 8.31.
OPT-1001 : End congestion update;  0.066435s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024930s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.091482s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (68.3%)

OPT-1001 : Current memory(MB): used = 201, reserve = 168, peak = 202.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024155s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 887/1067.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.4%)

PHY-1001 : Congestion index: top1 = 27.18, top5 = 17.30, top10 = 11.65, top15 = 8.31.
PHY-1001 : End incremental global routing;  0.071857s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (65.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030834s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 887/1067.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.18, top5 = 17.30, top10 = 11.65, top15 = 8.31.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.793473s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (51.2%)

RUN-1003 : finish command "place" in  7.134482s wall, 2.718750s user + 1.500000s system = 4.218750s CPU (59.1%)

RUN-1004 : used memory is 186 MB, reserved memory is 152 MB, peak memory is 202 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 438 instances
RUN-1001 : 204 mslices, 203 lslices, 17 pads, 9 brams, 0 dsps
RUN-1001 : There are total 1067 nets
RUN-1001 : 584 nets have 2 pins
RUN-1001 : 353 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 4118, tnet num: 1065, tinst num: 436, tnode num: 5219, tedge num: 7224.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 204 mslices, 203 lslices, 17 pads, 9 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1065 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37608, over cnt = 112(0%), over = 185, worst = 7
PHY-1002 : len = 38832, over cnt = 42(0%), over = 54, worst = 4
PHY-1002 : len = 38984, over cnt = 34(0%), over = 41, worst = 3
PHY-1002 : len = 39560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165014s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 27.26, top5 = 17.22, top10 = 11.61, top15 = 8.30.
PHY-1001 : End global routing;  0.227689s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (48.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 223, reserve = 190, peak = 239.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 486, reserve = 457, peak = 486.
PHY-1001 : End build detailed router design. 4.218544s wall, 3.984375s user + 0.109375s system = 4.093750s CPU (97.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.113655s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (87.0%)

PHY-1001 : Current memory(MB): used = 518, reserve = 490, peak = 518.
PHY-1001 : End phase 1; 1.125245s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (86.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Patch 532 net; 0.572568s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (81.9%)

PHY-1022 : len = 88896, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 519, reserve = 491, peak = 519.
PHY-1001 : End initial routed; 1.570018s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (80.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/926(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.241519s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (84.1%)

PHY-1001 : Current memory(MB): used = 522, reserve = 494, peak = 522.
PHY-1001 : End phase 2; 1.811626s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (81.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 88896, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009355s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 88960, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.062227s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (50.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 89008, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.030507s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 89040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/926(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.238944s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.125448s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 533, reserve = 504, peak = 533.
PHY-1001 : End phase 3; 0.624541s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (87.6%)

PHY-1003 : Routed, final wirelength = 89040
PHY-1001 : Current memory(MB): used = 533, reserve = 505, peak = 533.
PHY-1001 : End export database. 0.016364s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.5%)

PHY-1001 : End detail routing;  8.073295s wall, 7.234375s user + 0.109375s system = 7.343750s CPU (91.0%)

RUN-1003 : finish command "route" in  8.592789s wall, 7.562500s user + 0.109375s system = 7.671875s CPU (89.3%)

RUN-1004 : used memory is 476 MB, reserved memory is 447 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        17
  #input                   12
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      689   out of  19600    3.52%
#reg                      432   out of  19600    2.20%
#le                       776
  #lut only               344   out of    776   44.33%
  #reg only                87   out of    776   11.21%
  #lut&reg                345   out of    776   44.46%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       17   out of     66   25.76%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                205
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            62
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_8.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |776    |545     |144     |432     |9       |0       |
|  adc                               |adc_ctrl       |19     |11      |0       |19      |0       |0       |
|  anjian_list                       |anjian         |40     |32      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |137    |87      |45      |57      |4       |0       |
|    fifo_list                       |fifo           |101    |60      |36      |44      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx                                |uart_rx        |52     |46      |6       |37      |0       |0       |
|  tx                                |uart_tx        |71     |57      |8       |41      |0       |0       |
|  type                              |type_choice    |123    |115     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |330    |193     |71      |188     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |330    |193     |71      |188     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |110    |56      |0       |105     |0       |0       |
|        reg_inst                    |register       |107    |53      |0       |102     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |220    |137     |71      |83      |0       |0       |
|        bus_inst                    |bus_top        |17     |9       |6       |6       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |15     |7       |6       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       567   
    #2          2       237   
    #3          3        80   
    #4          4        35   
    #5        5-10      101   
    #6        11-50      23   
    #7       51-100      1    
    #8       101-500     1    
  Average     2.65            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 436
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1067, pip num: 8596
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 913 valid insts, and 24970 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011001000111100000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.309563s wall, 12.546875s user + 0.187500s system = 12.734375s CPU (551.4%)

RUN-1004 : used memory is 491 MB, reserved memory is 463 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_163633.log"
