# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_0 {
  DIN_WIDTH 64 DIN_FROM 31 DIN_TO 0 DOUT_WIDTH 32
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_1 {
  DIN_WIDTH 64 DIN_FROM 47 DIN_TO 32 DOUT_WIDTH 16
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_0

# Create axis_clock_converter
cell xilinx.com:ip:axis_clock_converter:1.1 fifo_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 2
} {
  s_axis_aclk /adc_0/adc_clk
  s_axis_aresetn const_0/dout
  m_axis_aclk /ps_0/FCLK_CLK0
  m_axis_aresetn /rst_0/peripheral_aresetn
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 phase_0 {
  AXIS_TDATA_WIDTH 32
} {
  cfg_data slice_0/Dout
  aclk /ps_0/FCLK_CLK0
}

# Create dds_compiler
cell xilinx.com:ip:dds_compiler:6.0 dds_0 {
  DDS_CLOCK_RATE 125
  SPURIOUS_FREE_DYNAMIC_RANGE 138
  FREQUENCY_RESOLUTION 0.2
  PHASE_INCREMENT Streaming
  HAS_TREADY true
  HAS_PHASE_OUT false
  PHASE_WIDTH 30
  OUTPUT_WIDTH 24
  DSP48_USE Minimal
  NEGATIVE_SINE true
} {
  S_AXIS_PHASE phase_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create axis_lfsr
cell pavel-demin:user:axis_lfsr:1.0 lfsr_0 {} {
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create cmpy
cell xilinx.com:ip:cmpy:6.0 mult_0 {
  FLOWCONTROL Blocking
  APORTWIDTH.VALUE_SRC USER
  BPORTWIDTH.VALUE_SRC USER
  APORTWIDTH 14
  BPORTWIDTH 24
  ROUNDMODE Random_Rounding
  OUTPUTWIDTH 25
} {
  S_AXIS_A fifo_0/M_AXIS
  S_AXIS_B dds_0/M_AXIS_DATA
  S_AXIS_CTRL lfsr_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster:1.1 bcast_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 3
  M00_TDATA_REMAP {tdata[23:0]}
  M01_TDATA_REMAP {tdata[55:32]}
} {
  S_AXIS mult_0/M_AXIS_DOUT
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_variable
cell pavel-demin:user:axis_variable:1.0 rate_0 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_1/Dout
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create axis_variable
cell pavel-demin:user:axis_variable:1.0 rate_1 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_1/Dout
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_0 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 125
  MAXIMUM_RATE 1000
  FIXED_OR_INITIAL_RATE 500
  INPUT_SAMPLE_FREQUENCY 125
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
} {
  S_AXIS_DATA bcast_0/M00_AXIS
  S_AXIS_CONFIG rate_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_1 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 125
  MAXIMUM_RATE 1000
  FIXED_OR_INITIAL_RATE 500
  INPUT_SAMPLE_FREQUENCY 125
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
} {
  S_AXIS_DATA bcast_0/M01_AXIS
  S_AXIS_CONFIG rate_1/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_2 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 96
  INPUT_SAMPLE_FREQUENCY 1.0
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
} {
  S_AXIS_DATA cic_0/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_3 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 96  
  INPUT_SAMPLE_FREQUENCY 1.0
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
} {
  S_AXIS_DATA cic_1/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_4 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 125
  INPUT_SAMPLE_FREQUENCY 96
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
} {
  S_AXIS_DATA cic_2/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_5 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  FIXED_OR_INITIAL_RATE 125
  INPUT_SAMPLE_FREQUENCY 96
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 24
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 24
  USE_XTREME_DSP_SLICE false
} {
  S_AXIS_DATA cic_3/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner:1.1 comb_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 3
} {
  S00_AXIS cic_4/M_AXIS_DATA
  S01_AXIS cic_5/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler:7.2 fir_0 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 24
  COEFFICIENTVECTOR {-1.42961210606276e-08, -1.53199530519258e-07, -6.68228511195487e-08, 9.73487554819504e-08, 1.58439294011847e-07, 1.12867286901122e-07, -1.66364137932315e-07, -5.07548031478575e-07, -5.38102204483384e-08, 1.05078424250965e-06, 6.7615655280537e-07, -1.60814668105882e-06, -1.86301562478605e-06, 1.92711875476061e-06, 3.70373081164437e-06, -1.64513319152636e-06, -6.14621337958179e-06, 3.31034154289864e-07, 8.93389201291961e-06, 2.43485497061114e-06, -1.15685329501941e-05, -6.94787195653358e-06, 1.33191633403929e-05, 1.32495835027069e-05, -1.32930233607099e-05, -2.10084684584629e-05, 1.05739953882152e-05, 2.94438464036807e-05, -4.41953146569456e-06, -3.73274195947164e-05, -5.5106825066883e-06, 4.30891533778595e-05, 1.89370682112788e-05, -4.50386756086052e-05, -3.48072879348172e-05, 4.16911539462815e-05, 5.12636304470112e-05, -3.21677831886101e-05, -6.58019865509223e-05, 1.65643588726837e-05, 7.55961589681643e-05, 3.74757705437756e-06, -7.80203203915121e-05, -2.60131955748146e-05, 7.12968800925238e-05, 4.62584877209856e-05, -5.51680294723153e-05, -5.97744459928681e-05, 3.14536143622398e-05, 6.19155407831597e-05, -4.34361525485132e-06, -4.91418246641003e-05, -1.97178740683643e-05, 2.01606879768378e-05, 3.26546429059569e-05, 2.30340704124614e-05, -2.59116143107513e-05, -7.44653364025044e-05, -7.93064744386315e-06, 0.000124064623594339, 7.32603067570064e-05, -0.000158397884521447, -0.00016968913135053, 0.000162076346146961, 0.000290513086909432, -0.000120124171618618, -0.000422049526422747, 2.08742826919473e-05, 0.000544074999801498, 0.000140962733754655, -0.000631569759259628, -0.000361569126233665, 0.000657787273005023, 0.000626214468166303, -0.000598427466173095, -0.000908939247206333, 0.000436427314856766, 0.00117414966750418, -0.000166660786087428, -0.00138031011519443, -0.000200321778177985, 0.00148558796731175, 0.000636446079996345, -0.00145487086286513, -0.00109695968100854, 0.00126700967039619, 0.00152386011182353, -0.000922115202838433, -0.00185333217295188, 0.000446085067747581, 0.00202541956617306, 0.000108009140869313, -0.00199540713543734, -0.000662880137308961, 0.0017453746568908, 0.00112491348287474, -0.00129398038229682, -0.0013968286911833, 0.000702418589262168, 0.0013941393369593, -7.46818337451444e-05, -0.00106364123431453, -0.000449262314336012, 0.000401439329242513, 0.000707946185265033, 0.000532453559004651, -0.000539907847144664, -0.0016057525541455, -0.00018945805916214, 0.00261352397139653, 0.00155603454560561, -0.00329186474495049, -0.00354931309289791, 0.00334034726022277, 0.00604771681220129, -0.00245647401471758, -0.00880336819671251, 0.000379149613131724, 0.0114400998716358, 0.0030627512108971, -0.0134672701570011, -0.00790151158798681, 0.0143105338188276, 0.0139868078084534, -0.0133588897752011, -0.0209523941272392, 0.0100253626793846, 0.0281975927323327, -0.00381703356555101, -0.0348859285925751, -0.00559003047129563, 0.0399622202981722, 0.0182762841912215, -0.0421896366821212, -0.0340219780337302, 0.0401757481754461, 0.0522373937672725, -0.0324076895073394, -0.0719026856198235, 0.0172510207002984, 0.0914783693160271, 0.00712091676903686, -0.108717528756373, -0.0429304685104981, 0.120199606777332, 0.0932429987792413, -0.120070199905845, -0.162803863139136, 0.0963347145147532, 0.259000048396144, -0.0186570993216449, -0.387492299081026, -0.206665637967204, 0.480129777217958, 0.874284040135495, 0.480129777217958, -0.206665637967204, -0.387492299081025, -0.0186570993216449, 0.259000048396143, 0.0963347145147532, -0.162803863139135, -0.120070199905845, 0.0932429987792412, 0.120199606777332, -0.0429304685104982, -0.108717528756373, 0.00712091676903688, 0.0914783693160271, 0.0172510207002984, -0.0719026856198235, -0.0324076895073394, 0.0522373937672724, 0.0401757481754461, -0.0340219780337302, -0.0421896366821211, 0.0182762841912215, 0.0399622202981722, -0.00559003047129563, -0.0348859285925751, -0.00381703356555101, 0.0281975927323327, 0.0100253626793846, -0.0209523941272392, -0.0133588897752011, 0.0139868078084533, 0.0143105338188276, -0.00790151158798682, -0.0134672701570011, 0.00306275121089709, 0.0114400998716358, 0.000379149613131704, -0.00880336819671251, -0.00245647401471759, 0.0060477168122013, 0.00334034726022277, -0.00354931309289792, -0.00329186474495047, 0.00155603454560562, 0.00261352397139653, -0.000189458059162152, -0.00160575255414548, -0.000539907847144659, 0.000532453559004641, 0.000707946185265025, 0.000401439329242515, -0.000449262314335998, -0.00106364123431454, -7.46818337451571e-05, 0.00139413933695929, 0.000702418589262177, -0.00139682869118328, -0.00129398038229683, 0.00112491348287471, 0.0017453746568908, -0.000662880137308943, -0.00199540713543732, 0.000108009140869278, 0.00202541956617306, 0.000446085067747599, -0.00185333217295188, -0.000922115202838453, 0.00152386011182352, 0.0012670096703962, -0.00109695968100853, -0.00145487086286513, 0.000636446079996341, 0.00148558796731176, -0.00020032177817798, -0.00138031011519441, -0.00016666078608743, 0.00117414966750418, 0.000436427314856766, -0.000908939247206329, -0.000598427466173097, 0.000626214468166304, 0.00065778727300502, -0.000361569126233671, -0.000631569759259626, 0.000140962733754652, 0.000544074999801497, 2.08742826919459e-05, -0.000422049526422746, -0.000120124171618618, 0.000290513086909432, 0.000162076346146958, -0.000169689131350531, -0.000158397884521444, 7.3260306757008e-05, 0.000124064623594335, -7.93064744386324e-06, -7.44653364025066e-05, -2.59116143107509e-05, 2.30340704124613e-05, 3.2654642905957e-05, 2.01606879768372e-05, -1.97178740683646e-05, -4.91418246641012e-05, -4.34361525485107e-06, 6.19155407831602e-05, 3.14536143622398e-05, -5.97744459928679e-05, -5.51680294723152e-05, 4.62584877209854e-05, 7.12968800925233e-05, -2.60131955748127e-05, -7.80203203915123e-05, 3.74757705437746e-06, 7.55961589681642e-05, 1.65643588726846e-05, -6.58019865509221e-05, -3.21677831886097e-05, 5.12636304470111e-05, 4.16911539462814e-05, -3.48072879348171e-05, -4.50386756086055e-05, 1.89370682112789e-05, 4.30891533778592e-05, -5.51068250668844e-06, -3.73274195947168e-05, -4.41953146569456e-06, 2.94438464036805e-05, 1.05739953882152e-05, -2.10084684584631e-05, -1.329302336071e-05, 1.32495835027067e-05, 1.33191633403929e-05, -6.94787195653355e-06, -1.15685329501941e-05, 2.43485497061103e-06, 8.93389201291962e-06, 3.31034154289809e-07, -6.14621337958174e-06, -1.64513319152634e-06, 3.70373081164435e-06, 1.92711875476059e-06, -1.86301562478603e-06, -1.60814668105876e-06, 6.76156552805385e-07, 1.05078424250965e-06, -5.38102204483181e-08, -5.07548031478551e-07, -1.66364137932316e-07, 1.12867286901106e-07, 1.58439294011841e-07, 9.73487554819644e-08, -6.68228511195492e-08, -1.5319953051925e-07, -1.42961210606276e-08}
  COEFFICIENT_WIDTH 24
  QUANTIZATION Maximize_Dynamic_Range
  BESTPRECISION true
  FILTER_TYPE Decimation
  DECIMATION_RATE 2
  NUMBER_PATHS 2
  SAMPLE_FREQUENCY 0.768
  CLOCK_FREQUENCY 125
  OUTPUT_ROUNDING_MODE Convergent_Rounding_to_Even
  OUTPUT_WIDTH 25
} {
  S_AXIS_DATA comb_0/M_AXIS
  aclk /ps_0/FCLK_CLK0
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter:1.1 subset_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 8
  TDATA_REMAP {16'b0000000000000000,tdata[7:0],tdata[15:8],tdata[23:16],tdata[39:32],tdata[47:40],tdata[55:48]}
} {
  S_AXIS fir_0/M_AXIS_DATA
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.3 bram_0 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  USE_BYTE_WRITE_ENABLE true
  BYTE_SIZE 8
  WRITE_WIDTH_A 64
  WRITE_DEPTH_A 1024
  WRITE_WIDTH_B 32
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axis_bram_writer
cell pavel-demin:user:axis_bram_writer:1.0 writer_0 {
  AXIS_TDATA_WIDTH 64
  BRAM_DATA_WIDTH 64
  BRAM_ADDR_WIDTH 10
} {
  S_AXIS subset_0/M_AXIS
  BRAM_PORTA bram_0/BRAM_PORTA
  aclk /ps_0/FCLK_CLK0
  aresetn /rst_0/peripheral_aresetn
}

# Create axi_bram_reader
cell pavel-demin:user:axi_bram_reader:1.0 reader_0 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 11
} {
  BRAM_PORTA bram_0/BRAM_PORTB
}
