-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Wed Jul 28 21:17:35 EDT 2021                        

Solution Settings: stockham_DIT.v14
  Current state: extract
  Project: stockhamDIT
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                     102  285712     285716            0  0          
    Design Total:                          102  285712     285716            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_1R1W_RBW(5,10,64,1024,1024,64,1)                  0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW_rwport(5,10,64,1024,1024,64,1)           0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(5,10,64,1024,1024,64,1)        0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(4,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(1,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          4           4 
    mgc_add(3,0,3,0,3)                                      3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(4,0,1,1,4)                                      4.000     0.000      4.000            3.000   0.945          2           0 
    mgc_add(4,0,2,1,4)                                      4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845          8           2 
    mgc_add(8,0,2,1,9)                                      8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(8,0,7,0,8)                                      8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(8,0,8,0,9)                                      8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(9,0,1,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,2,1,9)                                      9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_add(9,0,9,0,10)                                     9.000     0.000      9.000            8.000   1.020          2           0 
    mgc_add(9,0,9,0,9)                                      9.000     0.000      9.000            8.000   1.020          3           3 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          55 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          13 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          11 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_and(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_and(8,2)                                            8.000     0.000      8.000            0.000   0.550          2           3 
    mgc_mul(64,0,64,0,128)                               9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0          37 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000   0.080          0           3 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080          6           7 
    mgc_mux(8,1,2)                                          8.000     0.000      8.000            0.000   0.080          0           3 
    mgc_mux1hot(1,3)                                        1.446     0.000      1.446            0.000   0.550          0           2 
    mgc_mux1hot(1,5)                                        2.214     0.000      2.214            0.000   1.500          0           1 
    mgc_mux1hot(128,3)                                    185.130     0.000    185.130            0.000   0.550          0           1 
    mgc_mux1hot(3,3)                                        4.339     0.000      4.339            0.000   0.550          0           1 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          2           1 
    mgc_mux1hot(64,4)                                     117.142     0.000    117.142            0.000   1.500          0           1 
    mgc_mux1hot(9,3)                                       13.017     0.000     13.017            0.000   0.550          0           1 
    mgc_mux1hot(9,4)                                       16.473     0.000     16.473            0.000   1.500          0           1 
    mgc_mux1hot(9,7)                                       26.842     0.000     26.842            0.000   1.500          0           1 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,4)                                            1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0          88 
    mgc_not(64)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(8)                                              0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0          28 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0          11 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(128,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(8,0,0,0,0,0,0)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(9,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(128,64,0)                                   15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_rem(65,65,1)                                     8359.249     0.000   8359.249            0.000 231.970          1           1 
    mgc_shift_l(1,0,4,9)                                    7.870     0.000      7.870            0.000   0.550          1           0 
    mgc_shift_l(8,0,4,10)                                  16.848     0.000     16.848            0.000   1.500          1           1 
    mgc_shift_r(9,0,4,8)                                   15.254     0.000     15.254            0.000   1.500          1           1 
    mgc_xnor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_xor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      34936.235    16.000  25208.000          217.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   34768.6          44926.2          34939.2        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           34768.6 (100%)   44923.2 (100%)   34936.2 (100%) 
      MUX:                569.1   (2%)    1142.6   (3%)     981.6   (3%) 
      FUNC:             34183.5  (98%)   43605.6  (97%)   33761.6  (97%) 
      LOGIC:               16.0   (0%)     175.0   (0%)     193.0   (1%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              3.0   (0%)       3.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              3.0 (100%)       3.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                                          Size(bits) Gated Register CG Opt Done Variables                                                         
    ----------------------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------------
    INNER_LOOP-1:b:mul.mut                                                   128         Y           Y      INNER_LOOP-1:b:mul.mut                                            
    INNER_LOOP-1:b:rem:cmp.a                                                 128                            INNER_LOOP-1:b:rem:cmp.a                                          
    INNER_LOOP-2:b:mul.mut                                                   128         Y           Y      INNER_LOOP-2:b:mul.mut                                            
    INNER_LOOP-1:acc#2.psp                                                    64         Y           Y      INNER_LOOP-1:acc#2.psp                                            
                                                                                                            INNER_LOOP-2:acc#2.psp                                            
                                                                                                            INNER_LOOP:a#1.lpi#3.dfm                                          
                                                                                                            INNER_LOOP:a.lpi#3.dfm                                            
                                                                                                            modulo_dev:_qr#1.lpi#3.dfm                                        
    INNER_LOOP-1:acc#5.itm                                                    64         Y           Y      INNER_LOOP-1:acc#5.itm                                            
                                                                                                            INNER_LOOP-2:acc#5.itm                                            
    INNER_LOOP-1:b:rem:cmp.z.oreg                                             64                            INNER_LOOP-1:b:rem:cmp.z.oreg                                     
    INNER_LOOP-1:modulo_dev:result:rem:cmp.a(63:0)                            64                            INNER_LOOP-1:modulo_dev:result:rem:cmp.a(63:0)                    
    INNER_LOOP:w:asn#3.itm                                                    64         Y           Y      INNER_LOOP:w:asn#3.itm                                            
                                                                                                            INNER_LOOP:w:asn.itm                                              
    drf(y).smx.lpi#3.dfm                                                      64         Y           Y      drf(y).smx.lpi#3.dfm                                              
                                                                                                            drf(y).smx.lpi#3.dfm#1                                            
                                                                                                            drf(y).smx.lpi#3                                                  
                                                                                                            drf(y).smx.lpi#2                                                  
    p.sva                                                                     64         Y           Y      p.sva                                                             
    reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.b(63:0)).cse                   64                            reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.b(63:0)).cse           
    pref:x.idx.pref#1(9:0)#1.sva                                              10         Y           Y      pref:x.idx.pref#1(9:0)#1.sva                                      
    pref:x.idx.pref#1(9:0).sva                                                10         Y           Y      pref:x.idx.pref#1(9:0).sva                                        
    pref:y.idx.pref(9:0).sva                                                  10         Y           Y      pref:y.idx.pref(9:0).sva                                          
    INNER_LOOP:a:acc.psp.sva                                                   9         Y           Y      INNER_LOOP:a:acc.psp.sva                                          
    INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp.sva                   9         Y           Y      INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp.sva          
    INNER_LOOP:slc(INNER_LOOP-2:acc#6)(9-1).psp.sva                            9         Y           Y      INNER_LOOP:slc(INNER_LOOP-2:acc#6)(9-1).psp.sva                   
    OUTER_LOOP:m:lshift.psp.sva                                                9         Y           Y      OUTER_LOOP:m:lshift.psp.sva                                       
    INNER_LOOP-1:upper:and.psp.sva                                             8                            INNER_LOOP-1:upper:and.psp.sva                                    
                                                                                                            INNER_LOOP:t(8:1).sva                                             
    INNER_LOOP:a:acc.psp#2.sva                                                 8         Y           Y      INNER_LOOP:a:acc.psp#2.sva                                        
    OUTER_LOOP:acc#2.itm                                                       4         Y           Y      OUTER_LOOP:acc#2.itm                                              
                                                                                                            shift(3:0).sva                                                    
    OUTER_LOOP:nn(3:0).sva                                                     4         Y           Y      OUTER_LOOP:nn(3:0).sva                                            
    INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#1.itm                          1         Y           Y      INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#1.itm                 
                                                                                                            INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0).itm                   
    INNER_LOOP:b:nor.itm                                                       1         Y           Y      INNER_LOOP:b:nor.itm                                              
    INNER_LOOP:upper:acc.psp#10(8:0)#1.sva(0)                                  1                            INNER_LOOP:upper:acc.psp#10(8:0)#1.sva(0)                         
    INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.psp#10(8:0)#1)(0)#2.itm          1         Y           Y      INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.psp#10(8:0)#1)(0)#2.itm 
                                                                                                            INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.psp#10(8:0)#1)(0)#3.itm 
    reg(xt:rsc.triosy:obj.ld).cse                                              1                            reg(xt:rsc.triosy:obj.ld).cse                                     
    reg(yt:rsc.@.cgo).cse                                                      1                            reg(yt:rsc.@.cgo).cse                                             
    s(0).sva                                                                   1                            s(0).sva                                                          
    s(1).sva                                                                   1         Y           Y      s(1).sva                                                          
    s(2).sva                                                                   1         Y           Y      s(2).sva                                                          
    s(3).sva                                                                   1         Y           Y      s(3).sva                                                          
    s(4).sva                                                                   1         Y           Y      s(4).sva                                                          
    s(5).sva                                                                   1         Y           Y      s(5).sva                                                          
    s(6).sva                                                                   1         Y           Y      s(6).sva                                                          
    s(7).sva                                                                   1         Y           Y      s(7).sva                                                          
    s(8).sva                                                                   1         Y           Y      s(8).sva                                                          
    s(9).sva                                                                   1         Y           Y      s(9).sva                                                          
    x(1).sva                                                                   1         Y           Y      x(1).sva                                                          
    x(3).sva                                                                   1         Y           Y      x(3).sva                                                          
    y(1).sva                                                                   1         Y           Y      y(1).sva                                                          
    y(3).sva                                                                   1         Y           Y      y(3).sva                                                          
                                                                                                                                                                              
    Total:                                                                  1006            674         674 (Total Gating Ratio: 0.67, CG Opt Gating Ratio: 0.67)             
    
  Timing Report
    Critical Path
      Max Delay:  14.942008
      Slack:      0.05799200000000049
      
      Path                                                                        Startpoint                                                            Endpoint                                                     Delay   Slack   
      --------------------------------------------------------------------------- --------------------------------------------------------------------- ------------------------------------------------------------ ------- -------
      1                                                                           stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                       stockham_DIT:core:wait_dp/reg(INNER_LOOP-1:b:rem:cmp.z.oreg) 14.9420 0.0580  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                           mgc_reg_pos_128_0_0_0_0_0_0                                                                                                        0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.a                                                                                                                                                                   0.0000  0.3200  
        stockham_DIT/INNER_LOOP-1:b:rem:cmp.a                                                                                                                                                                        0.0000  0.3200  
        stockham_DIT/INNER_LOOP-1:b:rem:cmp                                       mgc_rem_128_64_0                                                                                                                   14.6220 14.9420 
        stockham_DIT/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                        0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                   0.0000  14.9420 
        stockham_DIT:core:wait_dp/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                           0.0000  14.9420 
        stockham_DIT:core:wait_dp/reg(INNER_LOOP-1:b:rem:cmp.z.oreg)              mgc_reg_pos_64_0_0_0_0_0_0                                                                                                         0.0000  14.9420 
                                                                                                                                                                                                                                     
      2                                                                           stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.b(63:0)) stockham_DIT:core:wait_dp/reg(INNER_LOOP-1:b:rem:cmp.z.oreg) 14.9420 0.0580  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.b(63:0))     mgc_reg_pos_64_0_0_0_0_0_0                                                                                                         0.3200  0.3200  
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.b(63:0)).cse                                                                                                                                    0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:asn(INNER_LOOP-1:b:rem:cmp.b)                                                                                                                                                 0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.b                                                                                                                                                                   0.0000  0.3200  
        stockham_DIT/INNER_LOOP-1:b:rem:cmp.b                                                                                                                                                                        0.0000  0.3200  
        stockham_DIT/INNER_LOOP-1:b:rem:cmp                                       mgc_rem_128_64_0                                                                                                                   14.6220 14.9420 
        stockham_DIT/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                        0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                   0.0000  14.9420 
        stockham_DIT:core:wait_dp/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                           0.0000  14.9420 
        stockham_DIT:core:wait_dp/reg(INNER_LOOP-1:b:rem:cmp.z.oreg)              mgc_reg_pos_64_0_0_0_0_0_0                                                                                                         0.0000  14.9420 
                                                                                                                                                                                                                                     
      3                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(1)#50                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(1)#50.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/not#210                                                 mgc_not_1                                                                                                                          0.0000  0.0000  
        stockham_DIT:core/not#210.itm                                                                                                                                                                                0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux                                        mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                       0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)                                                                                                                                                             0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0).itm                                                                                                                                                         0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-2:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-2:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                             mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      4                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(1)#50                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(1)#50.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/not#210                                                 mgc_not_1                                                                                                                          0.0000  0.0000  
        stockham_DIT:core/not#210.itm                                                                                                                                                                                0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux                                        mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux.itm                                                                                                                                                                       0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      5                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(1)#50                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(1)#50.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/not#210                                                 mgc_not_1                                                                                                                          0.0000  0.0000  
        stockham_DIT:core/not#210.itm                                                                                                                                                                                0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux#4                                      mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux#4.itm                                                                                                                                                                     0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      6                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(3)#35                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(3)#35.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux#4                                      mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux#4.itm                                                                                                                                                                     0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      7                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(2)#46                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(2)#46.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux#4                                      mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux#4.itm                                                                                                                                                                     0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      8                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(0)#42                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(0)#42.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux#4                                      mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux#4.itm                                                                                                                                                                     0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      9                                                                           stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(6)#47                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(6)#47.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux#4                                      mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux#4.itm                                                                                                                                                                     0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      10                                                                          stockham_DIT:core/stockham_DIT:core_core:fsm:inst                     stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)              11.9211 3.0789  
                                                                                                                                                                                                                                     
        Instance                                                                  Component                                                                                                                          Delta   Delay   
        --------                                                                  ---------                                                                                                                          -----   -----   
        stockham_DIT:core/stockham_DIT:core_core:fsm:inst                         stockham_DIT:core_core:fsm                                                                                                         0.0000  0.0000  
        stockham_DIT:core/fsm_output                                                                                                                                                                                 0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(5)#44                                                                                                                                                                      0.0000  0.0000  
        stockham_DIT:core/slc(fsm_output)(5)#44.itm                                                                                                                                                                  0.0000  0.0000  
        stockham_DIT:core/nor#45                                                  mgc_nor_1_7                                                                                                                        1.1000  1.1000  
        stockham_DIT:core/and.dcpl#137                                                                                                                                                                               0.0000  1.1000  
        stockham_DIT:core/INNER_LOOP:b:mux#4                                      mgc_mux_64_1_2                                                                                                                     0.0800  1.1800  
        stockham_DIT:core/INNER_LOOP:b:mux#4.itm                                                                                                                                                                     0.0000  1.1800  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                   mgc_mul_64_0_64_0_128                                                                                                              9.7061  10.8861 
        stockham_DIT:core/z.out#2                                                                                                                                                                                    0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1                                                                                                                                                           0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#2)(9-0)#1.itm                                                                                                                                                       0.0000  10.8861 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1                           mgc_addc_10_0_10_0_10                                                                                                              1.0350  11.9211 
        stockham_DIT:core/INNER_LOOP-1:INNER_LOOP:acc#1.itm                                                                                                                                                          0.0000  11.9211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                           mgc_reg_pos_10_0_0_0_0_1_1                                                                                                         0.0000  11.9211 
                                                                                                                                                                                                                                     
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 15.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                             Port                                                                      Slack (Delay) Messages 
      ------------------------------------------------------------------------------------ ----------------------------------------------------------------------- ------- ------- --------
      stockham_DIT:core/reg(s(0))                                                          s:s:and#2.itm                                                           12.7200  2.2800          
      stockham_DIT:core/reg(p)                                                             p:rsci.idat                                                             15.0000  0.0000          
      stockham_DIT:core/reg(OUTER_LOOP:nn(3:0))                                            OUTER_LOOP:nn:OUTER_LOOP:nn:mux.itm                                     11.1500  3.8500          
      stockham_DIT:core/reg(x(3))                                                          s:s:or.itm                                                              12.8000  2.2000          
      stockham_DIT:core/reg(x(1))                                                          s:s:and.itm                                                             12.8000  2.2000          
      stockham_DIT:core/reg(y(1))                                                          s:s:or#1.itm                                                            12.8000  2.2000          
      stockham_DIT:core/reg(y(3))                                                          s:s:and#1.itm                                                           12.8000  2.2000          
      stockham_DIT:core/reg(s(9))                                                          s:s:s:s:not.itm                                                         13.3500  1.6500          
      stockham_DIT:core/reg(s(8))                                                          s:s:s:and#7.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(7))                                                          s:s:s:and#6.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(6))                                                          s:s:s:and#5.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(5))                                                          s:s:s:and#4.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(4))                                                          s:s:s:and#3.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(3))                                                          s:s:s:and#2.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(2))                                                          s:s:s:and#1.itm                                                         12.8000  2.2000          
      stockham_DIT:core/reg(s(1))                                                          s:s:s:and.itm                                                           12.8000  2.2000          
      stockham_DIT:core/reg(yt:rsc.@.cgo)                                                  mux#22.rmff                                                             12.7900  2.2100          
      stockham_DIT:core/reg(xt:rsc.triosy:obj.ld)                                          and#66.itm                                                               9.7500  5.2500          
      stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.a(63:0))                INNER_LOOP:mux1h.itm                                                    12.2850  2.7150          
      stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev:result:rem:cmp.b(63:0))                p.sva                                                                   11.1750  3.8250          
      stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                      INNER_LOOP:b:mux1h.itm                                                   3.5639 11.4361          
      stockham_DIT:core/reg(drf(y).smx.lpi#3.dfm)                                          INNER_LOOP:b:INNER_LOOP:b:INNER_LOOP:b:mux.itm                          12.5200  2.4800          
      stockham_DIT:core/reg(OUTER_LOOP:acc#2)                                              shift:shift:mux.itm                                                     11.1500  3.8500          
      stockham_DIT:core/reg(OUTER_LOOP:m:lshift.psp)                                       OUTER_LOOP:m:slc(z.out#4)(8-0).itm                                       7.5200  7.4800          
      stockham_DIT:core/reg(INNER_LOOP-1:upper:and.psp)                                    INNER_LOOP:t:INNER_LOOP:t:and.itm                                       10.0500  4.9500          
      stockham_DIT:core/reg(INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#1)                 INNER_LOOP:q:slc(INNER_LOOP-1:q:and.psp.sva#1)(0).itm                   10.6800  4.3200          
      stockham_DIT:core/reg(INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.psp#10(8:0)#1)(0)#2) INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.psp#10(8:0)#1.sva#1)(0).itm   11.2300  3.7700          
      stockham_DIT:core/reg(INNER_LOOP:upper:acc.psp#10(8:0)#1)                            INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.psp#10(8:0)#1.sva#1)(0)#1.itm 11.2300  3.7700          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp#2)                                        INNER_LOOP:a:acc.itm                                                     9.6750  5.3250          
      stockham_DIT:core/reg(INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp)          INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-1).psp.sva#1               8.6400  6.3600          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                                      INNER_LOOP-1:INNER_LOOP:acc#1.itm                                        3.0789 11.9211          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp)                                          INNER_LOOP-2:a:acc.itm                                                   9.6600  5.3400          
      stockham_DIT:core/reg(pref:y.idx.pref(9:0))                                          INNER_LOOP-2:b:INNER_LOOP:b:acc.itm                                      8.6100  6.3900          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                                        INNER_LOOP-2:INNER_LOOP:acc#1.itm                                        3.0789 11.9211          
      stockham_DIT:core/reg(INNER_LOOP:slc(INNER_LOOP-2:acc#6)(9-1).psp)                   INNER_LOOP:slc(INNER_LOOP-2:INNER_LOOP:acc.itm                          13.6750  1.3250          
      stockham_DIT:core/reg(INNER_LOOP:b:nor)                                              INNER_LOOP:b:nor.itm#2                                                  13.5800  1.4200          
      stockham_DIT:core/reg(INNER_LOOP:w:asn#3)                                            twiddle:rsci.qb_d                                                       12.6000  2.4000          
      stockham_DIT:core/reg(INNER_LOOP-1:b:mul.mut)                                        z.out#2                                                                  3.0789 11.9211          
      stockham_DIT:core/reg(INNER_LOOP-1:acc#2.psp)                                        INNER_LOOP:a:mux1h#8.itm                                                 4.2054 10.7946          
      stockham_DIT:core/reg(INNER_LOOP-1:acc#5)                                            z.out#1                                                                  4.2054 10.7946          
      stockham_DIT:core/reg(INNER_LOOP-2:b:mul.mut)                                        z.out#2                                                                  3.0789 11.9211          
      stockham_DIT:core:wait_dp/reg(INNER_LOOP-1:b:rem:cmp.z.oreg)                         INNER_LOOP-1:b:rem:cmp.z                                                 0.0580 14.9420          
      stockham_DIT                                                                         xt:rsc.adra                                                              6.6400  8.3600          
      stockham_DIT                                                                         xt:rsc.da                                                                5.1254  9.8746          
      stockham_DIT                                                                         xt:rsc.wea                                                              13.2400  1.7600          
      stockham_DIT                                                                         xt:rsc.triosy.lz                                                        14.6800  0.3200          
      stockham_DIT                                                                         p:rsc.triosy.lz                                                         14.6800  0.3200          
      stockham_DIT                                                                         g:rsc.triosy.lz                                                         14.6800  0.3200          
      stockham_DIT                                                                         twiddle:rsc.adrb                                                         7.0200  7.9800          
      stockham_DIT                                                                         twiddle:rsc.triosy.lz                                                   14.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     6 
    -                   8     1 
    -                  64     2 
    -                   3     1 
    -                  10     4 
    and                         
    -                   8     3 
    -                   1    87 
    lshift                      
    -                  10     1 
    mul                         
    -                 128     1 
    mux                         
    -                   8     3 
    -                  64     7 
    -                   4     3 
    -                   1    37 
    mux1h                       
    -                   9     3 
    -                  64     2 
    -                   3     1 
    -                 128     1 
    -                   1     3 
    nand                        
    -                   1     3 
    nor                         
    -                   1    35 
    not                         
    -                   8     1 
    -                  64     1 
    -                   1    88 
    or                          
    -                   1    38 
    read_port                   
    -                  64     1 
    read_sync                   
    -                   0     4 
    reg                         
    -                   9     4 
    -                   8     2 
    -                  64     8 
    -                   4     2 
    -                 128     3 
    -                  10     3 
    -                   1    20 
    rem                         
    -                  65     1 
    -                  64     1 
    rshift                      
    -                   8     1 
    write_ram                   
    -                   0     1 
    xnor                        
    -                   1     2 
    xor                         
    -                   1     3 
    
  End of Report
