<profile>

<section name = "Vitis HLS Report for 'delta_encoding'" level="0">
<item name = "Date">Sat Jan 24 12:39:32 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">snn_delta_encoding</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">59612, 59612, 0.596 ms, 0.596 ms, 59613, 59613, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_delta_encoding_Pipeline_INIT_LOOP_fu_132">delta_encoding_Pipeline_INIT_LOOP, 786, 786, 7.860 us, 7.860 us, 785, 785, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152">delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, 58823, 58823, 0.588 ms, 0.588 ms, 58803, 58803, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 6, 3034, 3602, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 590, -</column>
<column name="Register">-, -, 282, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 2, 3, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 252, 424, 0</column>
<column name="grp_delta_encoding_Pipeline_INIT_LOOP_fu_132">delta_encoding_Pipeline_INIT_LOOP, 0, 0, 12, 53, 0</column>
<column name="grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152">delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, 0, 6, 1946, 2402, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 824, 723, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="integrator_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_1_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_2_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_3_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_4_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_5_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_6_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
<column name="integrator_7_U">integrator_RAM_AUTO_1R1W, 1, 0, 0, 0, 98, 32, 1, 3136</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xor_val_fu_198_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="integrator_1_address0">14, 3, 7, 21</column>
<column name="integrator_1_ce0">14, 3, 1, 3</column>
<column name="integrator_1_ce1">9, 2, 1, 2</column>
<column name="integrator_1_d0">14, 3, 32, 96</column>
<column name="integrator_1_we0">14, 3, 1, 3</column>
<column name="integrator_2_address0">14, 3, 7, 21</column>
<column name="integrator_2_ce0">14, 3, 1, 3</column>
<column name="integrator_2_ce1">9, 2, 1, 2</column>
<column name="integrator_2_d0">14, 3, 32, 96</column>
<column name="integrator_2_we0">14, 3, 1, 3</column>
<column name="integrator_3_address0">14, 3, 7, 21</column>
<column name="integrator_3_ce0">14, 3, 1, 3</column>
<column name="integrator_3_ce1">9, 2, 1, 2</column>
<column name="integrator_3_d0">14, 3, 32, 96</column>
<column name="integrator_3_we0">14, 3, 1, 3</column>
<column name="integrator_4_address0">14, 3, 7, 21</column>
<column name="integrator_4_ce0">14, 3, 1, 3</column>
<column name="integrator_4_ce1">9, 2, 1, 2</column>
<column name="integrator_4_d0">14, 3, 32, 96</column>
<column name="integrator_4_we0">14, 3, 1, 3</column>
<column name="integrator_5_address0">14, 3, 7, 21</column>
<column name="integrator_5_ce0">14, 3, 1, 3</column>
<column name="integrator_5_ce1">9, 2, 1, 2</column>
<column name="integrator_5_d0">14, 3, 32, 96</column>
<column name="integrator_5_we0">14, 3, 1, 3</column>
<column name="integrator_6_address0">14, 3, 7, 21</column>
<column name="integrator_6_ce0">14, 3, 1, 3</column>
<column name="integrator_6_ce1">9, 2, 1, 2</column>
<column name="integrator_6_d0">14, 3, 32, 96</column>
<column name="integrator_6_we0">14, 3, 1, 3</column>
<column name="integrator_7_address0">14, 3, 7, 21</column>
<column name="integrator_7_ce0">14, 3, 1, 3</column>
<column name="integrator_7_ce1">9, 2, 1, 2</column>
<column name="integrator_7_d0">14, 3, 32, 96</column>
<column name="integrator_7_we0">14, 3, 1, 3</column>
<column name="integrator_address0">14, 3, 7, 21</column>
<column name="integrator_ce0">14, 3, 1, 3</column>
<column name="integrator_ce1">9, 2, 1, 2</column>
<column name="integrator_d0">14, 3, 32, 96</column>
<column name="integrator_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="empty_34_reg_248">23, 0, 23, 0</column>
<column name="empty_reg_243">31, 0, 31, 0</column>
<column name="grp_delta_encoding_Pipeline_INIT_LOOP_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="leak_read_reg_228">32, 0, 32, 0</column>
<column name="p_cast_reg_258">62, 0, 62, 0</column>
<column name="spikes_read_reg_238">64, 0, 64, 0</column>
<column name="sub1_reg_253">32, 0, 32, 0</column>
<column name="threshold_read_reg_233">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, delta_encoding, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, delta_encoding, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, delta_encoding, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
