# Muthu Adithya Ramnarayanan

[â¬‡ï¸ Download My Resume (PDF)](MyResume.pdf)

## Headline
MS Electrical and Computer Engineering student advancing RISC-V compute, FPGA-accelerated graph intelligence, and production ML systems that bridge silicon and software.

## Education
- **Georgia Institute of Technology** â€” M.S. Electrical and Computer Engineering (Aug 2024 â€“ Dec 2026), Atlanta, GA
- **University of Wisconsinâ€“Madison** â€” B.S. Computer Engineering (Aug 2021 â€“ May 2024), Madison, WI

## Experience
- **Tenstorrent â€” RISC-V Cores Intern (Jan 2025 â€“ Aug 2025, Austin, TX)**
  - Brought up the Ascalon single-core design on an emulation platform while optimizing hardware resource utilization.
  - Built a custom Linux kernel with OpenSBI and UART polling to accelerate bring-up of embedded workloads.
  - Tuned DOOM rendering pipelines in C++ with frame-buffer and memory-efficient data structures for higher FPS on constrained systems.
  - Authored C++/SystemVerilog testbenches that validated customer memory subsystems and uncovered pre-silicon bugs.
- **Georgia Institute of Technology â€” Researcher (Sept 2024 â€“ Jan 2025, Atlanta, GA)**
  - Enhanced GNNBuilder to convert graph neural networks into FPGA implementations that deliver higher inference throughput.
  - Profiled and debugged Xilinx Vitis HLS designs to eliminate deadlocks, caching faults, and logic bottlenecks.
  - Experimented with pipelining, caching, and out-of-order execution strategies to accelerate state-of-the-art GNN workloads.
- **Elvo AI â€” Software Engineer (Sept 2024 â€“ Jan 2025, San Francisco, CA)**
  - Architected and delivered an AWS-backed infrastructure stack with secure auth, observability, and autoscaling foundations.
  - Delivered the initial Next.js product experience, then rebuilt it as a mobile-first Expo application with shared component libraries.
  - Designed ML pipelines and automated agentic workflows that improved operational efficiency by 30%.
- **University of Wisconsinâ€“Madison â€” Undergraduate Student Researcher (Mar 2023 â€“ May 2024, Madison, WI)**
  - Built a 10 MHz (Â±25 Hz) digital modulator/demodulator for an IARPA-sponsored communications project.
  - Implemented pipelined ASK, BPSK, and MFSK hardware modulation targeting RF antenna systems.
  - Hardened FPGA designs for tighter clock stability and delivered higher-fidelity digital PWM control.

## Projects
- **Embedded ML Inference System (May 2024 â€“ Aug 2024)** â€” Designed a custom SystemVerilog RISC-V CPU with ML-specific instructions, integrated camera/peripheral drivers, and achieved a 30% Imagenet inference speedup over a baseline core.

## Technical Skills
- **Languages:** SystemVerilog, Embedded C, C/C++, CUDA, Python, Java, Bazel
- **Tools:** UVM, FreeRTOS, git, gdb, Bash, Cadence Virtuoso, Synopsys ICC, Questa, Quartus, Xilinx Vitis HLS
- **Coursework:** Generative & Geometric Deep Learning, Computer Architecture, VLSI, Digital System Design & Synthesis, Embedded Systems, Parallel Programming, Operating Systems, Matrix Methods in ML, Artificial Neural Networks

## Contact
- ğŸ“§ [rmadith@gmail.com](mailto:rmadith@gmail.com)
- ğŸ”— [LinkedIn](https://linkedin.com/in/muthuadithya)
- ğŸ’» [GitHub](https://github.com/rmadith)
- ğŸš€ [Devpost](https://devpost.com/rmadith)
- ğŸ“ Atlanta, GA
