--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 2.131 ns
From           : clk
To             : Ron:inst6|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
From Clock     : --
To Clock       : start/stop
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 26.054 ns
From           : control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]
To             : changeState
From Clock     : start/stop
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 16.213 ns
From           : clk
To             : ronCLk
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 15.189 ns
From           : start/stop
To             : ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 43.41 MHz ( period = 23.038 ns )
From           : control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]
To             : memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'start/stop'
Slack          : N/A
Required Time  : None
Actual Time    : 43.73 MHz ( period = 22.866 ns )
From           : control:inst8|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]
To             : memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2
From Clock     : start/stop
To Clock       : start/stop
Failed Paths   : 0

Type           : Clock Hold: 'start/stop'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]
To             : control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]
From Clock     : start/stop
To Clock       : start/stop
Failed Paths   : 489

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]
To             : control:inst8|CommandDecoder:inst1|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 489

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 978

--------------------------------------------------------------------------------------

