<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>M03/un1_incont_11</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>clkr0_c</Dynamic>
            <Dynamic>Secondary</Dynamic>
            <Dynamic>clkr0</Dynamic>
            <Dynamic>84</Dynamic>
            <Dynamic>Secondary</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=M03/un1_incont_10 loads=1 clock_loads=1
   Signal=M03/un1_incont_12 loads=1 clock_loads=1
   Signal=M03/un1_incont_13 loads=1 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=M03/un1_incont_10 loads=1 clock_loads=1
   Signal=M03/un1_incont_12 loads=1 clock_loads=1
   Signal=M03/un1_incont_13 loads=1 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>M01/U1/un1_sdiv_cry_19_0_COUT</Dynamic>
            <Navigation>M01/U1/un1_sdiv_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>M01/U1/un1_sdiv_cry_0_0_S0</Dynamic>
            <Navigation>M01/U1/un1_sdiv_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>M01/U0/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>M01/U0/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|All reachable assignments to outbcd(0) assign '0'; register removed by optimization</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to outbcd(0) assign '0'; register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|All reachable assignments to outbcd(2) assign '0'; register removed by optimization</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to outbcd(2) assign '0'; register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|All reachable assignments to outbcd(5) assign '0'; register removed by optimization</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to outbcd(5) assign '0'; register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL111 :&quot;C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|All reachable assignments to outbcd(6) assign '0'; register removed by optimization</Dynamic>
            <Navigation>CL111</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to outbcd(6) assign '0'; register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Latch generated from process for signal outbcd(6 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Latch generated from process for signal outbcd(6 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD277 :&quot;C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\packagediv00.vhdl&quot;:23:7:23:13|Port direction mismatch between component and entity</Dynamic>
            <Navigation>CD277</Navigation>
            <Navigation>C:\Users\Gabriela\Desktop\Practicas\palabra00\palabra00\source\packagediv00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>7</Navigation>
            <Navigation>23</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Port direction mismatch between component and entity</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.6_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Found signal identified as System clock which controls 3 sequential elements including M03.outbcd_1[4].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found signal identified as System clock which controls 3 sequential elements including M03.outbcd_1[4].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\cring00.vhdl&quot;:18:2:18:3|Found inferred clock topword00|clkr0 which controls 8 sequential elements including MO2.outr[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\cring00.vhdl</Navigation>
            <Navigation>18</Navigation>
            <Navigation>2</Navigation>
            <Navigation>18</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock topword00|clkr0 which controls 8 sequential elements including MO2.outr[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\div0.vhdl&quot;:20:5:20:6|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including M01.U1.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\div0.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>20</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including M01.U1.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_10 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT462 :&quot;c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl&quot;:17:2:17:5|Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency.</Dynamic>
            <Navigation>MT462</Navigation>
            <Navigation>c:\users\gabriela\desktop\practicas\palabra00\palabra00\source\mux00.vhdl</Navigation>
            <Navigation>17</Navigation>
            <Navigation>2</Navigation>
            <Navigation>17</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Net M03.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock topword00|clkr0 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clkr0&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock topword00|clkr0 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:clkr0&quot;</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:M01.U0.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:M01.U0.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>