cocci_test_suite() {
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 980 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 979 */;
	uint64_t cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 964 */;
	const char *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 909 */[16];
	u32 cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 872 */;
	void cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 870 */;
	void *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 857 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 857 */;
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 817 */;
	struct msm_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 817 */;
	uint32_t *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 52 */;
	struct msm_gem_object *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 51 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 315 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 25 */;
	const struct {
		u32 offset;
		u32 value;
	} cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 214 */[];
	void cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 17 */(struct msm_gpu *gpu);
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1461 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1450 */;
	struct nvmem_cell *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1441 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1439 */;
	const struct adreno_gpu_funcs cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1414 */;
	u64 cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1398 */;
	struct a5xx_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1391 */;
	struct adreno_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1390 */;
	struct msm_ringbuffer *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1388 */;
	struct drm_printer *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1348 */;
	struct a5xx_gpu_state cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1329 */;
	struct a5xx_gpu_state *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1328 */;
	struct msm_gpu_state cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1327 */;
	struct msm_gpu_state *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1326 */;
	struct kref *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1324 */;
	u64 *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1246 */;
	struct a5xx_crashdumper cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1244 */;
	const struct {
		u32 type;
		u32 regoffset;
		u32 count;
	} cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1219 */[];
	struct a5xx_crashdumper *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1185 */;
	int cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1184 */;
	struct a5xx_gpu_state {
		struct msm_gpu_state base;
		u32 *hlsqregs;
	} cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1179 */;
	struct a5xx_crashdumper {
		void *ptr;
		struct drm_gem_object *bo;
		u64 iova;
	} cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1173 */;
	uint64_t *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1165 */;
	struct msm_file_private *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 107 */;
	struct msm_gem_submit *cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 106 */;
	const u32 cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1056 */[];
	const u32 cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1045 */[REG_ADRENO_REGISTER_MAX];
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/adreno/a5xx_gpu.c 1007 */;
}
