\begin{center}
	\boxed{%
		\text{The pre-processing presented below assumes that }
		\left\{ \begin{array}{lcl}
			\isMacro                 _{i}      & = & 1 \\
			\mmuInstFlagMstoreEight  _{i}      & = & 1 \\
		\end{array} \right.
		}
\end{center}
We constrain the number of rows of the pre-processing and micro-instruction-writing phase:
\begin{enumerate}
	\item $\ppTotNT_{i} = 1$
	\item $\ppTotLZ_{i} = 0$
	\item $\ppTotRZ_{i} = 0$
\end{enumerate}
We advance to the actual pre-processing and micro-instruction-writing phases.
We deal with \mmuInstMstoreEight{}'s in a fixed number of rows.
This allows us to deal both with pre-processing and micro-instruction-writing from a single vantage point. 
\begin{description}
	\item[Preprocessing row $\bm{n^\circ 1}$:] 
		we impose that
		\[
			\callToEuc
			{i}{1}
			{\macroTgtOffsetLo_{i}}
			{\llarge}
		\]
		we define the following shorthands:
		\[
			\left\{ \begin{array}{lcl}
				\locTlo        & \define & \ppEucQuot   _{i + 1} \\
				\locTbo        & \define & \ppEucRem    _{i + 1} \\
			\end{array} \right.
		\]
	\item[Micro-instruction writing:]
		only one micro-instruction is required: 
		\[ \left\{ \begin{array}{lcl}		
			\microInst        _{i + \nppMmuInstMstoreEightValuePO} & = & \mmioInstLimbToRamOneTarget \\
			\microSize        _{i + \nppMmuInstMstoreEightValuePO} & = & 1                                 \\
			\microSlo         _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\
			\microSbo         _{i + \nppMmuInstMstoreEightValuePO} & = & \llargeMO                         \\
			\microTlo         _{i + \nppMmuInstMstoreEightValuePO} & = & \locTlo                           \\
			\microTbo         _{i + \nppMmuInstMstoreEightValuePO} & = & \locTbo                           \\
			\microLimb        _{i + \nppMmuInstMstoreEightValuePO} & = & \macroLimbTwo_{i}                 \\
			\microCns         _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\
			\microCnt         _{i + \nppMmuInstMstoreEightValuePO} & = & \macroTgtId_{i}                   \\
			\microSuccessBit  _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\
			\microExoSum      _{i + \nppMmuInstMstoreEightValuePO} & = & \rZero                            \\
			\microPhase       _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\
			\microIdOne       _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\
			\microIdTwo       _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\
			\microTotalSize   _{i + \nppMmuInstMstoreEightValuePO} & = & \nothing                          \\

		\end{array} \right.
		\]
\end{description}

