Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 18 16:50:49 2024
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  188         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (189)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (951)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (189)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_board (HIGH)

 There are 184 register/latch pins with no clock driven by root clock pin: clk_divider/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram_images/mono/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ram_images/mono/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (951)
--------------------------------------------------
 There are 951 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  965          inf        0.000                      0                  965           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           965 Endpoints
Min Delay           965 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.895ns  (logic 1.711ns (5.364%)  route 30.184ns (94.636%))
  Logic Levels:           9  (FDRE=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      23.392    23.848    ram_images/read_address_reg[3]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.124    23.972 r  ram_images/g563_b1/O
                         net (fo=1, routed)           0.655    24.627    ram_images/g563_b1_n_0
    SLICE_X9Y89          LUT5 (Prop_lut5_I0_O)        0.124    24.751 r  ram_images/vga_blue_o[1]_i_365/O
                         net (fo=1, routed)           0.000    24.751    ram_images/vga_blue_o[1]_i_365_n_0
    SLICE_X9Y89          MUXF7 (Prop_muxf7_I0_O)      0.212    24.963 r  ram_images/vga_blue_o_reg[1]_i_128/O
                         net (fo=1, routed)           0.942    25.905    ram_images/vga_blue_o_reg[1]_i_128_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.299    26.204 r  ram_images/vga_blue_o[1]_i_41/O
                         net (fo=1, routed)           0.979    27.183    ram_images/vga_blue_o[1]_i_41_n_0
    SLICE_X15Y92         LUT6 (Prop_lut6_I3_O)        0.124    27.307 r  ram_images/vga_blue_o[1]_i_12/O
                         net (fo=1, routed)           1.367    28.674    ram_images/vga_blue_o[1]_i_12_n_0
    SLICE_X32Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.798 r  ram_images/vga_blue_o[1]_i_4/O
                         net (fo=1, routed)           1.524    30.322    ram_images/vga_blue_o[1]_i_4_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I2_O)        0.124    30.446 r  ram_images/vga_blue_o[1]_i_2/O
                         net (fo=1, routed)           1.325    31.771    ram_images/read_data0[1]
    SLICE_X62Y118        LUT6 (Prop_lut6_I0_O)        0.124    31.895 r  ram_images/vga_blue_o[1]_i_1/O
                         net (fo=1, routed)           0.000    31.895    data[1]
    SLICE_X62Y118        FDRE                                         r  vga_blue_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.939ns  (logic 2.085ns (6.964%)  route 27.854ns (93.036%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      22.714    23.170    ram_images/read_address_reg[3]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.124    23.294 r  ram_images/g40_b6/O
                         net (fo=1, routed)           0.943    24.237    ram_images/g40_b6_n_0
    SLICE_X1Y135         LUT5 (Prop_lut5_I4_O)        0.124    24.361 r  ram_images/vga_green_o[2]_i_612/O
                         net (fo=1, routed)           0.000    24.361    ram_images/vga_green_o[2]_i_612_n_0
    SLICE_X1Y135         MUXF7 (Prop_muxf7_I0_O)      0.212    24.573 r  ram_images/vga_green_o_reg[2]_i_209/O
                         net (fo=1, routed)           0.000    24.573    ram_images/vga_green_o_reg[2]_i_209_n_0
    SLICE_X1Y135         MUXF8 (Prop_muxf8_I1_O)      0.094    24.667 r  ram_images/vga_green_o_reg[2]_i_73/O
                         net (fo=1, routed)           0.950    25.617    ram_images/vga_green_o_reg[2]_i_73_n_0
    SLICE_X3Y135         LUT6 (Prop_lut6_I1_O)        0.316    25.933 r  ram_images/vga_green_o[2]_i_23/O
                         net (fo=1, routed)           0.682    26.615    ram_images/vga_green_o[2]_i_23_n_0
    SLICE_X8Y133         LUT6 (Prop_lut6_I5_O)        0.124    26.739 r  ram_images/vga_green_o[2]_i_8/O
                         net (fo=1, routed)           1.604    28.342    ram_images/vga_green_o[2]_i_8_n_0
    SLICE_X33Y136        LUT6 (Prop_lut6_I5_O)        0.124    28.466 r  ram_images/vga_green_o[2]_i_3/O
                         net (fo=1, routed)           0.000    28.466    ram_images/vga_green_o[2]_i_3_n_0
    SLICE_X33Y136        MUXF7 (Prop_muxf7_I0_O)      0.212    28.678 r  ram_images/vga_green_o_reg[2]_i_2/O
                         net (fo=1, routed)           0.961    29.640    ram_images/read_data0[6]
    SLICE_X48Y132        LUT6 (Prop_lut6_I0_O)        0.299    29.939 r  ram_images/vga_green_o[2]_i_1/O
                         net (fo=1, routed)           0.000    29.939    data[6]
    SLICE_X48Y132        FDRE                                         r  vga_green_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.670ns  (logic 2.119ns (7.142%)  route 27.551ns (92.858%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  read_address_reg[3]/Q
                         net (fo=14980, routed)      22.833    23.289    ram_images/read_address_reg[3]
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.124    23.413 r  ram_images/g433_b9/O
                         net (fo=1, routed)           0.000    23.413    ram_images/g433_b9_n_0
    SLICE_X2Y117         MUXF7 (Prop_muxf7_I1_O)      0.247    23.660 r  ram_images/vga_red_o_reg[1]_i_744/O
                         net (fo=1, routed)           0.956    24.616    ram_images/vga_red_o_reg[1]_i_744_n_0
    SLICE_X4Y117         LUT6 (Prop_lut6_I5_O)        0.298    24.914 r  ram_images/vga_red_o[1]_i_425/O
                         net (fo=1, routed)           0.000    24.914    ram_images/vga_red_o[1]_i_425_n_0
    SLICE_X4Y117         MUXF7 (Prop_muxf7_I0_O)      0.212    25.126 r  ram_images/vga_red_o_reg[1]_i_144/O
                         net (fo=1, routed)           0.000    25.126    ram_images/vga_red_o_reg[1]_i_144_n_0
    SLICE_X4Y117         MUXF8 (Prop_muxf8_I1_O)      0.094    25.220 r  ram_images/vga_red_o_reg[1]_i_45/O
                         net (fo=1, routed)           0.869    26.089    ram_images/vga_red_o_reg[1]_i_45_n_0
    SLICE_X10Y120        LUT6 (Prop_lut6_I3_O)        0.316    26.405 r  ram_images/vga_red_o[1]_i_13/O
                         net (fo=1, routed)           0.750    27.155    ram_images/vga_red_o[1]_i_13_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I0_O)        0.124    27.279 r  ram_images/vga_red_o[1]_i_5/O
                         net (fo=1, routed)           1.478    28.757    ram_images/vga_red_o[1]_i_5_n_0
    SLICE_X41Y130        LUT5 (Prop_lut5_I4_O)        0.124    28.881 r  ram_images/vga_red_o[1]_i_2/O
                         net (fo=1, routed)           0.665    29.546    ram_images/read_data0[9]
    SLICE_X41Y130        LUT6 (Prop_lut6_I0_O)        0.124    29.670 r  ram_images/vga_red_o[1]_i_1/O
                         net (fo=1, routed)           0.000    29.670    data[9]
    SLICE_X41Y130        FDRE                                         r  vga_red_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.358ns  (logic 2.427ns (8.267%)  route 26.931ns (91.733%))
  Logic Levels:           10  (FDRE=1 LUT6=6 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      21.786    22.242    ram_images/read_address_reg[3]
    SLICE_X6Y107         LUT6 (Prop_lut6_I3_O)        0.124    22.366 r  ram_images/g735_b10/O
                         net (fo=1, routed)           0.000    22.366    ram_images/g735_b10_n_0
    SLICE_X6Y107         MUXF7 (Prop_muxf7_I1_O)      0.247    22.613 r  ram_images/vga_red_o_reg[2]_i_423/O
                         net (fo=1, routed)           0.804    23.417    ram_images/vga_red_o_reg[2]_i_423_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I0_O)        0.298    23.715 r  ram_images/vga_red_o[2]_i_140/O
                         net (fo=1, routed)           0.799    24.514    ram_images/vga_red_o[2]_i_140_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I0_O)        0.124    24.638 r  ram_images/vga_red_o[2]_i_45/O
                         net (fo=1, routed)           1.066    25.704    ram_images/vga_red_o[2]_i_45_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I1_O)        0.124    25.828 r  ram_images/vga_red_o[2]_i_15/O
                         net (fo=1, routed)           0.000    25.828    ram_images/vga_red_o[2]_i_15_n_0
    SLICE_X13Y110        MUXF7 (Prop_muxf7_I1_O)      0.245    26.073 r  ram_images/vga_red_o_reg[2]_i_6/O
                         net (fo=1, routed)           1.157    27.230    ram_images/vga_red_o_reg[2]_i_6_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.298    27.528 r  ram_images/vga_red_o[2]_i_3/O
                         net (fo=1, routed)           0.000    27.528    ram_images/vga_red_o[2]_i_3_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    27.740 r  ram_images/vga_red_o_reg[2]_i_2/O
                         net (fo=1, routed)           1.319    29.059    ram_images/read_data0[10]
    SLICE_X51Y112        LUT6 (Prop_lut6_I0_O)        0.299    29.358 r  ram_images/vga_red_o[2]_i_1/O
                         net (fo=1, routed)           0.000    29.358    data[10]
    SLICE_X51Y112        FDRE                                         r  vga_red_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.261ns  (logic 1.711ns (6.276%)  route 25.550ns (93.724%))
  Logic Levels:           9  (FDRE=1 LUT5=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[1]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[1]/Q
                         net (fo=14688, routed)      18.408    18.864    ram_images/read_address_reg[1]
    SLICE_X13Y154        LUT6 (Prop_lut6_I1_O)        0.124    18.988 r  ram_images/g985_b5/O
                         net (fo=1, routed)           0.948    19.936    ram_images/g985_b5_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I3_O)        0.124    20.060 r  ram_images/vga_green_o[1]_i_311/O
                         net (fo=1, routed)           0.000    20.060    ram_images/vga_green_o[1]_i_311_n_0
    SLICE_X13Y155        MUXF7 (Prop_muxf7_I0_O)      0.212    20.272 r  ram_images/vga_green_o_reg[1]_i_101/O
                         net (fo=1, routed)           0.976    21.248    ram_images/vga_green_o_reg[1]_i_101_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I0_O)        0.299    21.547 r  ram_images/vga_green_o[1]_i_30/O
                         net (fo=1, routed)           0.994    22.541    ram_images/vga_green_o[1]_i_30_n_0
    SLICE_X14Y156        LUT6 (Prop_lut6_I1_O)        0.124    22.665 r  ram_images/vga_green_o[1]_i_9/O
                         net (fo=1, routed)           1.133    23.797    ram_images/vga_green_o[1]_i_9_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I0_O)        0.124    23.921 r  ram_images/vga_green_o[1]_i_4/O
                         net (fo=1, routed)           1.293    25.214    ram_images/vga_green_o[1]_i_4_n_0
    SLICE_X53Y147        LUT5 (Prop_lut5_I2_O)        0.124    25.338 r  ram_images/vga_green_o[1]_i_2/O
                         net (fo=1, routed)           1.799    27.137    ram_images/read_data0[5]
    SLICE_X62Y132        LUT6 (Prop_lut6_I0_O)        0.124    27.261 r  ram_images/vga_green_o[1]_i_1/O
                         net (fo=1, routed)           0.000    27.261    data[5]
    SLICE_X62Y132        FDRE                                         r  vga_green_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.324ns  (logic 2.450ns (9.307%)  route 23.874ns (90.693%))
  Logic Levels:           10  (FDRE=1 LUT6=6 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      18.092    18.548    ram_images/read_address_reg[3]
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.124    18.672 r  ram_images/g143_b11/O
                         net (fo=1, routed)           0.000    18.672    ram_images/g143_b11_n_0
    SLICE_X29Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    18.917 r  ram_images/vga_red_o_reg[3]_i_579/O
                         net (fo=1, routed)           0.646    19.564    ram_images/vga_red_o_reg[3]_i_579_n_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.298    19.862 r  ram_images/vga_red_o[3]_i_205/O
                         net (fo=1, routed)           0.000    19.862    ram_images/vga_red_o[3]_i_205_n_0
    SLICE_X28Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    20.107 r  ram_images/vga_red_o_reg[3]_i_77/O
                         net (fo=1, routed)           1.250    21.356    ram_images/vga_red_o_reg[3]_i_77_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.298    21.654 r  ram_images/vga_red_o[3]_i_33/O
                         net (fo=1, routed)           0.999    22.653    ram_images/vga_red_o[3]_i_33_n_0
    SLICE_X33Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.777 r  ram_images/vga_red_o[3]_i_22/O
                         net (fo=1, routed)           0.980    23.758    ram_images/vga_red_o[3]_i_22_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    23.882 r  ram_images/vga_red_o[3]_i_17/O
                         net (fo=1, routed)           0.000    23.882    ram_images/vga_red_o[3]_i_17_n_0
    SLICE_X41Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  ram_images/vga_red_o_reg[3]_i_8/O
                         net (fo=1, routed)           1.906    26.026    ram_images/read_data0[11]
    SLICE_X63Y111        LUT6 (Prop_lut6_I0_O)        0.298    26.324 r  ram_images/vga_red_o[3]_i_2/O
                         net (fo=1, routed)           0.000    26.324    data[11]
    SLICE_X63Y111        FDRE                                         r  vga_red_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_blue_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.668ns  (logic 2.391ns (9.693%)  route 22.277ns (90.307%))
  Logic Levels:           10  (FDRE=1 LUT6=6 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      16.903    17.359    ram_images/read_address_reg[3]
    SLICE_X85Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.483 r  ram_images/g149_b0/O
                         net (fo=1, routed)           0.000    17.483    ram_images/g149_b0_n_0
    SLICE_X85Y72         MUXF7 (Prop_muxf7_I1_O)      0.217    17.700 r  ram_images/vga_blue_o_reg[0]_i_490/O
                         net (fo=1, routed)           0.559    18.259    ram_images/vga_blue_o_reg[0]_i_490_n_0
    SLICE_X85Y73         LUT6 (Prop_lut6_I1_O)        0.299    18.558 r  ram_images/vga_blue_o[0]_i_172/O
                         net (fo=1, routed)           0.000    18.558    ram_images/vga_blue_o[0]_i_172_n_0
    SLICE_X85Y73         MUXF7 (Prop_muxf7_I0_O)      0.238    18.796 r  ram_images/vga_blue_o_reg[0]_i_64/O
                         net (fo=1, routed)           0.800    19.595    ram_images/vga_blue_o_reg[0]_i_64_n_0
    SLICE_X84Y73         LUT6 (Prop_lut6_I3_O)        0.298    19.893 r  ram_images/vga_blue_o[0]_i_19/O
                         net (fo=1, routed)           1.180    21.073    ram_images/vga_blue_o[0]_i_19_n_0
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    21.197 r  ram_images/vga_blue_o[0]_i_8/O
                         net (fo=1, routed)           0.860    22.057    ram_images/vga_blue_o[0]_i_8_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I5_O)        0.124    22.181 r  ram_images/vga_blue_o[0]_i_3/O
                         net (fo=1, routed)           0.000    22.181    ram_images/vga_blue_o[0]_i_3_n_0
    SLICE_X75Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    22.393 r  ram_images/vga_blue_o_reg[0]_i_2/O
                         net (fo=1, routed)           1.976    24.369    ram_images/read_data0[0]
    SLICE_X72Y116        LUT6 (Prop_lut6_I0_O)        0.299    24.668 r  ram_images/vga_blue_o[0]_i_1/O
                         net (fo=1, routed)           0.000    24.668    data[0]
    SLICE_X72Y116        FDRE                                         r  vga_blue_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.502ns  (logic 1.743ns (7.417%)  route 21.759ns (92.583%))
  Logic Levels:           9  (FDRE=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      16.491    16.947    ram_images/read_address_reg[3]
    SLICE_X84Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.071 r  ram_images/g1278_b7/O
                         net (fo=1, routed)           0.500    17.571    ram_images/g1278_b7_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124    17.695 r  ram_images/vga_green_o[3]_i_238/O
                         net (fo=1, routed)           0.879    18.574    ram_images/vga_green_o[3]_i_238_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.124    18.698 r  ram_images/vga_green_o[3]_i_76/O
                         net (fo=1, routed)           0.658    19.356    ram_images/vga_green_o[3]_i_76_n_0
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    19.480 r  ram_images/vga_green_o[3]_i_26/O
                         net (fo=1, routed)           0.899    20.380    ram_images/vga_green_o[3]_i_26_n_0
    SLICE_X80Y139        LUT6 (Prop_lut6_I0_O)        0.124    20.504 r  ram_images/vga_green_o[3]_i_10/O
                         net (fo=1, routed)           1.267    21.771    ram_images/vga_green_o[3]_i_10_n_0
    SLICE_X68Y138        LUT6 (Prop_lut6_I2_O)        0.124    21.895 r  ram_images/vga_green_o[3]_i_4/O
                         net (fo=1, routed)           0.000    21.895    ram_images/vga_green_o[3]_i_4_n_0
    SLICE_X68Y138        MUXF7 (Prop_muxf7_I1_O)      0.245    22.140 r  ram_images/vga_green_o_reg[3]_i_2/O
                         net (fo=1, routed)           1.064    23.204    ram_images/read_data0[7]
    SLICE_X72Y127        LUT6 (Prop_lut6_I0_O)        0.298    23.502 r  ram_images/vga_green_o[3]_i_1/O
                         net (fo=1, routed)           0.000    23.502    data[7]
    SLICE_X72Y127        FDRE                                         r  vga_green_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.312ns  (logic 2.113ns (9.064%)  route 21.199ns (90.936%))
  Logic Levels:           10  (FDRE=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      14.922    15.378    ram_images/read_address_reg[3]
    SLICE_X74Y97         LUT6 (Prop_lut6_I3_O)        0.124    15.502 r  ram_images/g343_b8/O
                         net (fo=1, routed)           0.000    15.502    ram_images/g343_b8_n_0
    SLICE_X74Y97         MUXF7 (Prop_muxf7_I1_O)      0.247    15.749 r  ram_images/vga_red_o_reg[0]_i_793/O
                         net (fo=1, routed)           1.035    16.784    ram_images/vga_red_o_reg[0]_i_793_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I0_O)        0.298    17.082 r  ram_images/vga_red_o[0]_i_309/O
                         net (fo=1, routed)           0.000    17.082    ram_images/vga_red_o[0]_i_309_n_0
    SLICE_X76Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    17.291 r  ram_images/vga_red_o_reg[0]_i_106/O
                         net (fo=1, routed)           0.000    17.291    ram_images/vga_red_o_reg[0]_i_106_n_0
    SLICE_X76Y97         MUXF8 (Prop_muxf8_I1_O)      0.088    17.379 r  ram_images/vga_red_o_reg[0]_i_36/O
                         net (fo=1, routed)           0.588    17.967    ram_images/vga_red_o_reg[0]_i_36_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.319    18.286 r  ram_images/vga_red_o[0]_i_12/O
                         net (fo=1, routed)           1.778    20.064    ram_images/vga_red_o[0]_i_12_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I1_O)        0.124    20.188 r  ram_images/vga_red_o[0]_i_5/O
                         net (fo=1, routed)           2.008    22.196    ram_images/vga_red_o[0]_i_5_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I4_O)        0.124    22.320 r  ram_images/vga_red_o[0]_i_2/O
                         net (fo=1, routed)           0.867    23.188    ram_images/read_data0[8]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.124    23.312 r  ram_images/vga_red_o[0]_i_1/O
                         net (fo=1, routed)           0.000    23.312    data[8]
    SLICE_X72Y111        FDRE                                         r  vga_red_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.853ns  (logic 2.381ns (10.419%)  route 20.472ns (89.581%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  read_address_reg[3]/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[3]/Q
                         net (fo=14980, routed)      15.473    15.929    ram_images/read_address_reg[3]
    SLICE_X67Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.053 r  ram_images/g48_b4/O
                         net (fo=1, routed)           0.803    16.855    ram_images/g48_b4_n_0
    SLICE_X62Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.979 r  ram_images/vga_green_o[0]_i_520/O
                         net (fo=1, routed)           0.000    16.979    ram_images/vga_green_o[0]_i_520_n_0
    SLICE_X62Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    17.188 r  ram_images/vga_green_o_reg[0]_i_169/O
                         net (fo=1, routed)           0.631    17.820    ram_images/vga_green_o_reg[0]_i_169_n_0
    SLICE_X59Y123        LUT6 (Prop_lut6_I1_O)        0.297    18.117 r  ram_images/vga_green_o[0]_i_56/O
                         net (fo=1, routed)           1.469    19.585    ram_images/vga_green_o[0]_i_56_n_0
    SLICE_X49Y121        LUT6 (Prop_lut6_I3_O)        0.124    19.709 r  ram_images/vga_green_o[0]_i_18/O
                         net (fo=1, routed)           0.000    19.709    ram_images/vga_green_o[0]_i_18_n_0
    SLICE_X49Y121        MUXF7 (Prop_muxf7_I0_O)      0.238    19.947 r  ram_images/vga_green_o_reg[0]_i_8/O
                         net (fo=1, routed)           1.663    21.611    ram_images/vga_green_o_reg[0]_i_8_n_0
    SLICE_X69Y127        LUT6 (Prop_lut6_I5_O)        0.298    21.909 r  ram_images/vga_green_o[0]_i_3/O
                         net (fo=1, routed)           0.000    21.909    ram_images/vga_green_o[0]_i_3_n_0
    SLICE_X69Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    22.121 r  ram_images/vga_green_o_reg[0]_i_2/O
                         net (fo=1, routed)           0.433    22.554    ram_images/read_data0[4]
    SLICE_X69Y127        LUT6 (Prop_lut6_I0_O)        0.299    22.853 r  ram_images/vga_green_o[0]_i_1/O
                         net (fo=1, routed)           0.000    22.853    data[4]
    SLICE_X69Y127        FDRE                                         r  vga_green_o_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_images/mono/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/mono/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  ram_images/mono/Q1_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/mono/Q1_reg/Q
                         net (fo=2, routed)           0.178     0.319    ram_images/mono/Q1
    SLICE_X4Y87          FDRE                                         r  ram_images/mono/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_images/mono/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/mono/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  ram_images/mono/Q2_reg/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/mono/Q2_reg/Q
                         net (fo=2, routed)           0.185     0.326    ram_images/mono/Q2
    SLICE_X4Y87          FDRE                                         r  ram_images/mono/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_divider/clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_divider/clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE                         0.000     0.000 r  clk_divider/clk_reg/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk_divider/clk_reg/Q
                         net (fo=2, routed)           0.168     0.309    clk_divider/clk
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  clk_divider/clk_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_divider/clk_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  clk_divider/clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_images/mono/Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/mono/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  ram_images/mono/Q1_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/mono/Q1_reg/Q
                         net (fo=2, routed)           0.168     0.309    ram_images/mono/Q1
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  ram_images/mono/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.354    ram_images/mono/Q1_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  ram_images/mono/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hc/horizontal_position_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hc/horizontal_position_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE                         0.000     0.000 r  hc/horizontal_position_counter_reg[0]/C
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  hc/horizontal_position_counter_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    hc/Q[0]
    SLICE_X5Y145         LUT1 (Prop_lut1_I0_O)        0.042     0.363 r  hc/horizontal_position_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    hc/horizontal_position_counter[0]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  hc/horizontal_position_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[15]/C
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    vc/vertical_position[15]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  vc/vertical_position_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    vc/vertical_position_counter_reg[12]_i_1_n_4
    SLICE_X3Y148         FDRE                                         r  vc/vertical_position_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_images/read_data_aux_reg_mux_sel_a_pos_0__10/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_images/read_data_aux_reg_mux_sel_a_pos_0__10/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE                         0.000     0.000 r  ram_images/read_data_aux_reg_mux_sel_a_pos_0__10/C
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram_images/read_data_aux_reg_mux_sel_a_pos_0__10/Q
                         net (fo=13, routed)          0.183     0.324    ram_images/read_data_aux_reg_mux_sel_a_pos_0__10_n_0
    SLICE_X63Y126        LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  ram_images/read_data_aux_mux_sel_a_pos_0__10_i_1/O
                         net (fo=1, routed)           0.000     0.369    ram_images/read_data_aux_mux_sel_a_pos_0__10_i_1_n_0
    SLICE_X63Y126        FDRE                                         r  ram_images/read_data_aux_reg_mux_sel_a_pos_0__10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[11]/C
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    vc/vertical_position[11]
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vc/vertical_position_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vc/vertical_position_counter_reg[8]_i_1_n_4
    SLICE_X3Y147         FDRE                                         r  vc/vertical_position_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[19]/C
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    vc/vertical_position[19]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vc/vertical_position_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vc/vertical_position_counter_reg[16]_i_1_n_4
    SLICE_X3Y149         FDRE                                         r  vc/vertical_position_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc/vertical_position_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vc/vertical_position_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE                         0.000     0.000 r  vc/vertical_position_counter_reg[23]/C
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vc/vertical_position_counter_reg[23]/Q
                         net (fo=3, routed)           0.120     0.261    vc/vertical_position[23]
    SLICE_X3Y150         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vc/vertical_position_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vc/vertical_position_counter_reg[20]_i_1_n_4
    SLICE_X3Y150         FDRE                                         r  vc/vertical_position_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





