viewName "module"
langName "Verilog"
libName ""
libDirs ""
libFiles ""
extDirs ".v"
