module wideexpr_00906(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[1]?3'sb001:u5);
  assign y1 = {3{(((ctrl[7]?(6'b101110)&(2'sb10):(s7)<<(6'sb100000)))+({2{$signed(5'sb00011)}}))!=((({s4,4'sb1010,4'b1001,s6})>>({2{6'b101001}}))>>>((s5)<<<(~&(4'sb1100))))}};
  assign y2 = (ctrl[5]?3'sb110:$signed({($signed(5'sb10010))^((s5)==((ctrl[6]?(-(2'sb01))>>>((5'sb01100)>>(2'sb01)):(ctrl[2]?-(6'sb111001):6'sb011001)))),{3{(3'sb010)<<(6'sb100110)}}}));
  assign y3 = (u2)<<<({1{s3}});
  assign y4 = 5'sb01101;
  assign y5 = ((({5'sb11010,((6'sb001010)<<<(u1))<<((5'sb01100)<<(3'sb011)),+(s4)})<($unsigned($signed(~^(6'sb100011)))))<<(({2'sb10,s3,$signed((s2)<<<(s5))})<=((u3)^~({2{(s6)<<(5'sb01011)}}))))&(($signed(s3))!=($signed((($unsigned(s2))<<((5'b11010)>(5'sb10111)))|(u7))));
  assign y6 = s0;
  assign y7 = (u6)^((ctrl[4]?s5:(ctrl[2]?({(s4)>>(6'sb100011),s7,3'b110,(4'sb0010)<<<(4'sb1000)})+($unsigned((s2)+(u2))):{2{u0}})));
endmodule
