

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Sun Sep  8 20:03:13 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multihart_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  20.099 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      128|    -|   15000|  24024|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    113|    -|
|Register         |        -|    -|     212|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      128|    0|   15212|  24153|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       45|    0|      14|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                    |control_s_axi                           |      128|   0|    390|    446|    0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        0|   0|  14610|  23578|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+
    |Total                                              |                                        |      128|   0|  15000|  24024|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |has_exited_24_fu_284_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_25_fu_300_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_26_fu_316_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_27_fu_332_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_28_fu_348_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_29_fu_364_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_30_fu_380_p2  |       xor|   0|  0|   2|           1|           2|
    |has_exited_fu_268_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  16|           8|          16|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |start_pc_address0_local  |  48|          9|    3|         27|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         21|    4|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  11|   0|   11|          0|
    |c_nbc_loc_fu_96                                                 |  32|   0|   32|          0|
    |c_nbi_loc_fu_100                                                |  32|   0|   32|          0|
    |f_state_fetch_pc_36_reg_427                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_37_reg_437                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_38_reg_447                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_39_reg_457                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_40_reg_467                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_41_reg_477                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_42_reg_567                                     |  15|   0|   15|          0|
    |f_state_fetch_pc_reg_417                                        |  15|   0|   15|          0|
    |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |h_running_10_reg_517                                            |   1|   0|    1|          0|
    |h_running_11_reg_527                                            |   1|   0|    1|          0|
    |h_running_12_reg_537                                            |   1|   0|    1|          0|
    |h_running_13_reg_547                                            |   1|   0|    1|          0|
    |h_running_14_reg_557                                            |   1|   0|    1|          0|
    |h_running_8_reg_497                                             |   1|   0|    1|          0|
    |h_running_9_reg_507                                             |   1|   0|    1|          0|
    |h_running_reg_487                                               |   1|   0|    1|          0|
    |has_exited_24_reg_502                                           |   1|   0|    1|          0|
    |has_exited_25_reg_512                                           |   1|   0|    1|          0|
    |has_exited_26_reg_522                                           |   1|   0|    1|          0|
    |has_exited_27_reg_532                                           |   1|   0|    1|          0|
    |has_exited_28_reg_542                                           |   1|   0|    1|          0|
    |has_exited_29_reg_552                                           |   1|   0|    1|          0|
    |has_exited_30_reg_562                                           |   1|   0|    1|          0|
    |has_exited_reg_492                                              |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 212|   0|  212|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   19|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multihart_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multihart_ip|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

