$date
	Wed Nov 06 19:37:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Circuit_with_UDP_02467_tb $end
$var wire 1 ! F $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var reg 1 & D $end
$scope module M_UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 " E $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
1$
1#
1"
0!
$end
#100000
1%
#150000
1!
1&
#200000
0%
0$
#300000
0!
0"
0&
1%
#400000
1"
0%
1$
0#
#500000
0"
1&
1%
#600000
1!
1"
0%
0$
#700000
0!
0"
0&
1%
#800000
