ResetHalt

;Turn on RAMBAR1 at address 80000000 
writecontrolreg 0x0C05 0x80000221

; Set VBR to the beginning of what will be SDRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x80000000

; Set CACR = 0
; Disable cache
writecontrolreg 0x02 0x00000000

; Set ACR0 = 0x00000000
writecontrolreg 0x04 0x00000000

; Set ACR1 = 0x00000000
writecontrolreg 0x05 0x00000000

;Disable watchdog timer
writemem.w	0xFC098000 0x0000


;Init CS0
writemem.l 0xFC008000 0x00000000;
writemem.l 0xFC008008 0x00001FA0;
writemem.l 0xFC008004 0x001F0001;

; Init CS1
writemem.l 0xFC00800C 0x10000000
writemem.l 0xFC008014 0x002A3780
writemem.l 0xFC008010 0x00FF0001

; Program PLL
writemem.l 0xFC0A0010 0x00001000
writemem.l 0xFC0C000C 0x00000078
;Cpu clk =240Mhz using Ref clk 20 Mhz
;writemem.l 0xFC0C0000 0x00000026

;Exit LIMP mode
;writemem.l 0xFC0A0010 0x00000000
;SDRAM Initialization

delay 100

writemem.l 0xFC0B8110	0x40000018  ; SDCS0 

writemem.l 0xFC0B8008	0x53722730  ; SDCFG1
writemem.l 0xFC0B800C	0x56670000  ; SDCFG2

; Issue PALL
writemem.l 0xFC0B8004	0xE1092002  ; SDCR

; Issue LEMR
writemem.l 0xFC0B8000	0x40010000  ; SDMR

; Write mode register
writemem.l 0xFC0B8000	0x058D0000  ; SDMR


; Wait a bit
delay 1000

; Issue PALL
writemem.l 0xFC0B8004	0xE1092002  ; SDCR


; Perform two refresh cycles
writemem.l 0xFC0B8004	0xE1092004  ; SDCR
writemem.l 0xFC0B8004	0xE1092004  ; SDCR

writemem.l 0xFC0B8000	0x018D0000  ; SDMR


writemem.l 0xFC0B8004	0x71092C00  ; SDCR


; Wait a bit
delay 100
