Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 17 21:35:59 2017
| Host         : MokeyBoy-DPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_example_methodology_drc_routed.rpt -rpx vga_example_methodology_drc_routed.rpx
| Design       : vga_example
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 36         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on address[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on address[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on address[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on write relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on write_data[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on write_data[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on write_data[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on write_data[3] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on write_data[4] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on write_data[5] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on write_data[6] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on write_data[7] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on b[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on b[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on b[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on b[3] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on g[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on g[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on g[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on g[3] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hs relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on irq relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on pclk_mirror relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on r[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on r[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on r[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on r[3] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on read_data[0] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on read_data[1] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on read_data[2] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on read_data[3] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on read_data[4] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on read_data[5] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on read_data[6] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on read_data[7] relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on vs relative to clock(s) VIRTUAL_clk_out 
Related violations: <none>


