# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.
"""Correctness + performance tests for fmha_fwd_with_sink_asm (BF16 ASM, gfx1250).

Public API:    aiter.flash_attn_func          (preferred)
Ops layer:     aiter.fmha_fwd_with_sink_asm         (low-level, ~v3 style)


Layout convention used in tests
--------------------------------
The aiter API only accepts bshd shape ([b, s, h, d]).  To exercise the
kernel's ability to follow strides for sbhd / bhsd memory layouts, the
test allocates qkv in the chosen `layout` and `permute()`s to bshd shape
WITHOUT calling `.contiguous()` — the resulting tensors are bshd-shaped
non-contiguous views whose `.stride()` reflects the underlying memory.

Sink convention
---------------
`sink` ([q_head_num] fp32) is passed to the kernel verbatim -- it is the
per-Q-head logit value the kernel consumes directly (no host-side scaling).
This matches aiter's CK convention (test_mha_common.attention_ref): the sink
is an extra "virtual KV token" with a zero value vector, whose score is the
sink logit in the SAME scaled domain as Q·K^T * softmax_scale.

Sink mechanism (zero-value virtual KV column):
  After computing standard softmax numerators/denominators, the sink only
  adds to the softmax denominator (contributes 0 to the output):
      new_max    = max(max_scores, sink)
      sink_term  = exp(sink - new_max)
      denom      = denom * rescale + sink_term
  where max_scores / scores are already in the scaled (softmax_scale) domain.
"""

from __future__ import annotations

import argparse
import math
import sys
import time as _t
from typing import Optional

import pytest
import torch

import aiter

from aiter.test_common import checkAllclose
from aiter.jit.utils.chip_info import get_gfx_runtime as get_gfx

# from aiter.test_mha_common import (
#    attention_ref,
#
# )  # noqa: F401  (kept for easy swap-back; see doc-block below)


def _is_gfx1250_host() -> bool:
    """True only on a gfx1250 GPU host.

    The fmha_fwd_with_sink_asm ASM kernels are the only ones shipped in
    hsa/gfx1250/fmha_fwd_bf16/*.co — there are no gfx942 / gfx950 / etc.
    binaries.  On any other arch the ops-layer call raises
    'no kernel for arch=...' at launch, so without this guard the tests
    would FAIL (not skip) on non-gfx1250 CI runners.  Computed once here so
    every test (current and future) is covered at the module level, instead
    of relying on each test remembering a per-test guard.

    Robust against the no-GPU case: get_gfx() queries the runtime and can
    raise when no device is present, so we short-circuit on
    torch.cuda.is_available() first and swallow any probe error.
    """
    if not torch.cuda.is_available():
        return False
    try:
        return get_gfx() == "gfx1250"
    except Exception:
        return False


pytestmark = pytest.mark.skipif(
    not _is_gfx1250_host(),
    reason=(
        "fmha_fwd_with_sink_asm ASM kernels are only shipped for gfx1250 "
        "(hsa/gfx1250/fmha_fwd_bf16/*.co); no GPU or a different arch — skip"
    ),
)

# ---------------------------------------------------------------------------
# Reference implementation.  Inputs accepted as bshd (matches kernel API);
# output `out` is bshd, `lse` is [b, hq, sq] (matches kernel layout).
#
# We default to the in-file `_ref_attn` rather than
# `aiter.test_mha_common.attention_ref` because the latter casts its
# returned `lse` back to q.dtype (bf16) — see test_mha_common.py:615 —
# even when called with upcast=True.  That round-trip introduces ~1 bf16
# ULP of quantization on lse (~3e-2 for sq=8192 d=128), which exceeds
# tight comparison thresholds.  `_ref_attn` keeps lse in fp32 and
# matches the kernel to ~5e-6 (essentially fp32 noise floor).
#
# attention_ref is still imported above so it is trivial to swap back
# when (a) the upstream API stops casting lse to bf16, or (b) you only
# need rtol-based comparison (rtol=1% absorbs the bf16 quantization).
#
# Historical aside: an earlier ROCm 7.13 driver could enter a wedged
# state after many ASM kernel launches, after which ANY GPU op (incl.
# attention_ref) would hang in uninterruptible sleep until
# `rocm-smi --gpureset`.  The wedge is environmental, not a property
# of attention_ref itself.
# ---------------------------------------------------------------------------


def _ref_attn(q, k, v, *, is_causal: bool, sink: "Optional[torch.Tensor]" = None):
    """bshd-in / bshd-out attention reference, sink optional.  Pure-einsum
    fp32 implementation; lse is returned in fp32 (matches kernel's output).

    Math:  scores = (Q @ K^T) * scale,   scale = 1/sqrt(d),
           denom  = sum(exp(scores - max)) [+ exp(sink - max)],
           out    = (exp(scores - max) / denom) @ V,
           lse    = max + log(denom).
    sink (optional): [hq] fp32, a per-Q-head logit in the SAME (scaled) domain
                     as `scores` -- it is passed to the kernel verbatim (no
                     host-side scaling), matching aiter's CK convention
                     (test_mha_common.attention_ref): sink is an extra
                     zero-value KV column appended to the scaled scores.
    """
    b, sq, hq, d = q.shape
    _, sk, hk, _ = k.shape
    if hq != hk:
        k = k.repeat_interleave(hq // hk, dim=2)
        v = v.repeat_interleave(hq // hk, dim=2)
    qf, kf, vf = q.float(), k.float(), v.float()
    scale = 1.0 / math.sqrt(d)
    # Work entirely in the scaled-logit domain so the sink (which the kernel
    # consumes verbatim) lines up with the scores.
    scores = torch.einsum("bshd,bkhd->bhsk", qf, kf) * scale
    if is_causal:
        m = torch.triu(
            torch.ones(sq, sk, dtype=torch.bool, device=q.device), sk - sq + 1
        )
        scores = scores.masked_fill(m, float("-inf"))
    max_attn, _ = scores.max(dim=-1)
    if sink is not None:
        sink_bhs = sink.float()[None, :, None].expand(b, hq, sq)
        max_total = torch.maximum(max_attn, sink_bhs)
    else:
        max_total = max_attn
    denom_real = torch.exp(scores - max_total.unsqueeze(-1)).sum(dim=-1)
    if sink is not None:
        sink_term = torch.exp(sink_bhs - max_total)
        denom_total = denom_real + sink_term
    else:
        denom_total = denom_real
    probs = torch.exp(scores - max_total.unsqueeze(-1)) / denom_total.unsqueeze(-1)
    out = torch.einsum("bhsk,bkhd->bshd", probs, vf).to(q.dtype)
    lse = torch.log(denom_total) + max_total
    return out, lse


def _cmp(a: torch.Tensor, b: torch.Tensor, *, rtol=1e-2, atol=1e-2, msg: str = ""):
    """bf16-safe wrapper around checkAllclose, but **failing** on mismatch.

    `aiter.test_common.checkAllclose` only logs a warning when the two
    tensors disagree -- it never raises -- so the surrounding test would
    PASS silently even with NaN-filled outputs.  This wrapper forwards the
    diff metadata to checkAllclose (for the nicely-formatted diff log),
    then explicitly fails the test using `torch.testing.assert_close` so
    that pytest reports a real failure on any mismatch or NaN.

    On gfx1250 + ROCm 7.13 some bf16 element-wise GPU ops (isnan / isclose /
    contiguous) deadlock when invoked right after a custom ASM kernel.  The
    deadlock is unrelated to fmha_fwd_with_sink_asm itself (it has been reproduced with
    pure-PyTorch programs).  As a workaround we cast both tensors to fp32 on
    CPU before comparing -- this avoids triggering the buggy GPU bf16 path.
    """
    a32 = a.detach().float().cpu()
    b32 = b.detach().float().cpu()
    # First: produce the nice diff log if not all-close (warning! / failed!).
    checkAllclose(a32, b32, rtol=rtol, atol=atol, msg=msg)
    # Then: enforce a hard failure.  equal_nan=False so any NaN is a mismatch.
    torch.testing.assert_close(a32, b32, rtol=rtol, atol=atol, msg=msg)


def _nrms(actual: torch.Tensor, expected: torch.Tensor) -> float:
    """Normalized RMS error on fp32 CPU tensors (avoids bf16 GPU element-wise hang).

    Definition matches op_tests/test_mha_mxfp8.py:
        nrms = sqrt(sum((|a-b| / max(|b|, eps))^2)) /
               (sqrt(numel) * max(|a|.max, |b|.max, eps))

    eps must be chosen above the dtype's effective resolution; otherwise the
    `1 / max(|b|, eps)` term blows up for the (legitimately) near-zero
    elements common in softmax outputs, producing huge nrms values that have
    nothing to do with the kernel actually being wrong.  For bf16 (relative
    precision ~3.9e-3) we use eps=1e-3: this lets ~0 outputs contribute at
    most a per-element relative error of `|a-b| / 1e-3`, which for valid
    bf16-precision kernel output is well under 1 (consistent with the
    overall metric being a small ~1e-3 number on PASSing kernels).
    """
    a32 = actual.detach().float().cpu()
    b32 = expected.detach().float().cpu()
    abs_diff = (a32 - b32).abs()
    eps = 1e-3
    max_item = max(a32.abs().max().item(), b32.abs().max().item(), eps)
    sq_diff = (abs_diff / b32.abs().clamp(min=eps)).pow(2)
    return (sq_diff.sum().sqrt() / (math.sqrt(b32.numel()) * max_item)).item()


def _bench(fn, *args, num_iters: int = 10, num_warmup: int = 2, **kwargs) -> float:
    """CUDA-Event-based per-iter timing (us).

    Bypasses run_perftest because torch.profiler / ROCTracer drops kernel
    events on gfx1250 + ROCm 7.x (warning: "ROCTracer produced duplicate
    flow start"), making run_perftest report 0 us / inf TFLOPS.
    """
    for _ in range(num_warmup):
        fn(*args, **kwargs)
    torch.cuda.synchronize()
    start = torch.cuda.Event(enable_timing=True)
    end = torch.cuda.Event(enable_timing=True)
    start.record()
    for _ in range(num_iters):
        fn(*args, **kwargs)
    end.record()
    end.synchronize()
    return start.elapsed_time(end) * 1000.0 / num_iters  # ms->us, per-iter


# ---------------------------------------------------------------------------
# Layout helpers
# ---------------------------------------------------------------------------


def make_qkv_bshd(
    layout: int,
    sq: int,
    sk: int,
    batch: int,
    hq: int,
    hk: int,
    d: int,
    dtype=torch.bfloat16,
    device: str = "cuda",
):
    """Allocate (q, k, v) in `layout` memory, return **bshd-shaped views**.

    The API only accepts bshd shape ([b, s, h, d]).  But the kernel reads
    strides directly via `tensor.stride(...)`, so the underlying memory may
    be laid out differently.  This helper allocates contiguous tensors in
    the requested layout and returns a `permute()` view (no `.contiguous()`)
    so .shape == bshd while .stride() reflects the underlying memory.

    layout code:
        0 = bshd  → contiguous bshd, strides = (s*h*d, h*d, d, 1)
        1 = bhsd  → underlying [b,h,s,d], permute(0,2,1,3) → bshd view
        2 = sbhd  → underlying [s,b,h,d], permute(1,0,2,3) → bshd view
    """
    if layout == 0:  # bshd allocation, naturally contiguous
        q = torch.randn(batch, sq, hq, d, dtype=dtype, device=device)
        k = torch.randn(batch, sk, hk, d, dtype=dtype, device=device)
        v = torch.randn(batch, sk, hk, d, dtype=dtype, device=device)
    elif layout == 1:  # bhsd allocation, view as bshd
        q = torch.randn(batch, hq, sq, d, dtype=dtype, device=device).permute(
            0, 2, 1, 3
        )
        k = torch.randn(batch, hk, sk, d, dtype=dtype, device=device).permute(
            0, 2, 1, 3
        )
        v = torch.randn(batch, hk, sk, d, dtype=dtype, device=device).permute(
            0, 2, 1, 3
        )
    elif layout == 2:  # sbhd allocation, view as bshd
        q = torch.randn(sq, batch, hq, d, dtype=dtype, device=device).permute(
            1, 0, 2, 3
        )
        k = torch.randn(sk, batch, hk, d, dtype=dtype, device=device).permute(
            1, 0, 2, 3
        )
        v = torch.randn(sk, batch, hk, d, dtype=dtype, device=device).permute(
            1, 0, 2, 3
        )
    else:
        raise ValueError(f"unsupported layout={layout}")
    return q, k, v


def _d64_sink(hq: int, device: str) -> torch.Tensor:
    """Non-zero sink for D64: fixed per-head values in AITER post-scale domain.

    Values in [0.5, 2.0]; varies across heads to exercise broadcast.
    """
    return torch.linspace(0.5, 2.0, hq, dtype=torch.float32, device=device)


# ---------------------------------------------------------------------------
# Kernel / reference helpers (mxfp8-style: one-line wrappers used by tests).
# ---------------------------------------------------------------------------


def run_kernel(
    q,
    k,
    v,
    *,
    scale: float,
    is_causal: bool,
    sink: Optional[torch.Tensor] = None,
    via: str = "ops",
):
    """Call the kernel and return (out, lse).

    via = "ops"        → low-level aiter.fmha_fwd_with_sink_asm
    via = "public"     → public aiter.flash_attn_func (dispatcher → asm path)
    """
    if via == "ops":
        return aiter.fmha_fwd_with_sink_asm(
            q,
            k,
            v,
            scale,
            is_causal,
            True,
            sink=sink,
        )
    if via == "public":
        r = aiter.flash_attn_func(
            q,
            k,
            v,
            softmax_scale=scale,
            causal=is_causal,
            return_lse=True,
            sink_ptr=sink,
        )
        return r[0], r[1]
    raise ValueError(f"unknown via={via!r}")


def run_ref(q, k, v, *, is_causal: bool, sink: Optional[torch.Tensor] = None):
    """Reference (out, lse) computed on the same bshd tensors via the in-file
    `_ref_attn`.  See doc-block above for why we don't use
    `aiter.test_mha_common.attention_ref` directly.
    """
    return _ref_attn(q, k, v, is_causal=is_causal, sink=sink)


# ---------------------------------------------------------------------------
# Correctness tests (sbhd input → bshd output, compare against bhsd reference)
# ---------------------------------------------------------------------------


# Only causal kernels are shipped on gfx1250 (CSV registers only `mask=1`
# entries — the nocausal `_brd_v8` binaries were removed).  is_causal is kept
# as a parameter so the kernel-call sites still receive the (now always-True)
# flag explicitly; if a nocausal binary is re-added, just add `False` back.
@pytest.mark.parametrize("is_causal", [True])
@pytest.mark.parametrize(
    "head_dim,hq,hk,sq,sk,batch",
    [
        # ----- Small shapes (cheap, GQA-light) ---------------------------
        # Catch unaligned-sq / unaligned-sk corner cases without paying
        # the cost of materializing the full [b, h, sq, sk] fp32 attn
        # matrix in _ref_attn.
        (64, 8, 1, 128, 2048, 1),  # D64  aligned
        (64, 8, 1, 128, 2048, 2),
        (64, 8, 1, 130, 2048, 1),  # D64  q-unaligned (sq not mult of 128)
        (64, 8, 1, 128, 2300, 1),  # D64  kv-unaligned (sk not mult of 256)
        (128, 8, 1, 128, 2048, 1),  # D128 aligned
        (128, 8, 1, 128, 2048, 2),
        (128, 8, 1, 130, 2048, 1),  # D128 q-unaligned
        (128, 8, 1, 128, 2300, 1),  # D128 kv-unaligned
        # ----- Large shapes aligned to run.sh perf_v4_d64 / perf_v4_d128 -
        # Same memory pressure as test_fmha_fwd_with_sink_asm_perf, batch=1 only
        # because the reference path's fp32 attn matrix would otherwise
        # exceed device memory (D64 batch=2 sq=sk=8192 → 32 GB).
        (64, 64, 8, 8192, 8192, 1),  # D64  perf-sized, aligned
        (128, 64, 4, 4096, 4096, 1),  # D128 perf-sized, aligned
    ],
)
def test_fmha_fwd_with_sink_asm_correctness(head_dim, hq, hk, sq, sk, batch, is_causal):
    device = "cuda"
    torch.manual_seed(0)

    # Allocate in sbhd memory but return bshd-shaped views (kernel reads
    # strides directly so non-contiguous bshd views work).
    q, k, v = make_qkv_bshd(
        layout=2,
        sq=sq,
        sk=sk,
        batch=batch,
        hq=hq,
        hk=hk,
        d=head_dim,
        dtype=torch.bfloat16,
        device=device,
    )
    scale = 1.0 / math.sqrt(head_dim)

    # D64 -> non-zero sink (exercises ENABLE_SINK code path)
    # D128 -> no sink (kernel ignores it)
    sink = _d64_sink(hq, device) if head_dim == 64 else None

    out_kernel, lse_asm = run_kernel(
        q,
        k,
        v,
        scale=scale,
        is_causal=is_causal,
        sink=sink,
        via="public",
    )

    # Pinpoint NaN/Inf source: check kernel outputs BEFORE running the
    # reference, so that a kernel-produced NaN is flagged independently
    # of any reference-path issue.  Move to fp32 CPU first to avoid the
    # gfx1250 bf16 element-wise deadlock noted near the top of this file.
    _ok = out_kernel.detach().float().cpu()
    _ls = lse_asm.detach().float().cpu()
    _shape_msg = f"d={head_dim} causal={is_causal} b={batch} sq={sq} sk={sk}"
    assert (
        not _ok.isnan().any().item()
    ), f"KERNEL out contains NaN [{_shape_msg}] -- kernel-side bug"
    assert (
        not _ok.isinf().any().item()
    ), f"KERNEL out contains Inf [{_shape_msg}] -- kernel-side bug"
    assert (
        not _ls.isnan().any().item()
    ), f"KERNEL lse contains NaN [{_shape_msg}] -- kernel-side bug"
    assert (
        not _ls.isinf().any().item()
    ), f"KERNEL lse contains Inf [{_shape_msg}] -- kernel-side bug"

    out_ref, lse_ref = run_ref(q, k, v, is_causal=is_causal, sink=sink)

    # Likewise sanity-check the reference before comparing.  A NaN here
    # indicates a reference-path issue (e.g. softmax underflow at a corner
    # case the kernel handles correctly).
    _or = out_ref.detach().float().cpu()
    _lr = lse_ref.detach().float().cpu()
    assert (
        not _or.isnan().any().item()
    ), f"REFERENCE out contains NaN [{_shape_msg}] -- ref-path issue"
    assert (
        not _or.isinf().any().item()
    ), f"REFERENCE out contains Inf [{_shape_msg}] -- ref-path issue"
    assert (
        not _lr.isnan().any().item()
    ), f"REFERENCE lse contains NaN [{_shape_msg}] -- ref-path issue"
    assert (
        not _lr.isinf().any().item()
    ), f"REFERENCE lse contains Inf [{_shape_msg}] -- ref-path issue"

    nrms_o = _nrms(out_kernel, out_ref)
    print(f"[corr {_shape_msg}] nrms(out)={nrms_o:.3e}")

    _cmp(
        out_kernel,
        out_ref,
        rtol=1e-2,
        atol=1e-2,
        msg=f"out mismatch (d={head_dim}, causal={is_causal}, b={batch})",
    )
    _cmp(
        lse_asm,
        lse_ref,
        rtol=1e-2,
        atol=1e-2,
        msg=f"lse mismatch (d={head_dim}, causal={is_causal}, b={batch})",
    )


def test_fmha_fwd_with_sink_asm_ops_layer():
    """Direct ops-layer call: bshd qkv (sbhd memory layout), D64 + non-zero sink.

    Uses is_causal=True because only causal binaries are registered in the
    CSV (mask=1 rows).  The test purpose is to exercise the low-level ops
    entry point with a D64+sink call; causal vs nocausal is orthogonal here.
    """
    device = "cuda"
    torch.manual_seed(0)

    sq, batch, hq, hk, sk, d = 128, 1, 8, 2, 2048, 64
    q, k, v = make_qkv_bshd(
        layout=2,
        sq=sq,
        sk=sk,
        batch=batch,
        hq=hq,
        hk=hk,
        d=d,
        dtype=torch.bfloat16,
        device=device,
    )
    scale = 1.0 / math.sqrt(d)
    sink = _d64_sink(hq, device)

    out_kernel, lse_asm = run_kernel(
        q,
        k,
        v,
        scale=scale,
        is_causal=True,
        sink=sink,
        via="ops",
    )
    out_ref, lse_ref = run_ref(q, k, v, is_causal=True, sink=sink)

    _cmp(out_kernel, out_ref, rtol=1e-2, atol=1e-2)
    _cmp(lse_asm, lse_ref, rtol=1e-2, atol=1e-2)


# ---------------------------------------------------------------------------
# Memory-layout tests: API takes only bshd shape, but the kernel reads strides
# directly so non-contiguous bshd views (backed by sbhd / bhsd memory) must
# also produce correct results.  3 layouts x 2 head_dim = 6 cases.
# ---------------------------------------------------------------------------


@pytest.mark.parametrize("head_dim", [64, 128])
@pytest.mark.parametrize("layout", [0, 1, 2])
def test_fmha_fwd_with_sink_asm_layout(layout, head_dim):
    device = "cuda"
    torch.manual_seed(0)
    batch, hq, hk, sq, sk = 1, 8, 1, 128, 2048

    q, k, v = make_qkv_bshd(
        layout=layout,
        sq=sq,
        sk=sk,
        batch=batch,
        hq=hq,
        hk=hk,
        d=head_dim,
        dtype=torch.bfloat16,
        device=device,
    )
    scale = 1.0 / math.sqrt(head_dim)
    sink = _d64_sink(hq, device) if head_dim == 64 else None

    # is_causal=True: only causal kernels are registered in the CSV.  The
    # layout test purpose (verify non-contiguous bshd views work) is
    # orthogonal to causal masking, so causal=True is a fine choice here.
    out_kernel, lse_asm = run_kernel(
        q,
        k,
        v,
        scale=scale,
        is_causal=True,
        sink=sink,
        via="public",
    )
    out_ref, lse_ref = run_ref(q, k, v, is_causal=True, sink=sink)

    _cmp(
        out_kernel,
        out_ref,
        rtol=1e-2,
        atol=1e-2,
        msg=f"out mismatch (layout={layout}, d={head_dim})",
    )
    _cmp(
        lse_asm,
        lse_ref,
        rtol=1e-2,
        atol=1e-2,
        msg=f"lse mismatch (layout={layout}, d={head_dim})",
    )


# ---------------------------------------------------------------------------
# Integration test: aiter.flash_attn_func -> mha._flash_attn_forward dispatcher
# -> our fmha_fwd_with_sink_asm branch.  Verifies the public-API path on gfx1250
# matches a direct ops-layer call bit-for-bit (same kernel, same args).
# ---------------------------------------------------------------------------


@pytest.mark.parametrize("head_dim", [64, 128])
# Only causal kernels are shipped (see test_fmha_fwd_with_sink_asm_correctness comment).
@pytest.mark.parametrize("is_causal", [True])
def test_fmha_fwd_with_sink_asm_via_flash_attn_func(head_dim, is_causal):
    device = "cuda"
    torch.manual_seed(0)
    batch, hq, hk, sq, sk = 1, 8, 1, 128, 2048

    # bshd input (flash_attn_func contract); contiguous.
    q, k, v = make_qkv_bshd(
        layout=0,
        sq=sq,
        sk=sk,
        batch=batch,
        hq=hq,
        hk=hk,
        d=head_dim,
        dtype=torch.bfloat16,
        device=device,
    )
    scale = 1.0 / math.sqrt(head_dim)
    sink = _d64_sink(hq, device) if head_dim == 64 else None

    out_direct, lse_direct = run_kernel(
        q,
        k,
        v,
        scale=scale,
        is_causal=is_causal,
        sink=sink,
        via="ops",
    )
    out_via, lse_via = run_kernel(
        q,
        k,
        v,
        scale=scale,
        is_causal=is_causal,
        sink=sink,
        via="public",
    )

    # Same kernel, same args -> bit-identical (cast to fp32 to avoid bf16
    # element-wise hang in some ROCm builds).
    do = (out_via.float() - out_direct.float()).abs().max().item()
    dl = (lse_via.float() - lse_direct.float()).abs().max().item()
    assert do == 0.0, (
        f"flash_attn_func != fmha_fwd_with_sink_asm "
        f"(d={head_dim}, causal={is_causal})  max|dO|={do}"
    )
    assert dl == 0.0, (
        f"lse via flash_attn_func != direct "
        f"(d={head_dim}, causal={is_causal})  max|dLSE|={dl}"
    )


# ---------------------------------------------------------------------------
# Multi-GPU dispatch test.
#
# Regression for: `flash_attn_func` must launch on q.device(), not on the
# Python thread's current_device.
#
# Two correctness layers are exercised:
#   (1) Python ctypes layer (aiter/jit/core.py) picks the stream via
#       torch.cuda.current_stream(tensor_device).cuda_stream — should be
#       q.device()'s stream regardless of current_device.
#   (2) C++ launch path (asm_fmha_fwd_with_sink.cu) installs a HipDeviceGuard
#       pinned to q->device_id, so AiterAsmKernelFast::launch_kernel ->
#       hipGetFuncBySymbol(...) resolves the kernel handle against the
#       correct device's module table.
#
# Without either fix, calling with current_device != q.device() would
# either crash in hipGetFuncBySymbol (nullptr handle) or submit on the
# wrong device.
# ---------------------------------------------------------------------------


@pytest.mark.parametrize("head_dim", [64, 128])
def test_fmha_fwd_with_sink_asm_multi_gpu_dispatch(head_dim):
    """flash_attn_func on a non-current device must dispatch correctly."""
    if torch.cuda.device_count() < 2:
        pytest.skip("multi-GPU dispatch test needs >=2 ROCm GPUs")

    torch.manual_seed(0)
    batch, hq, hk, sq, sk = 1, 4, 1, 128, 1024
    scale = 1.0 / math.sqrt(head_dim)
    dev_q = "cuda:1"  # tensors live here
    dev_other = 0  # caller's current_device when we invoke the API

    # Allocate everything on dev_q with current_device set to dev_q so the
    # baseline run goes through the "current == q" path.
    with torch.cuda.device(dev_q):
        q1, k1, v1 = make_qkv_bshd(
            layout=0,
            sq=sq,
            sk=sk,
            batch=batch,
            hq=hq,
            hk=hk,
            d=head_dim,
            dtype=torch.bfloat16,
            device=dev_q,
        )
        sink1 = _d64_sink(hq, dev_q) if head_dim == 64 else None
        out_baseline, lse_baseline = run_kernel(
            q1,
            k1,
            v1,
            scale=scale,
            is_causal=True,
            sink=sink1,
            via="public",
        )
    # Clone so the next run can't alias-overwrite us (defensive; the kernel
    # writes to a fresh `out` tensor each call, but we want to be 100% sure
    # the second comparison is against a stable snapshot).
    out_baseline = out_baseline.clone()
    lse_baseline = lse_baseline.clone()

    # Now switch current_device to dev_other and re-run with the SAME dev_q
    # tensors.  Pre-fix this is the crash / wrong-device path.
    with torch.cuda.device(dev_other):
        assert (
            torch.cuda.current_device() == dev_other
        ), "test setup error: failed to switch current_device"
        out_xdev, lse_xdev = run_kernel(
            q1,
            k1,
            v1,
            scale=scale,
            is_causal=True,
            sink=sink1,
            via="public",
        )

    # Outputs must land on q.device(), not on the caller's current_device.
    assert (
        out_xdev.device == q1.device
    ), f"out landed on {out_xdev.device}, expected {q1.device}"
    assert (
        lse_xdev.device == q1.device
    ), f"lse landed on {lse_xdev.device}, expected {q1.device}"

    # Same inputs + same (deterministic) kernel -> bit-exact match across
    # current_device contexts.  If the guard or stream picker regresses,
    # we'll either be here with a numerical mismatch (silent wrong-device
    # launch) or we'll have already crashed before reaching this point.
    _cmp(
        out_xdev,
        out_baseline,
        rtol=0.0,
        atol=0.0,
        msg=f"out differs across current_device (d={head_dim})",
    )
    _cmp(
        lse_xdev,
        lse_baseline,
        rtol=0.0,
        atol=0.0,
        msg=f"lse differs across current_device (d={head_dim})",
    )


# ---------------------------------------------------------------------------
# Performance tests
# ---------------------------------------------------------------------------


# Initialization patterns for perf q/k/v buffers.
#   "randn"     : standard normal (default; exercises real attention math).
#   "const0.25" : fill every element with 0.25 — matches the cpp perf-test
#                 init pattern (`init_pattern=10`) used in cpp perf runs.
#                 Useful when comparing pytest perf numbers to a cpp baseline
#                 that was produced with constant-fill inputs (rules out any
#                 perf swings caused by data-dependent kernel behavior, e.g.
#                 denormal handling or softmax-saturation paths).
_PERF_INITS = ["randn", "const0.25"]


def _make_qkv_perf(init: str, *, layout, sq, sk, batch, hq, hk, d, dtype, device):
    """Allocate (q, k, v) in `layout` memory with bshd-shaped views, using the
    requested perf-init pattern.  See `make_qkv_bshd` for layout semantics."""
    if init == "randn":
        return make_qkv_bshd(
            layout=layout,
            sq=sq,
            sk=sk,
            batch=batch,
            hq=hq,
            hk=hk,
            d=d,
            dtype=dtype,
            device=device,
        )
    if init == "const0.25":
        # Use randn-allocated bshd-shaped views (so .stride() reflects the
        # requested layout's memory), then fill in-place with 0.25.  In-place
        # `.fill_()` is layout-agnostic so this works for non-contiguous views.
        q, k, v = make_qkv_bshd(
            layout=layout,
            sq=sq,
            sk=sk,
            batch=batch,
            hq=hq,
            hk=hk,
            d=d,
            dtype=dtype,
            device=device,
        )
        q.fill_(0.25)
        k.fill_(0.25)
        v.fill_(0.25)
        return q, k, v
    raise ValueError(f"unknown perf init pattern: {init!r}")


# (head_dim, seqlen) perf shapes; sq == sk.  batch=2, hq=64, hk=8 (D64) / 4 (D128).
_PERF_SHAPES = [
    (64, 1024),
    (64, 4096),
    (64, 8192),
    (64, 16384),
    (64, 32768),
    (128, 1024),
    (128, 2048),
    (128, 4096),
    (128, 8192),
    (128, 16384),
]


@pytest.mark.parametrize("init", _PERF_INITS)
@pytest.mark.parametrize("head_dim,seqlen", _PERF_SHAPES)
# Only causal kernels are shipped (see test_fmha_fwd_with_sink_asm_correctness comment).
@pytest.mark.parametrize("is_causal", [True])
def test_fmha_fwd_with_sink_asm_perf(head_dim, seqlen, is_causal, init):
    device = "cuda"
    torch.manual_seed(0)

    # batch=1, hq=64; kv_head_num matches run.sh perf (D64 gqa=8, D128 gqa=16).
    batch, hq = 1, 64
    hk = 8 if head_dim == 64 else 4
    sq = sk = seqlen
    q, k, v = _make_qkv_perf(
        init,
        layout=2,
        sq=sq,
        sk=sk,
        batch=batch,
        hq=hq,
        hk=hk,
        d=head_dim,
        dtype=torch.bfloat16,
        device=device,
    )
    scale = 1.0 / math.sqrt(head_dim)
    sink = _d64_sink(hq, device) if head_dim == 64 else None

    us = _bench(
        aiter.fmha_fwd_with_sink_asm,
        q,
        k,
        v,
        scale,
        is_causal,
        False,
        sink=sink,
        num_iters=20,
        num_warmup=10,
    )
    flops = 2.0 * batch * hq * sq * sk * (2 * head_dim)
    if is_causal:
        flops /= 2.0
    tflops = flops / (us * 1e-6) / 1e12
    print(
        f"[perf] d={head_dim} sq=sk={seqlen} b={batch} hq={hq} hk={hk} "
        f"causal={is_causal} init={init}: {us:.1f}us, {tflops:.2f} TFLOPS"
    )
    # Sanity: catch silent-PASS when timing infrastructure breaks (e.g. profiler
    # / ROCTracer drops events → us=0, TFLOPS=inf).  Without these asserts the
    # test would PASS with bogus numbers.
    assert us > 0.0, (
        f"perf timing returned us={us}; timing path broken "
        f"(run with -s to see live numbers)"
    )
    assert math.isfinite(tflops) and 0 < tflops < 5000, (
        f"TFLOPS={tflops} not finite / out of plausible range; " f"likely broken timing"
    )


# ---------------------------------------------------------------------------
# CLI single-shape runner: shared by `__main__` invocation and ad-hoc usage.
# ---------------------------------------------------------------------------


def run_cli(
    *,
    batch: int,
    hq: int,
    hk: int,
    sq: int,
    sk: int,
    head_dim: int,
    causal: bool = False,
    layout: int = 0,
    init: str = "randn",
    do_ref: bool = False,
    do_perf: bool = False,
) -> int:
    """Single-shape runner.

    Returns 0 on success, 1 if --ref check fails.  Prints a one-line summary
    of kernel shape / time and (if requested) ref / perf metrics.

    `init` selects q/k/v initialization: "randn" (random normal) or
    "const0.25" (every element filled with 0.25).
    """
    device = "cuda"
    torch.manual_seed(0)
    assert hq % hk == 0, "q_head_num must be a multiple of kv_head_num"

    print(
        f"Shape: b={batch} hq={hq} hk={hk} sq={sq} sk={sk} d={head_dim} "
        f"causal={causal} layout={layout} init={init}",
        flush=True,
    )

    q, k, v = _make_qkv_perf(
        init,
        layout=layout,
        sq=sq,
        sk=sk,
        batch=batch,
        hq=hq,
        hk=hk,
        d=head_dim,
        dtype=torch.bfloat16,
        device=device,
    )
    scale = 1.0 / math.sqrt(head_dim)
    sink = _d64_sink(hq, device) if head_dim == 64 else None
    torch.cuda.synchronize()

    t0 = _t.time()
    out_kernel, lse_asm = run_kernel(
        q,
        k,
        v,
        scale=scale,
        is_causal=causal,
        sink=sink,
        via="ops",
    )
    torch.cuda.synchronize()
    print(f"asm time: {(_t.time()-t0)*1000:.2f} ms", flush=True)
    print(
        f"out.shape={tuple(out_kernel.shape)}  lse.shape={tuple(lse_asm.shape)}",
        flush=True,
    )

    rc = 0
    if do_ref:
        out_ref, lse_ref = run_ref(q, k, v, is_causal=causal, sink=sink)
        diff_o = (out_kernel.float() - out_ref.float()).abs().max().item()
        diff_l = (lse_asm.float() - lse_ref.float()).abs().max().item()
        nrms_o = _nrms(out_kernel, out_ref)
        # Pass criterion (bf16 attention conventional thresholds):
        #   |dO|   <= 2e-2   |dLSE| <= 2e-2
        ok_o = diff_o <= 2e-2
        ok_l = diff_l <= 2e-2
        print(
            f"ref:  max|dO|={diff_o:.4f} {'OK' if ok_o else 'FAIL'}   "
            f"max|dLSE|={diff_l:.4f} {'OK' if ok_l else 'FAIL'}   "
            f"nrms(O)={nrms_o:.3e}",
            flush=True,
        )
        if not (ok_o and ok_l):
            rc = 1

    if do_perf:
        us = _bench(
            aiter.fmha_fwd_with_sink_asm,
            q,
            k,
            v,
            scale,
            causal,
            False,
            sink=sink,
            num_iters=10,
            num_warmup=2,
        )
        flops = 2.0 * batch * hq * sq * sk * (2 * head_dim)
        if causal:
            flops /= 2.0
        tflops = flops / (us * 1e-6) / 1e12
        print(f"perf: {us:.1f} us  ({tflops:.2f} TFLOPS)", flush=True)
        # CLI surfaces the same breakage pytest would: us=0 / TFLOPS=inf
        # signals broken timing infra (profiler / ROCTracer event drop).
        if not (us > 0.0 and math.isfinite(tflops) and 0 < tflops < 5000):
            print(
                f"perf: WARNING — bogus timing (us={us}, tflops={tflops})", flush=True
            )
            rc = 1

    return rc


parser = argparse.ArgumentParser(
    formatter_class=argparse.RawTextHelpFormatter,
    description="Run aiter.fmha_fwd_with_sink_asm on a single shape and dump kernel args.",
)
parser.add_argument("-b", "--batch", type=int, default=1, help="batch size (default 1)")
parser.add_argument(
    "-n", "--q_head_num", type=int, default=8, help="q_head_num (default 8)"
)
parser.add_argument(
    "-kn",
    "--kv_head_num",
    type=int,
    default=1,
    help="kv_head_num (default 1, must divide q_head_num)",
)
parser.add_argument(
    "-q", "--seqlen_q", type=int, default=128, help="q seq length (default 128)"
)
parser.add_argument(
    "-k", "--seqlen_k", type=int, default=2048, help="kv seq length (default 2048)"
)
parser.add_argument(
    "-d",
    "--head_dim",
    type=int,
    choices=[64, 128],
    default=128,
    help="head dim, 64 or 128 (default 128)",
)
parser.add_argument("-c", "--causal", action="store_true", help="enable causal mask")
parser.add_argument(
    "-l",
    "--layout",
    type=int,
    choices=[0, 1, 2],
    default=0,
    help="input memory layout: 0=bshd 1=bhsd 2=sbhd (default 0)\n"
    "(API always sees bshd shape; non-zero layout returns a\n"
    "non-contiguous bshd view of the underlying memory)",
)
parser.add_argument(
    "--init",
    type=str,
    choices=_PERF_INITS,
    default="randn",
    help="q/k/v initialization: 'randn' (random normal, default) or\n"
    "'const0.25' (every element filled with the fixed value 0.25)",
)
parser.add_argument(
    "--ref",
    action="store_true",
    help="also run PyTorch reference and print max diff + nrms",
)
parser.add_argument(
    "--perf",
    action="store_true",
    help="run perf benchmark for this shape (10 iters, 2 warmup)",
)

if __name__ == "__main__":
    if get_gfx() not in ["gfx1250"]:
        sys.exit(0)
    args = parser.parse_args()
    rc = run_cli(
        batch=args.batch,
        hq=args.q_head_num,
        hk=args.kv_head_num,
        sq=args.seqlen_q,
        sk=args.seqlen_k,
        head_dim=args.head_dim,
        causal=args.causal,
        layout=args.layout,
        init=args.init,
        do_ref=args.ref,
        do_perf=args.perf,
    )
    sys.exit(rc)
