#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 30 14:33:17 2018
# Process ID: 18508
# Current directory: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5856
# Log file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
42 Beta devices matching pattern found, 0 enabled.
start_gui
cd C:/users/arthur/documents/digilentgit/Multi-Board-Project-Test/arty-a7-100/
source ./create_project.tcl
# set proj_name "PmodI2S2"
# set brd_part "digilentinc.com:arty-a7-100:1.0"
# source ../scripts/create_project.tcl
## if {[info exists ::create_path]} {
## 	set dest_dir $::create_path
## } else {
## 	set dest_dir [file normalize [file dirname [info script]]/../proj]
## }
## puts "INFO: Creating new project in $dest_dir"
INFO: Creating new project in C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj
## cd $dest_dir
## set board_obj [get_boards -filter "NAME == $brd_part"]
## set board_name [get_property board_name $board_obj]
## set part [get_property part_name [get_board_components -of_objects $board_obj -filter "NAME =~ *part0*"]]
## set origin_dir ".."
## set orig_proj_dir "[file normalize "$origin_dir/proj"]"
## set repo_dir $origin_dir/repo
## create_project $proj_name $dest_dir
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.xpr
     C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.runs
     C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.sim
     C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.cache
     C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.hw
     C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.ip_user_files
source ./create_project.tcl
couldn't read file "./create_project.tcl": no such file or directory
cd ../arty-a7-100/
source ./create_project.tcl
# set proj_name "PmodI2S2"
# set brd_part "digilentinc.com:arty-a7-100:1.0"
# source ../scripts/create_project.tcl
## if {[info exists ::create_path]} {
## 	set dest_dir $::create_path
## } else {
## 	set dest_dir [file normalize [file dirname [info script]]/../proj]
## }
## puts "INFO: Creating new project in $dest_dir"
INFO: Creating new project in C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj
## cd $dest_dir
## set board_obj [get_boards -filter "NAME == $brd_part"]
## set board_name [get_property board_name $board_obj]
## set part [get_property part_name [get_board_components -of_objects $board_obj -filter "NAME =~ *part0*"]]
## set origin_dir ".."
## set orig_proj_dir "[file normalize "$origin_dir/proj"]"
## set repo_dir $origin_dir/repo
## create_project $proj_name $dest_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 884.832 ; gain = 59.125
## set proj_dir [get_property directory [current_project]]
## set obj [get_projects $proj_name]
## set_property "default_lib" "xil_defaultlib" $obj
## set_property "part" $part $obj
## set_property "board_part" $brd_part $obj
## set_property "simulator_language" "Mixed" $obj
## set_property "target_language" "VHDL" $obj
## set_property "corecontainer.enable" "0" $obj
## set_property "ip_cache_permissions" "read write" $obj
## set_property "ip_output_repo" "[file normalize "$repo_dir/cache"]" $obj
## if {[string equal [get_filesets -quiet sources_1] ""]} {
##   create_fileset -srcset sources_1
## }
## if {[string equal [get_filesets -quiet constrs_1] ""]} {
##   create_fileset -constrset constrs_1
## }
## set obj [get_filesets sources_1]
## set_property "ip_repo_paths" "[file normalize $repo_dir]" $obj
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/repo'.
## foreach src_dir [list $origin_dir/shared/src $origin_dir/$board_name/src] {
## 	# Add conventional sources
## 	add_files -quiet $src_dir/hdl
## 
## 	# Add IPs
## 	# TODO: handle IP containers files
## 	add_files -quiet [glob -nocomplain $src_dir/ip/*/*.xci]
## 
## 	# Add constraints
## 	add_files -fileset constrs_1 -quiet $src_dir/constraints
## }
## if {[string equal [get_runs -quiet synth_1] ""]} {
## 	create_run -name synth_1 -part $part -flow {Vivado Synthesis 2017} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
## } else {
## 	set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
## 	set_property flow "Vivado Synthesis 2017" [get_runs synth_1]
## }
## set obj [get_runs synth_1]
## set_property "part" $part $obj
## set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
## set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
## set_property "steps.synth_design.args.fsm_extraction" "off" $obj
## current_run -synthesis [get_runs synth_1]
## if {[string equal [get_runs -quiet impl_1] ""]} {
##   create_run -name impl_1 -part $part -flow {Vivado Implementation 2017} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
## } else {
##   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
##   set_property flow "Vivado Implementation 2017" [get_runs impl_1]
## }
## set obj [get_runs impl_1]
## set_property "part" $part $obj
## set_property "steps.opt_design.args.directive" "RuntimeOptimized" $obj
## set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
## set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
## current_run -implementation [get_runs impl_1]
## puts "INFO: Project created:$proj_name"
INFO: Project created:PmodI2S2
# set_property generic NUMBER_OF_SWITCHES=4 [current_fileset]
# set_property generic RESET_POLARITY=0 [current_fileset]
# report_ip_status -name ip_status 
# upgrade_ip -vlnv xilinx.com:ip:clk_wiz:5.4 [get_ips clk_wiz_0]
Upgrading 'clk_wiz_0'
INFO: [IP_Flow 19-3420] Updated clk_wiz_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
# export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
# set_property CONFIG.PRIM_IN_FREQ {100.000} [get_ips clk_wiz_0]
100.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Mon Apr 30 14:35:22 2018] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.runs/synth_1/runme.log
[Mon Apr 30 14:35:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/proj/PmodI2S2.runs/impl_1/runme.log
archive_project C:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/Arty-A7-100-Pmod-I2S2.xpr.zip -temp_dir C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18508-WK142 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18508-WK142' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arthur/Documents/DigilentGit/Multi-Board-Project-Test/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
