|fft_t
clk => test_point:inst5.clk
clk => ADC_CLK.DATAIN
clk => DAC_CLK.DATAIN
clk => fft_fifo_design:inst1.clk
reset_n => fft_fifo_design:inst1.reset_n
sink_real[0] => fft_fifo_design:inst1.sink_real[0]
sink_real[1] => fft_fifo_design:inst1.sink_real[1]
sink_real[2] => fft_fifo_design:inst1.sink_real[2]
sink_real[3] => fft_fifo_design:inst1.sink_real[3]
sink_real[4] => fft_fifo_design:inst1.sink_real[4]
sink_real[5] => fft_fifo_design:inst1.sink_real[5]
sink_real[6] => fft_fifo_design:inst1.sink_real[6]
sink_real[7] => fft_fifo_design:inst1.sink_real[7]


|fft_t|test_point:inst5
clk => point_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK


|fft_t|fft_fifo_design:inst1
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control
clk => clk.IN1
reset_n => reset_n.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut
clk => clk.IN1
reset_n => reset_n.IN1
inverse => inverse.IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst
clk => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn_stream.CLK
clk => fft_dirn_held_o2.CLK
clk => fft_dirn_held_o.CLK
clk => fft_dirn_held.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => dav_int.CLK
clk => load_block.CLK
clk => sample_count[0].CLK
clk => sample_count[1].CLK
clk => sample_count[2].CLK
clk => sample_count[3].CLK
clk => sample_count[4].CLK
clk => sample_count[5].CLK
clk => sample_count[6].CLK
clk => sample_count[7].CLK
clk => sample_count[8].CLK
clk => lpp_count[0].CLK
clk => lpp_count[1].CLK
clk => lpp_count[2].CLK
clk => lpp_count[3].CLK
clk => lpp_count[4].CLK
clk => lpp_count[5].CLK
clk => lpp_count[6].CLK
clk => lpp_count[7].CLK
clk => lpp_count[8].CLK
clk => lpp_count[9].CLK
clk => val_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => blk_exp_accum[0].CLK
clk => blk_exp_accum[1].CLK
clk => blk_exp_accum[2].CLK
clk => blk_exp_accum[3].CLK
clk => blk_exp_accum[4].CLK
clk => blk_exp_accum[5].CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => lpp_ram_data_out_sw[1][0].CLK
clk => lpp_ram_data_out_sw[1][1].CLK
clk => lpp_ram_data_out_sw[1][2].CLK
clk => lpp_ram_data_out_sw[1][3].CLK
clk => lpp_ram_data_out_sw[1][4].CLK
clk => lpp_ram_data_out_sw[1][5].CLK
clk => lpp_ram_data_out_sw[1][6].CLK
clk => lpp_ram_data_out_sw[1][7].CLK
clk => lpp_ram_data_out_sw[1][8].CLK
clk => lpp_ram_data_out_sw[1][9].CLK
clk => lpp_ram_data_out_sw[1][10].CLK
clk => lpp_ram_data_out_sw[1][11].CLK
clk => lpp_ram_data_out_sw[1][12].CLK
clk => lpp_ram_data_out_sw[1][13].CLK
clk => lpp_ram_data_out_sw[1][14].CLK
clk => lpp_ram_data_out_sw[1][15].CLK
clk => lpp_ram_data_out_sw[0][0].CLK
clk => lpp_ram_data_out_sw[0][1].CLK
clk => lpp_ram_data_out_sw[0][2].CLK
clk => lpp_ram_data_out_sw[0][3].CLK
clk => lpp_ram_data_out_sw[0][4].CLK
clk => lpp_ram_data_out_sw[0][5].CLK
clk => lpp_ram_data_out_sw[0][6].CLK
clk => lpp_ram_data_out_sw[0][7].CLK
clk => lpp_ram_data_out_sw[0][8].CLK
clk => lpp_ram_data_out_sw[0][9].CLK
clk => lpp_ram_data_out_sw[0][10].CLK
clk => lpp_ram_data_out_sw[0][11].CLK
clk => lpp_ram_data_out_sw[0][12].CLK
clk => lpp_ram_data_out_sw[0][13].CLK
clk => lpp_ram_data_out_sw[0][14].CLK
clk => lpp_ram_data_out_sw[0][15].CLK
clk => lpp_sel.CLK
clk => lpp_count_offset[0].CLK
clk => lpp_count_offset[1].CLK
clk => lpp_count_offset[2].CLK
clk => lpp_count_offset[3].CLK
clk => lpp_count_offset[4].CLK
clk => lpp_count_offset[5].CLK
clk => lpp_count_offset[6].CLK
clk => lpp_count_offset[7].CLK
clk => lpp_count_offset[8].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => rdaddress_c_bus[0].CLK
clk => rdaddress_c_bus[1].CLK
clk => rdaddress_c_bus[2].CLK
clk => rdaddress_c_bus[3].CLK
clk => rdaddress_c_bus[4].CLK
clk => rdaddress_c_bus[5].CLK
clk => rdaddress_c_bus[6].CLK
clk => rdaddress_c_bus[7].CLK
clk => rdaddress_c_bus[8].CLK
clk => rdaddress_c_bus[9].CLK
clk => rdaddress_c_bus[10].CLK
clk => rdaddress_c_bus[11].CLK
clk => rdaddress_c_bus[12].CLK
clk => rdaddress_c_bus[13].CLK
clk => rdaddress_c_bus[14].CLK
clk => rdaddress_c_bus[15].CLK
clk => rdaddress_c_bus[16].CLK
clk => rdaddress_c_bus[17].CLK
clk => rdaddress_c_bus[18].CLK
clk => rdaddress_c_bus[19].CLK
clk => rdaddress_c_bus[20].CLK
clk => rdaddress_c_bus[21].CLK
clk => rdaddress_c_bus[22].CLK
clk => rdaddress_c_bus[23].CLK
clk => rdaddress_c_bus[24].CLK
clk => rdaddress_c_bus[25].CLK
clk => rdaddress_c_bus[26].CLK
clk => rdaddress_c_bus[27].CLK
clk => en_slb.CLK
clk => twiddle_data[2][1][0].CLK
clk => twiddle_data[2][1][1].CLK
clk => twiddle_data[2][1][2].CLK
clk => twiddle_data[2][1][3].CLK
clk => twiddle_data[2][1][4].CLK
clk => twiddle_data[2][1][5].CLK
clk => twiddle_data[2][1][6].CLK
clk => twiddle_data[2][1][7].CLK
clk => twiddle_data[2][0][0].CLK
clk => twiddle_data[2][0][1].CLK
clk => twiddle_data[2][0][2].CLK
clk => twiddle_data[2][0][3].CLK
clk => twiddle_data[2][0][4].CLK
clk => twiddle_data[2][0][5].CLK
clk => twiddle_data[2][0][6].CLK
clk => twiddle_data[2][0][7].CLK
clk => twiddle_data[1][1][0].CLK
clk => twiddle_data[1][1][1].CLK
clk => twiddle_data[1][1][2].CLK
clk => twiddle_data[1][1][3].CLK
clk => twiddle_data[1][1][4].CLK
clk => twiddle_data[1][1][5].CLK
clk => twiddle_data[1][1][6].CLK
clk => twiddle_data[1][1][7].CLK
clk => twiddle_data[1][0][0].CLK
clk => twiddle_data[1][0][1].CLK
clk => twiddle_data[1][0][2].CLK
clk => twiddle_data[1][0][3].CLK
clk => twiddle_data[1][0][4].CLK
clk => twiddle_data[1][0][5].CLK
clk => twiddle_data[1][0][6].CLK
clk => twiddle_data[1][0][7].CLK
clk => twiddle_data[0][1][0].CLK
clk => twiddle_data[0][1][1].CLK
clk => twiddle_data[0][1][2].CLK
clk => twiddle_data[0][1][3].CLK
clk => twiddle_data[0][1][4].CLK
clk => twiddle_data[0][1][5].CLK
clk => twiddle_data[0][1][6].CLK
clk => twiddle_data[0][1][7].CLK
clk => twiddle_data[0][0][0].CLK
clk => twiddle_data[0][0][1].CLK
clk => twiddle_data[0][0][2].CLK
clk => twiddle_data[0][0][3].CLK
clk => twiddle_data[0][0][4].CLK
clk => twiddle_data[0][0][5].CLK
clk => twiddle_data[0][0][6].CLK
clk => twiddle_data[0][0][7].CLK
clk => sw_r_tdl[4][0].CLK
clk => sw_r_tdl[4][1].CLK
clk => sw_r_tdl[3][0].CLK
clk => sw_r_tdl[3][1].CLK
clk => sw_r_tdl[2][0].CLK
clk => sw_r_tdl[2][1].CLK
clk => sw_r_tdl[1][0].CLK
clk => sw_r_tdl[1][1].CLK
clk => sw_r_tdl[0][0].CLK
clk => sw_r_tdl[0][1].CLK
clk => wren_b[0].CLK
clk => wren_b[1].CLK
clk => wren_b[2].CLK
clk => wren_b[3].CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wd_vec[0].CLK
clk => wd_vec[1].CLK
clk => wd_vec[2].CLK
clk => wd_vec[3].CLK
clk => wd_vec[4].CLK
clk => wd_vec[5].CLK
clk => wd_vec[6].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => wc_vec[2].CLK
clk => wc_vec[3].CLK
clk => wc_vec[4].CLK
clk => wc_vec[5].CLK
clk => wc_vec[6].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_cd_en[2].CLK
clk => p_tdl[18][0].CLK
clk => p_tdl[18][1].CLK
clk => p_tdl[18][2].CLK
clk => p_tdl[17][0].CLK
clk => p_tdl[17][1].CLK
clk => p_tdl[17][2].CLK
clk => p_tdl[16][0].CLK
clk => p_tdl[16][1].CLK
clk => p_tdl[16][2].CLK
clk => p_tdl[15][0].CLK
clk => p_tdl[15][1].CLK
clk => p_tdl[15][2].CLK
clk => p_tdl[14][0].CLK
clk => p_tdl[14][1].CLK
clk => p_tdl[14][2].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => ram_a_not_b_vec[27].CLK
clk => ram_a_not_b_vec[28].CLK
clk => ram_a_not_b_vec[29].CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => data_count_sig[8].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter_fft_111:gen_gt256_mk:ctrl.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_npd.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_bdd.clk
clk => asj_fft_wrengen_fft_111:sel_we.clk
clk => asj_fft_in_write_sgl_fft_111:writer.clk
clk => asj_fft_cnt_ctrl_fft_111:ccc.clk
clk => asj_fft_4dp_ram_fft_111:dat_A.clk
clk => asj_fft_4dp_ram_fft_111:dat_B.clk
clk => asj_fft_4dp_ram_fft_111:gen_M4K_Output:dat_C.clk
clk => asj_fft_4dp_ram_fft_111:gen_M4K_Output:dat_D.clk
clk => asj_fft_dataadgen_fft_111:rd_adgen.clk
clk => asj_fft_cxb_addr_fft_111:ram_cxb_rd.clk
clk => asj_fft_tdl_fft_111:gen_wrsw_2:k_delay.clk
clk => asj_fft_tdl_fft_111:gen_wrsw_2:p_delay.clk
clk => asj_fft_wrswgen_fft_111:gen_wrsw_2:get_wr_swtiches.clk
clk => asj_fft_dataadgen_fft_111:gen_wrsw_2:wr_adgen.clk
clk => asj_fft_cxb_addr_fft_111:gen_wrsw_2:ram_cxb_wr.clk
clk => asj_fft_cxb_data_fft_111:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp_fft_111:gen_dft_2:bfpdft.clk
clk => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done.clk
clk => asj_fft_bfp_ctrl_fft_111:gen_dft_2:bfpc.clk
clk => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done2.clk
clk => asj_fft_twadgen_fft_111:twid_factors.clk
clk => asj_fft_3dp_rom_fft_111:twrom.clk
clk => asj_fft_lpprdadr2gen_fft_111:gen_radix_2_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_addr_fft_111:gen_radix_2_last_pass:ram_cxb_rd_lpp.clk
clk => asj_fft_tdl_bit_fft_111:gen_radix_2_last_pass:delay_mid.clk
clk => asj_fft_lpp_serial_r2_fft_111:gen_radix_2_last_pass:lpp_r2.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_lpp_en.clk
clk => fft_s2_cur~3.DATAIN
clk => fft_s1_cur~6.DATAIN
reset_n => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1.reset_n
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_sel.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => sop_out.OUTPUTSELECT
reset_n => val_out.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => fft_dirn.OUTPUTSELECT
reset_n => fft_dirn_held.OUTPUTSELECT
reset_n => fft_dirn_held_o.OUTPUTSELECT
reset_n => fft_dirn_held_o2.OUTPUTSELECT
reset_n => fft_dirn_stream.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => data_count_sig[8].ACLR
reset_n => asj_fft_m_k_counter_fft_111:gen_gt256_mk:ctrl.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_npd.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_bdd.reset
reset_n => asj_fft_wrengen_fft_111:sel_we.reset
reset_n => asj_fft_in_write_sgl_fft_111:writer.reset
reset_n => asj_fft_dft_bfp_fft_111:gen_dft_2:bfpdft.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done.reset
reset_n => asj_fft_bfp_ctrl_fft_111:gen_dft_2:bfpc.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done2.reset
reset_n => asj_fft_lpprdadr2gen_fft_111:gen_radix_2_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial_r2_fft_111:gen_radix_2_last_pass:lpp_r2.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_lpp_en.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
reset_n => master_sink_ena.DATAIN
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => fft_dirn.DATAB
sink_real[0] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_real[1] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_real[2] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_real[3] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_real[4] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[5] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[6] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[7] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_imag[0] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_sop => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_valid
sink_error[0] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_ready => auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_ready


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => out_cnt[8].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_e9h1:auto_generated.data[0]
data[1] => scfifo_e9h1:auto_generated.data[1]
data[2] => scfifo_e9h1:auto_generated.data[2]
data[3] => scfifo_e9h1:auto_generated.data[3]
data[4] => scfifo_e9h1:auto_generated.data[4]
data[5] => scfifo_e9h1:auto_generated.data[5]
data[6] => scfifo_e9h1:auto_generated.data[6]
data[7] => scfifo_e9h1:auto_generated.data[7]
data[8] => scfifo_e9h1:auto_generated.data[8]
data[9] => scfifo_e9h1:auto_generated.data[9]
data[10] => scfifo_e9h1:auto_generated.data[10]
data[11] => scfifo_e9h1:auto_generated.data[11]
data[12] => scfifo_e9h1:auto_generated.data[12]
data[13] => scfifo_e9h1:auto_generated.data[13]
data[14] => scfifo_e9h1:auto_generated.data[14]
data[15] => scfifo_e9h1:auto_generated.data[15]
data[16] => scfifo_e9h1:auto_generated.data[16]
data[17] => scfifo_e9h1:auto_generated.data[17]
wrreq => scfifo_e9h1:auto_generated.wrreq
rdreq => scfifo_e9h1:auto_generated.rdreq
clock => scfifo_e9h1:auto_generated.clock
aclr => scfifo_e9h1:auto_generated.aclr
sclr => scfifo_e9h1:auto_generated.sclr


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated
aclr => a_dpfifo_7k81:dpfifo.aclr
aclr => dffe_af.IN0
clock => a_dpfifo_7k81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_7k81:dpfifo.data[0]
data[1] => a_dpfifo_7k81:dpfifo.data[1]
data[2] => a_dpfifo_7k81:dpfifo.data[2]
data[3] => a_dpfifo_7k81:dpfifo.data[3]
data[4] => a_dpfifo_7k81:dpfifo.data[4]
data[5] => a_dpfifo_7k81:dpfifo.data[5]
data[6] => a_dpfifo_7k81:dpfifo.data[6]
data[7] => a_dpfifo_7k81:dpfifo.data[7]
data[8] => a_dpfifo_7k81:dpfifo.data[8]
data[9] => a_dpfifo_7k81:dpfifo.data[9]
data[10] => a_dpfifo_7k81:dpfifo.data[10]
data[11] => a_dpfifo_7k81:dpfifo.data[11]
data[12] => a_dpfifo_7k81:dpfifo.data[12]
data[13] => a_dpfifo_7k81:dpfifo.data[13]
data[14] => a_dpfifo_7k81:dpfifo.data[14]
data[15] => a_dpfifo_7k81:dpfifo.data[15]
data[16] => a_dpfifo_7k81:dpfifo.data[16]
data[17] => a_dpfifo_7k81:dpfifo.data[17]
rdreq => a_dpfifo_7k81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_7k81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_7k81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_bjb:rd_ptr_msb.aclr
aclr => cntr_oj7:usedw_counter.aclr
aclr => cntr_cjb:wr_ptr.aclr
clock => altsyncram_eof1:FIFOram.clock0
clock => altsyncram_eof1:FIFOram.clock1
clock => cntr_bjb:rd_ptr_msb.clock
clock => cntr_oj7:usedw_counter.clock
clock => cntr_cjb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_eof1:FIFOram.data_a[0]
data[1] => altsyncram_eof1:FIFOram.data_a[1]
data[2] => altsyncram_eof1:FIFOram.data_a[2]
data[3] => altsyncram_eof1:FIFOram.data_a[3]
data[4] => altsyncram_eof1:FIFOram.data_a[4]
data[5] => altsyncram_eof1:FIFOram.data_a[5]
data[6] => altsyncram_eof1:FIFOram.data_a[6]
data[7] => altsyncram_eof1:FIFOram.data_a[7]
data[8] => altsyncram_eof1:FIFOram.data_a[8]
data[9] => altsyncram_eof1:FIFOram.data_a[9]
data[10] => altsyncram_eof1:FIFOram.data_a[10]
data[11] => altsyncram_eof1:FIFOram.data_a[11]
data[12] => altsyncram_eof1:FIFOram.data_a[12]
data[13] => altsyncram_eof1:FIFOram.data_a[13]
data[14] => altsyncram_eof1:FIFOram.data_a[14]
data[15] => altsyncram_eof1:FIFOram.data_a[15]
data[16] => altsyncram_eof1:FIFOram.data_a[16]
data[17] => altsyncram_eof1:FIFOram.data_a[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_eof1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_bjb:rd_ptr_msb.sclr
sclr => cntr_oj7:usedw_counter.sclr
sclr => cntr_cjb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => altsyncram_eof1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_oj7:usedw_counter.updown
wreq => cntr_cjb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:two_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_bjb:rd_ptr_msb
aclr => counter_reg_bit2a[1].ACLR
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter
aclr => counter_reg_bit3a[2].ACLR
aclr => counter_reg_bit3a[1].ACLR
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_cjb:wr_ptr
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int1[8].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => data_count_int[8].CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int[8].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_count_int1[8].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
data_count[8] => data_count_int[8].DATAIN
data_count[8] => data_count_int1[8].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => next_block_d5.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => next_block_d5.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~3.DATAIN
reset => cnt_k.IN1
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
next_block => next_block_d.DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrengen_fft_111:sel_we
clk => wc_i.CLK
clk => wd_i.CLK
clk => lpp_c_i.CLK
clk => lpp_d_i.CLK
global_clock_enable => wc_i.ENA
global_clock_enable => wd_i.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => lpp_d_i.ENA
reset => lpp_d_i.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
reset => wd_i.OUTPUTSELECT
reset => wc_i.OUTPUTSELECT
p_count[0] => Equal0.IN5
p_count[1] => Equal0.IN4
p_count[2] => Equal0.IN3
anb => wd_i.DATAB
anb => lpp_c_i.DATAA
anb => lpp_d_i.DATAA
anb => wc_i.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => wr_addr[4].CLK
clk => wr_addr[5].CLK
clk => wr_addr[6].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => str_count_en.CLK
clk => next_block~reg0.CLK
clk => anb.CLK
clk => data_rdy_int.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
global_clock_enable => wr_addr[6].ENA
global_clock_enable => wr_addr[5].ENA
global_clock_enable => wr_addr[4].ENA
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => str_count_en.ENA
global_clock_enable => next_block~reg0.ENA
global_clock_enable => anb.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => count[8].ENA
reset => counter_i.IN0
reset => data_rdy_int.OUTPUTSELECT
reset => anb.OUTPUTSELECT
reset => next_block.OUTPUTSELECT
reset => str_count_en.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
stp => counter_i.IN1
stp => str_count_en.OUTPUTSELECT
val => count_enable.IN1
block_done => ~NO_FANOUT~
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_a_bus[16]~reg0.CLK
clk => rdaddress_a_bus[17]~reg0.CLK
clk => rdaddress_a_bus[18]~reg0.CLK
clk => rdaddress_a_bus[19]~reg0.CLK
clk => rdaddress_a_bus[20]~reg0.CLK
clk => rdaddress_a_bus[21]~reg0.CLK
clk => rdaddress_a_bus[22]~reg0.CLK
clk => rdaddress_a_bus[23]~reg0.CLK
clk => rdaddress_a_bus[24]~reg0.CLK
clk => rdaddress_a_bus[25]~reg0.CLK
clk => rdaddress_a_bus[26]~reg0.CLK
clk => rdaddress_a_bus[27]~reg0.CLK
clk => rdaddress_b_bus[0]~reg0.CLK
clk => rdaddress_b_bus[1]~reg0.CLK
clk => rdaddress_b_bus[2]~reg0.CLK
clk => rdaddress_b_bus[3]~reg0.CLK
clk => rdaddress_b_bus[4]~reg0.CLK
clk => rdaddress_b_bus[5]~reg0.CLK
clk => rdaddress_b_bus[6]~reg0.CLK
clk => rdaddress_b_bus[7]~reg0.CLK
clk => rdaddress_b_bus[8]~reg0.CLK
clk => rdaddress_b_bus[9]~reg0.CLK
clk => rdaddress_b_bus[10]~reg0.CLK
clk => rdaddress_b_bus[11]~reg0.CLK
clk => rdaddress_b_bus[12]~reg0.CLK
clk => rdaddress_b_bus[13]~reg0.CLK
clk => rdaddress_b_bus[14]~reg0.CLK
clk => rdaddress_b_bus[15]~reg0.CLK
clk => rdaddress_b_bus[16]~reg0.CLK
clk => rdaddress_b_bus[17]~reg0.CLK
clk => rdaddress_b_bus[18]~reg0.CLK
clk => rdaddress_b_bus[19]~reg0.CLK
clk => rdaddress_b_bus[20]~reg0.CLK
clk => rdaddress_b_bus[21]~reg0.CLK
clk => rdaddress_b_bus[22]~reg0.CLK
clk => rdaddress_b_bus[23]~reg0.CLK
clk => rdaddress_b_bus[24]~reg0.CLK
clk => rdaddress_b_bus[25]~reg0.CLK
clk => rdaddress_b_bus[26]~reg0.CLK
clk => rdaddress_b_bus[27]~reg0.CLK
clk => ram_data_out3[0]~reg0.CLK
clk => ram_data_out3[1]~reg0.CLK
clk => ram_data_out3[2]~reg0.CLK
clk => ram_data_out3[3]~reg0.CLK
clk => ram_data_out3[4]~reg0.CLK
clk => ram_data_out3[5]~reg0.CLK
clk => ram_data_out3[6]~reg0.CLK
clk => ram_data_out3[7]~reg0.CLK
clk => ram_data_out3[8]~reg0.CLK
clk => ram_data_out3[9]~reg0.CLK
clk => ram_data_out3[10]~reg0.CLK
clk => ram_data_out3[11]~reg0.CLK
clk => ram_data_out3[12]~reg0.CLK
clk => ram_data_out3[13]~reg0.CLK
clk => ram_data_out3[14]~reg0.CLK
clk => ram_data_out3[15]~reg0.CLK
clk => ram_data_out2[0]~reg0.CLK
clk => ram_data_out2[1]~reg0.CLK
clk => ram_data_out2[2]~reg0.CLK
clk => ram_data_out2[3]~reg0.CLK
clk => ram_data_out2[4]~reg0.CLK
clk => ram_data_out2[5]~reg0.CLK
clk => ram_data_out2[6]~reg0.CLK
clk => ram_data_out2[7]~reg0.CLK
clk => ram_data_out2[8]~reg0.CLK
clk => ram_data_out2[9]~reg0.CLK
clk => ram_data_out2[10]~reg0.CLK
clk => ram_data_out2[11]~reg0.CLK
clk => ram_data_out2[12]~reg0.CLK
clk => ram_data_out2[13]~reg0.CLK
clk => ram_data_out2[14]~reg0.CLK
clk => ram_data_out2[15]~reg0.CLK
clk => ram_data_out1[0]~reg0.CLK
clk => ram_data_out1[1]~reg0.CLK
clk => ram_data_out1[2]~reg0.CLK
clk => ram_data_out1[3]~reg0.CLK
clk => ram_data_out1[4]~reg0.CLK
clk => ram_data_out1[5]~reg0.CLK
clk => ram_data_out1[6]~reg0.CLK
clk => ram_data_out1[7]~reg0.CLK
clk => ram_data_out1[8]~reg0.CLK
clk => ram_data_out1[9]~reg0.CLK
clk => ram_data_out1[10]~reg0.CLK
clk => ram_data_out1[11]~reg0.CLK
clk => ram_data_out1[12]~reg0.CLK
clk => ram_data_out1[13]~reg0.CLK
clk => ram_data_out1[14]~reg0.CLK
clk => ram_data_out1[15]~reg0.CLK
clk => ram_data_out0[0]~reg0.CLK
clk => ram_data_out0[1]~reg0.CLK
clk => ram_data_out0[2]~reg0.CLK
clk => ram_data_out0[3]~reg0.CLK
clk => ram_data_out0[4]~reg0.CLK
clk => ram_data_out0[5]~reg0.CLK
clk => ram_data_out0[6]~reg0.CLK
clk => ram_data_out0[7]~reg0.CLK
clk => ram_data_out0[8]~reg0.CLK
clk => ram_data_out0[9]~reg0.CLK
clk => ram_data_out0[10]~reg0.CLK
clk => ram_data_out0[11]~reg0.CLK
clk => ram_data_out0[12]~reg0.CLK
clk => ram_data_out0[13]~reg0.CLK
clk => ram_data_out0[14]~reg0.CLK
clk => ram_data_out0[15]~reg0.CLK
clk => b_ram_data_in_bus[0]~reg0.CLK
clk => b_ram_data_in_bus[1]~reg0.CLK
clk => b_ram_data_in_bus[2]~reg0.CLK
clk => b_ram_data_in_bus[3]~reg0.CLK
clk => b_ram_data_in_bus[4]~reg0.CLK
clk => b_ram_data_in_bus[5]~reg0.CLK
clk => b_ram_data_in_bus[6]~reg0.CLK
clk => b_ram_data_in_bus[7]~reg0.CLK
clk => b_ram_data_in_bus[8]~reg0.CLK
clk => b_ram_data_in_bus[9]~reg0.CLK
clk => b_ram_data_in_bus[10]~reg0.CLK
clk => b_ram_data_in_bus[11]~reg0.CLK
clk => b_ram_data_in_bus[12]~reg0.CLK
clk => b_ram_data_in_bus[13]~reg0.CLK
clk => b_ram_data_in_bus[14]~reg0.CLK
clk => b_ram_data_in_bus[15]~reg0.CLK
clk => b_ram_data_in_bus[16]~reg0.CLK
clk => b_ram_data_in_bus[17]~reg0.CLK
clk => b_ram_data_in_bus[18]~reg0.CLK
clk => b_ram_data_in_bus[19]~reg0.CLK
clk => b_ram_data_in_bus[20]~reg0.CLK
clk => b_ram_data_in_bus[21]~reg0.CLK
clk => b_ram_data_in_bus[22]~reg0.CLK
clk => b_ram_data_in_bus[23]~reg0.CLK
clk => b_ram_data_in_bus[24]~reg0.CLK
clk => b_ram_data_in_bus[25]~reg0.CLK
clk => b_ram_data_in_bus[26]~reg0.CLK
clk => b_ram_data_in_bus[27]~reg0.CLK
clk => b_ram_data_in_bus[28]~reg0.CLK
clk => b_ram_data_in_bus[29]~reg0.CLK
clk => b_ram_data_in_bus[30]~reg0.CLK
clk => b_ram_data_in_bus[31]~reg0.CLK
clk => b_ram_data_in_bus[32]~reg0.CLK
clk => b_ram_data_in_bus[33]~reg0.CLK
clk => b_ram_data_in_bus[34]~reg0.CLK
clk => b_ram_data_in_bus[35]~reg0.CLK
clk => b_ram_data_in_bus[36]~reg0.CLK
clk => b_ram_data_in_bus[37]~reg0.CLK
clk => b_ram_data_in_bus[38]~reg0.CLK
clk => b_ram_data_in_bus[39]~reg0.CLK
clk => b_ram_data_in_bus[40]~reg0.CLK
clk => b_ram_data_in_bus[41]~reg0.CLK
clk => b_ram_data_in_bus[42]~reg0.CLK
clk => b_ram_data_in_bus[43]~reg0.CLK
clk => b_ram_data_in_bus[44]~reg0.CLK
clk => b_ram_data_in_bus[45]~reg0.CLK
clk => b_ram_data_in_bus[46]~reg0.CLK
clk => b_ram_data_in_bus[47]~reg0.CLK
clk => b_ram_data_in_bus[48]~reg0.CLK
clk => b_ram_data_in_bus[49]~reg0.CLK
clk => b_ram_data_in_bus[50]~reg0.CLK
clk => b_ram_data_in_bus[51]~reg0.CLK
clk => b_ram_data_in_bus[52]~reg0.CLK
clk => b_ram_data_in_bus[53]~reg0.CLK
clk => b_ram_data_in_bus[54]~reg0.CLK
clk => b_ram_data_in_bus[55]~reg0.CLK
clk => b_ram_data_in_bus[56]~reg0.CLK
clk => b_ram_data_in_bus[57]~reg0.CLK
clk => b_ram_data_in_bus[58]~reg0.CLK
clk => b_ram_data_in_bus[59]~reg0.CLK
clk => b_ram_data_in_bus[60]~reg0.CLK
clk => b_ram_data_in_bus[61]~reg0.CLK
clk => b_ram_data_in_bus[62]~reg0.CLK
clk => b_ram_data_in_bus[63]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => a_ram_data_in_bus[48]~reg0.CLK
clk => a_ram_data_in_bus[49]~reg0.CLK
clk => a_ram_data_in_bus[50]~reg0.CLK
clk => a_ram_data_in_bus[51]~reg0.CLK
clk => a_ram_data_in_bus[52]~reg0.CLK
clk => a_ram_data_in_bus[53]~reg0.CLK
clk => a_ram_data_in_bus[54]~reg0.CLK
clk => a_ram_data_in_bus[55]~reg0.CLK
clk => a_ram_data_in_bus[56]~reg0.CLK
clk => a_ram_data_in_bus[57]~reg0.CLK
clk => a_ram_data_in_bus[58]~reg0.CLK
clk => a_ram_data_in_bus[59]~reg0.CLK
clk => a_ram_data_in_bus[60]~reg0.CLK
clk => a_ram_data_in_bus[61]~reg0.CLK
clk => a_ram_data_in_bus[62]~reg0.CLK
clk => a_ram_data_in_bus[63]~reg0.CLK
clk => wraddress_b_bus[0]~reg0.CLK
clk => wraddress_b_bus[1]~reg0.CLK
clk => wraddress_b_bus[2]~reg0.CLK
clk => wraddress_b_bus[3]~reg0.CLK
clk => wraddress_b_bus[4]~reg0.CLK
clk => wraddress_b_bus[5]~reg0.CLK
clk => wraddress_b_bus[6]~reg0.CLK
clk => wraddress_b_bus[7]~reg0.CLK
clk => wraddress_b_bus[8]~reg0.CLK
clk => wraddress_b_bus[9]~reg0.CLK
clk => wraddress_b_bus[10]~reg0.CLK
clk => wraddress_b_bus[11]~reg0.CLK
clk => wraddress_b_bus[12]~reg0.CLK
clk => wraddress_b_bus[13]~reg0.CLK
clk => wraddress_b_bus[14]~reg0.CLK
clk => wraddress_b_bus[15]~reg0.CLK
clk => wraddress_b_bus[16]~reg0.CLK
clk => wraddress_b_bus[17]~reg0.CLK
clk => wraddress_b_bus[18]~reg0.CLK
clk => wraddress_b_bus[19]~reg0.CLK
clk => wraddress_b_bus[20]~reg0.CLK
clk => wraddress_b_bus[21]~reg0.CLK
clk => wraddress_b_bus[22]~reg0.CLK
clk => wraddress_b_bus[23]~reg0.CLK
clk => wraddress_b_bus[24]~reg0.CLK
clk => wraddress_b_bus[25]~reg0.CLK
clk => wraddress_b_bus[26]~reg0.CLK
clk => wraddress_b_bus[27]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
clk => wraddress_a_bus[16]~reg0.CLK
clk => wraddress_a_bus[17]~reg0.CLK
clk => wraddress_a_bus[18]~reg0.CLK
clk => wraddress_a_bus[19]~reg0.CLK
clk => wraddress_a_bus[20]~reg0.CLK
clk => wraddress_a_bus[21]~reg0.CLK
clk => wraddress_a_bus[22]~reg0.CLK
clk => wraddress_a_bus[23]~reg0.CLK
clk => wraddress_a_bus[24]~reg0.CLK
clk => wraddress_a_bus[25]~reg0.CLK
clk => wraddress_a_bus[26]~reg0.CLK
clk => wraddress_a_bus[27]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_a_bus[16]~reg0.ENA
global_clock_enable => rdaddress_a_bus[17]~reg0.ENA
global_clock_enable => rdaddress_a_bus[18]~reg0.ENA
global_clock_enable => rdaddress_a_bus[19]~reg0.ENA
global_clock_enable => rdaddress_a_bus[20]~reg0.ENA
global_clock_enable => rdaddress_a_bus[21]~reg0.ENA
global_clock_enable => rdaddress_a_bus[22]~reg0.ENA
global_clock_enable => rdaddress_a_bus[23]~reg0.ENA
global_clock_enable => rdaddress_a_bus[24]~reg0.ENA
global_clock_enable => rdaddress_a_bus[25]~reg0.ENA
global_clock_enable => rdaddress_a_bus[26]~reg0.ENA
global_clock_enable => rdaddress_a_bus[27]~reg0.ENA
global_clock_enable => rdaddress_b_bus[0]~reg0.ENA
global_clock_enable => rdaddress_b_bus[1]~reg0.ENA
global_clock_enable => rdaddress_b_bus[2]~reg0.ENA
global_clock_enable => rdaddress_b_bus[3]~reg0.ENA
global_clock_enable => rdaddress_b_bus[4]~reg0.ENA
global_clock_enable => rdaddress_b_bus[5]~reg0.ENA
global_clock_enable => rdaddress_b_bus[6]~reg0.ENA
global_clock_enable => rdaddress_b_bus[7]~reg0.ENA
global_clock_enable => rdaddress_b_bus[8]~reg0.ENA
global_clock_enable => rdaddress_b_bus[9]~reg0.ENA
global_clock_enable => rdaddress_b_bus[10]~reg0.ENA
global_clock_enable => rdaddress_b_bus[11]~reg0.ENA
global_clock_enable => rdaddress_b_bus[12]~reg0.ENA
global_clock_enable => rdaddress_b_bus[13]~reg0.ENA
global_clock_enable => rdaddress_b_bus[14]~reg0.ENA
global_clock_enable => rdaddress_b_bus[15]~reg0.ENA
global_clock_enable => rdaddress_b_bus[16]~reg0.ENA
global_clock_enable => rdaddress_b_bus[17]~reg0.ENA
global_clock_enable => rdaddress_b_bus[18]~reg0.ENA
global_clock_enable => rdaddress_b_bus[19]~reg0.ENA
global_clock_enable => rdaddress_b_bus[20]~reg0.ENA
global_clock_enable => rdaddress_b_bus[21]~reg0.ENA
global_clock_enable => rdaddress_b_bus[22]~reg0.ENA
global_clock_enable => rdaddress_b_bus[23]~reg0.ENA
global_clock_enable => rdaddress_b_bus[24]~reg0.ENA
global_clock_enable => rdaddress_b_bus[25]~reg0.ENA
global_clock_enable => rdaddress_b_bus[26]~reg0.ENA
global_clock_enable => rdaddress_b_bus[27]~reg0.ENA
global_clock_enable => ram_data_out3[0]~reg0.ENA
global_clock_enable => ram_data_out3[1]~reg0.ENA
global_clock_enable => ram_data_out3[2]~reg0.ENA
global_clock_enable => ram_data_out3[3]~reg0.ENA
global_clock_enable => ram_data_out3[4]~reg0.ENA
global_clock_enable => ram_data_out3[5]~reg0.ENA
global_clock_enable => ram_data_out3[6]~reg0.ENA
global_clock_enable => ram_data_out3[7]~reg0.ENA
global_clock_enable => ram_data_out3[8]~reg0.ENA
global_clock_enable => ram_data_out3[9]~reg0.ENA
global_clock_enable => ram_data_out3[10]~reg0.ENA
global_clock_enable => ram_data_out3[11]~reg0.ENA
global_clock_enable => ram_data_out3[12]~reg0.ENA
global_clock_enable => ram_data_out3[13]~reg0.ENA
global_clock_enable => ram_data_out3[14]~reg0.ENA
global_clock_enable => ram_data_out3[15]~reg0.ENA
global_clock_enable => ram_data_out2[0]~reg0.ENA
global_clock_enable => ram_data_out2[1]~reg0.ENA
global_clock_enable => ram_data_out2[2]~reg0.ENA
global_clock_enable => ram_data_out2[3]~reg0.ENA
global_clock_enable => ram_data_out2[4]~reg0.ENA
global_clock_enable => ram_data_out2[5]~reg0.ENA
global_clock_enable => ram_data_out2[6]~reg0.ENA
global_clock_enable => ram_data_out2[7]~reg0.ENA
global_clock_enable => ram_data_out2[8]~reg0.ENA
global_clock_enable => ram_data_out2[9]~reg0.ENA
global_clock_enable => ram_data_out2[10]~reg0.ENA
global_clock_enable => ram_data_out2[11]~reg0.ENA
global_clock_enable => ram_data_out2[12]~reg0.ENA
global_clock_enable => ram_data_out2[13]~reg0.ENA
global_clock_enable => ram_data_out2[14]~reg0.ENA
global_clock_enable => ram_data_out2[15]~reg0.ENA
global_clock_enable => ram_data_out1[0]~reg0.ENA
global_clock_enable => ram_data_out1[1]~reg0.ENA
global_clock_enable => ram_data_out1[2]~reg0.ENA
global_clock_enable => ram_data_out1[3]~reg0.ENA
global_clock_enable => ram_data_out1[4]~reg0.ENA
global_clock_enable => ram_data_out1[5]~reg0.ENA
global_clock_enable => ram_data_out1[6]~reg0.ENA
global_clock_enable => ram_data_out1[7]~reg0.ENA
global_clock_enable => ram_data_out1[8]~reg0.ENA
global_clock_enable => ram_data_out1[9]~reg0.ENA
global_clock_enable => ram_data_out1[10]~reg0.ENA
global_clock_enable => ram_data_out1[11]~reg0.ENA
global_clock_enable => ram_data_out1[12]~reg0.ENA
global_clock_enable => ram_data_out1[13]~reg0.ENA
global_clock_enable => ram_data_out1[14]~reg0.ENA
global_clock_enable => ram_data_out1[15]~reg0.ENA
global_clock_enable => ram_data_out0[0]~reg0.ENA
global_clock_enable => ram_data_out0[1]~reg0.ENA
global_clock_enable => ram_data_out0[2]~reg0.ENA
global_clock_enable => ram_data_out0[3]~reg0.ENA
global_clock_enable => ram_data_out0[4]~reg0.ENA
global_clock_enable => ram_data_out0[5]~reg0.ENA
global_clock_enable => ram_data_out0[6]~reg0.ENA
global_clock_enable => ram_data_out0[7]~reg0.ENA
global_clock_enable => ram_data_out0[8]~reg0.ENA
global_clock_enable => ram_data_out0[9]~reg0.ENA
global_clock_enable => ram_data_out0[10]~reg0.ENA
global_clock_enable => ram_data_out0[11]~reg0.ENA
global_clock_enable => ram_data_out0[12]~reg0.ENA
global_clock_enable => ram_data_out0[13]~reg0.ENA
global_clock_enable => ram_data_out0[14]~reg0.ENA
global_clock_enable => ram_data_out0[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => wraddress_b_bus[0]~reg0.ENA
global_clock_enable => wraddress_b_bus[1]~reg0.ENA
global_clock_enable => wraddress_b_bus[2]~reg0.ENA
global_clock_enable => wraddress_b_bus[3]~reg0.ENA
global_clock_enable => wraddress_b_bus[4]~reg0.ENA
global_clock_enable => wraddress_b_bus[5]~reg0.ENA
global_clock_enable => wraddress_b_bus[6]~reg0.ENA
global_clock_enable => wraddress_b_bus[7]~reg0.ENA
global_clock_enable => wraddress_b_bus[8]~reg0.ENA
global_clock_enable => wraddress_b_bus[9]~reg0.ENA
global_clock_enable => wraddress_b_bus[10]~reg0.ENA
global_clock_enable => wraddress_b_bus[11]~reg0.ENA
global_clock_enable => wraddress_b_bus[12]~reg0.ENA
global_clock_enable => wraddress_b_bus[13]~reg0.ENA
global_clock_enable => wraddress_b_bus[14]~reg0.ENA
global_clock_enable => wraddress_b_bus[15]~reg0.ENA
global_clock_enable => wraddress_b_bus[16]~reg0.ENA
global_clock_enable => wraddress_b_bus[17]~reg0.ENA
global_clock_enable => wraddress_b_bus[18]~reg0.ENA
global_clock_enable => wraddress_b_bus[19]~reg0.ENA
global_clock_enable => wraddress_b_bus[20]~reg0.ENA
global_clock_enable => wraddress_b_bus[21]~reg0.ENA
global_clock_enable => wraddress_b_bus[22]~reg0.ENA
global_clock_enable => wraddress_b_bus[23]~reg0.ENA
global_clock_enable => wraddress_b_bus[24]~reg0.ENA
global_clock_enable => wraddress_b_bus[25]~reg0.ENA
global_clock_enable => wraddress_b_bus[26]~reg0.ENA
global_clock_enable => wraddress_b_bus[27]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[16]~reg0.ENA
global_clock_enable => wraddress_a_bus[17]~reg0.ENA
global_clock_enable => wraddress_a_bus[18]~reg0.ENA
global_clock_enable => wraddress_a_bus[19]~reg0.ENA
global_clock_enable => wraddress_a_bus[20]~reg0.ENA
global_clock_enable => wraddress_a_bus[21]~reg0.ENA
global_clock_enable => wraddress_a_bus[22]~reg0.ENA
global_clock_enable => wraddress_a_bus[23]~reg0.ENA
global_clock_enable => wraddress_a_bus[24]~reg0.ENA
global_clock_enable => wraddress_a_bus[25]~reg0.ENA
global_clock_enable => wraddress_a_bus[26]~reg0.ENA
global_clock_enable => wraddress_a_bus[27]~reg0.ENA
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus.DATAB
wraddr_i0_sw[0] => wraddress_b_bus.DATAA
wraddr_i0_sw[1] => wraddress_a_bus.DATAB
wraddr_i0_sw[1] => wraddress_b_bus.DATAA
wraddr_i0_sw[2] => wraddress_a_bus.DATAB
wraddr_i0_sw[2] => wraddress_b_bus.DATAA
wraddr_i0_sw[3] => wraddress_a_bus.DATAB
wraddr_i0_sw[3] => wraddress_b_bus.DATAA
wraddr_i0_sw[4] => wraddress_a_bus.DATAB
wraddr_i0_sw[4] => wraddress_b_bus.DATAA
wraddr_i0_sw[5] => wraddress_a_bus.DATAB
wraddr_i0_sw[5] => wraddress_b_bus.DATAA
wraddr_i0_sw[6] => wraddress_a_bus.DATAB
wraddr_i0_sw[6] => wraddress_b_bus.DATAA
wraddr_i1_sw[0] => wraddress_a_bus.DATAB
wraddr_i1_sw[0] => wraddress_b_bus.DATAA
wraddr_i1_sw[1] => wraddress_a_bus.DATAB
wraddr_i1_sw[1] => wraddress_b_bus.DATAA
wraddr_i1_sw[2] => wraddress_a_bus.DATAB
wraddr_i1_sw[2] => wraddress_b_bus.DATAA
wraddr_i1_sw[3] => wraddress_a_bus.DATAB
wraddr_i1_sw[3] => wraddress_b_bus.DATAA
wraddr_i1_sw[4] => wraddress_a_bus.DATAB
wraddr_i1_sw[4] => wraddress_b_bus.DATAA
wraddr_i1_sw[5] => wraddress_a_bus.DATAB
wraddr_i1_sw[5] => wraddress_b_bus.DATAA
wraddr_i1_sw[6] => wraddress_a_bus.DATAB
wraddr_i1_sw[6] => wraddress_b_bus.DATAA
wraddr_i2_sw[0] => wraddress_a_bus.DATAB
wraddr_i2_sw[0] => wraddress_b_bus.DATAA
wraddr_i2_sw[1] => wraddress_a_bus.DATAB
wraddr_i2_sw[1] => wraddress_b_bus.DATAA
wraddr_i2_sw[2] => wraddress_a_bus.DATAB
wraddr_i2_sw[2] => wraddress_b_bus.DATAA
wraddr_i2_sw[3] => wraddress_a_bus.DATAB
wraddr_i2_sw[3] => wraddress_b_bus.DATAA
wraddr_i2_sw[4] => wraddress_a_bus.DATAB
wraddr_i2_sw[4] => wraddress_b_bus.DATAA
wraddr_i2_sw[5] => wraddress_a_bus.DATAB
wraddr_i2_sw[5] => wraddress_b_bus.DATAA
wraddr_i2_sw[6] => wraddress_a_bus.DATAB
wraddr_i2_sw[6] => wraddress_b_bus.DATAA
wraddr_i3_sw[0] => wraddress_a_bus.DATAB
wraddr_i3_sw[0] => wraddress_b_bus.DATAA
wraddr_i3_sw[1] => wraddress_a_bus.DATAB
wraddr_i3_sw[1] => wraddress_b_bus.DATAA
wraddr_i3_sw[2] => wraddress_a_bus.DATAB
wraddr_i3_sw[2] => wraddress_b_bus.DATAA
wraddr_i3_sw[3] => wraddress_a_bus.DATAB
wraddr_i3_sw[3] => wraddress_b_bus.DATAA
wraddr_i3_sw[4] => wraddress_a_bus.DATAB
wraddr_i3_sw[4] => wraddress_b_bus.DATAA
wraddr_i3_sw[5] => wraddress_a_bus.DATAB
wraddr_i3_sw[5] => wraddress_b_bus.DATAA
wraddr_i3_sw[6] => wraddress_a_bus.DATAB
wraddr_i3_sw[6] => wraddress_b_bus.DATAA
wraddr0_sw[0] => wraddress_a_bus.DATAA
wraddr0_sw[0] => wraddress_b_bus.DATAB
wraddr0_sw[1] => wraddress_a_bus.DATAA
wraddr0_sw[1] => wraddress_b_bus.DATAB
wraddr0_sw[2] => wraddress_a_bus.DATAA
wraddr0_sw[2] => wraddress_b_bus.DATAB
wraddr0_sw[3] => wraddress_a_bus.DATAA
wraddr0_sw[3] => wraddress_b_bus.DATAB
wraddr0_sw[4] => wraddress_a_bus.DATAA
wraddr0_sw[4] => wraddress_b_bus.DATAB
wraddr0_sw[5] => wraddress_a_bus.DATAA
wraddr0_sw[5] => wraddress_b_bus.DATAB
wraddr0_sw[6] => wraddress_a_bus.DATAA
wraddr0_sw[6] => wraddress_b_bus.DATAB
wraddr1_sw[0] => wraddress_a_bus.DATAA
wraddr1_sw[0] => wraddress_b_bus.DATAB
wraddr1_sw[1] => wraddress_a_bus.DATAA
wraddr1_sw[1] => wraddress_b_bus.DATAB
wraddr1_sw[2] => wraddress_a_bus.DATAA
wraddr1_sw[2] => wraddress_b_bus.DATAB
wraddr1_sw[3] => wraddress_a_bus.DATAA
wraddr1_sw[3] => wraddress_b_bus.DATAB
wraddr1_sw[4] => wraddress_a_bus.DATAA
wraddr1_sw[4] => wraddress_b_bus.DATAB
wraddr1_sw[5] => wraddress_a_bus.DATAA
wraddr1_sw[5] => wraddress_b_bus.DATAB
wraddr1_sw[6] => wraddress_a_bus.DATAA
wraddr1_sw[6] => wraddress_b_bus.DATAB
wraddr2_sw[0] => wraddress_a_bus.DATAA
wraddr2_sw[0] => wraddress_b_bus.DATAB
wraddr2_sw[1] => wraddress_a_bus.DATAA
wraddr2_sw[1] => wraddress_b_bus.DATAB
wraddr2_sw[2] => wraddress_a_bus.DATAA
wraddr2_sw[2] => wraddress_b_bus.DATAB
wraddr2_sw[3] => wraddress_a_bus.DATAA
wraddr2_sw[3] => wraddress_b_bus.DATAB
wraddr2_sw[4] => wraddress_a_bus.DATAA
wraddr2_sw[4] => wraddress_b_bus.DATAB
wraddr2_sw[5] => wraddress_a_bus.DATAA
wraddr2_sw[5] => wraddress_b_bus.DATAB
wraddr2_sw[6] => wraddress_a_bus.DATAA
wraddr2_sw[6] => wraddress_b_bus.DATAB
wraddr3_sw[0] => wraddress_a_bus.DATAA
wraddr3_sw[0] => wraddress_b_bus.DATAB
wraddr3_sw[1] => wraddress_a_bus.DATAA
wraddr3_sw[1] => wraddress_b_bus.DATAB
wraddr3_sw[2] => wraddress_a_bus.DATAA
wraddr3_sw[2] => wraddress_b_bus.DATAB
wraddr3_sw[3] => wraddress_a_bus.DATAA
wraddr3_sw[3] => wraddress_b_bus.DATAB
wraddr3_sw[4] => wraddress_a_bus.DATAA
wraddr3_sw[4] => wraddress_b_bus.DATAB
wraddr3_sw[5] => wraddress_a_bus.DATAA
wraddr3_sw[5] => wraddress_b_bus.DATAB
wraddr3_sw[6] => wraddress_a_bus.DATAA
wraddr3_sw[6] => wraddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_a_bus.DATAA
rdaddr0_sw[1] => rdaddress_b_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAA
rdaddr0_sw[2] => rdaddress_b_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAA
rdaddr0_sw[3] => rdaddress_b_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAA
rdaddr0_sw[4] => rdaddress_b_bus.DATAB
rdaddr0_sw[4] => rdaddress_a_bus.DATAA
rdaddr0_sw[5] => rdaddress_b_bus.DATAB
rdaddr0_sw[5] => rdaddress_a_bus.DATAA
rdaddr0_sw[6] => rdaddress_b_bus.DATAB
rdaddr0_sw[6] => rdaddress_a_bus.DATAA
rdaddr1_sw[0] => rdaddress_b_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAA
rdaddr1_sw[1] => rdaddress_b_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAA
rdaddr1_sw[2] => rdaddress_b_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAA
rdaddr1_sw[3] => rdaddress_b_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAA
rdaddr1_sw[4] => rdaddress_b_bus.DATAB
rdaddr1_sw[4] => rdaddress_a_bus.DATAA
rdaddr1_sw[5] => rdaddress_b_bus.DATAB
rdaddr1_sw[5] => rdaddress_a_bus.DATAA
rdaddr1_sw[6] => rdaddress_b_bus.DATAB
rdaddr1_sw[6] => rdaddress_a_bus.DATAA
rdaddr2_sw[0] => rdaddress_b_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAA
rdaddr2_sw[1] => rdaddress_b_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAA
rdaddr2_sw[2] => rdaddress_b_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAA
rdaddr2_sw[3] => rdaddress_b_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAA
rdaddr2_sw[4] => rdaddress_b_bus.DATAB
rdaddr2_sw[4] => rdaddress_a_bus.DATAA
rdaddr2_sw[5] => rdaddress_b_bus.DATAB
rdaddr2_sw[5] => rdaddress_a_bus.DATAA
rdaddr2_sw[6] => rdaddress_b_bus.DATAB
rdaddr2_sw[6] => rdaddress_a_bus.DATAA
rdaddr3_sw[0] => rdaddress_b_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAA
rdaddr3_sw[1] => rdaddress_b_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAA
rdaddr3_sw[2] => rdaddress_b_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAA
rdaddr3_sw[3] => rdaddress_b_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAA
rdaddr3_sw[4] => rdaddress_b_bus.DATAB
rdaddr3_sw[4] => rdaddress_a_bus.DATAA
rdaddr3_sw[5] => rdaddress_b_bus.DATAB
rdaddr3_sw[5] => rdaddress_a_bus.DATAA
rdaddr3_sw[6] => rdaddress_b_bus.DATAB
rdaddr3_sw[6] => rdaddress_a_bus.DATAA
ram_data_in0_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[15] => b_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[15] => b_ram_data_in_bus.DATAA
a_ram_data_out_bus[0] => ram_data_out3.DATAA
a_ram_data_out_bus[1] => ram_data_out3.DATAA
a_ram_data_out_bus[2] => ram_data_out3.DATAA
a_ram_data_out_bus[3] => ram_data_out3.DATAA
a_ram_data_out_bus[4] => ram_data_out3.DATAA
a_ram_data_out_bus[5] => ram_data_out3.DATAA
a_ram_data_out_bus[6] => ram_data_out3.DATAA
a_ram_data_out_bus[7] => ram_data_out3.DATAA
a_ram_data_out_bus[8] => ram_data_out3.DATAA
a_ram_data_out_bus[9] => ram_data_out3.DATAA
a_ram_data_out_bus[10] => ram_data_out3.DATAA
a_ram_data_out_bus[11] => ram_data_out3.DATAA
a_ram_data_out_bus[12] => ram_data_out3.DATAA
a_ram_data_out_bus[13] => ram_data_out3.DATAA
a_ram_data_out_bus[14] => ram_data_out3.DATAA
a_ram_data_out_bus[15] => ram_data_out3.DATAA
a_ram_data_out_bus[16] => ram_data_out2.DATAA
a_ram_data_out_bus[17] => ram_data_out2.DATAA
a_ram_data_out_bus[18] => ram_data_out2.DATAA
a_ram_data_out_bus[19] => ram_data_out2.DATAA
a_ram_data_out_bus[20] => ram_data_out2.DATAA
a_ram_data_out_bus[21] => ram_data_out2.DATAA
a_ram_data_out_bus[22] => ram_data_out2.DATAA
a_ram_data_out_bus[23] => ram_data_out2.DATAA
a_ram_data_out_bus[24] => ram_data_out2.DATAA
a_ram_data_out_bus[25] => ram_data_out2.DATAA
a_ram_data_out_bus[26] => ram_data_out2.DATAA
a_ram_data_out_bus[27] => ram_data_out2.DATAA
a_ram_data_out_bus[28] => ram_data_out2.DATAA
a_ram_data_out_bus[29] => ram_data_out2.DATAA
a_ram_data_out_bus[30] => ram_data_out2.DATAA
a_ram_data_out_bus[31] => ram_data_out2.DATAA
a_ram_data_out_bus[32] => ram_data_out1.DATAA
a_ram_data_out_bus[33] => ram_data_out1.DATAA
a_ram_data_out_bus[34] => ram_data_out1.DATAA
a_ram_data_out_bus[35] => ram_data_out1.DATAA
a_ram_data_out_bus[36] => ram_data_out1.DATAA
a_ram_data_out_bus[37] => ram_data_out1.DATAA
a_ram_data_out_bus[38] => ram_data_out1.DATAA
a_ram_data_out_bus[39] => ram_data_out1.DATAA
a_ram_data_out_bus[40] => ram_data_out1.DATAA
a_ram_data_out_bus[41] => ram_data_out1.DATAA
a_ram_data_out_bus[42] => ram_data_out1.DATAA
a_ram_data_out_bus[43] => ram_data_out1.DATAA
a_ram_data_out_bus[44] => ram_data_out1.DATAA
a_ram_data_out_bus[45] => ram_data_out1.DATAA
a_ram_data_out_bus[46] => ram_data_out1.DATAA
a_ram_data_out_bus[47] => ram_data_out1.DATAA
a_ram_data_out_bus[48] => ram_data_out0.DATAA
a_ram_data_out_bus[49] => ram_data_out0.DATAA
a_ram_data_out_bus[50] => ram_data_out0.DATAA
a_ram_data_out_bus[51] => ram_data_out0.DATAA
a_ram_data_out_bus[52] => ram_data_out0.DATAA
a_ram_data_out_bus[53] => ram_data_out0.DATAA
a_ram_data_out_bus[54] => ram_data_out0.DATAA
a_ram_data_out_bus[55] => ram_data_out0.DATAA
a_ram_data_out_bus[56] => ram_data_out0.DATAA
a_ram_data_out_bus[57] => ram_data_out0.DATAA
a_ram_data_out_bus[58] => ram_data_out0.DATAA
a_ram_data_out_bus[59] => ram_data_out0.DATAA
a_ram_data_out_bus[60] => ram_data_out0.DATAA
a_ram_data_out_bus[61] => ram_data_out0.DATAA
a_ram_data_out_bus[62] => ram_data_out0.DATAA
a_ram_data_out_bus[63] => ram_data_out0.DATAA
b_ram_data_out_bus[0] => ram_data_out3.DATAB
b_ram_data_out_bus[1] => ram_data_out3.DATAB
b_ram_data_out_bus[2] => ram_data_out3.DATAB
b_ram_data_out_bus[3] => ram_data_out3.DATAB
b_ram_data_out_bus[4] => ram_data_out3.DATAB
b_ram_data_out_bus[5] => ram_data_out3.DATAB
b_ram_data_out_bus[6] => ram_data_out3.DATAB
b_ram_data_out_bus[7] => ram_data_out3.DATAB
b_ram_data_out_bus[8] => ram_data_out3.DATAB
b_ram_data_out_bus[9] => ram_data_out3.DATAB
b_ram_data_out_bus[10] => ram_data_out3.DATAB
b_ram_data_out_bus[11] => ram_data_out3.DATAB
b_ram_data_out_bus[12] => ram_data_out3.DATAB
b_ram_data_out_bus[13] => ram_data_out3.DATAB
b_ram_data_out_bus[14] => ram_data_out3.DATAB
b_ram_data_out_bus[15] => ram_data_out3.DATAB
b_ram_data_out_bus[16] => ram_data_out2.DATAB
b_ram_data_out_bus[17] => ram_data_out2.DATAB
b_ram_data_out_bus[18] => ram_data_out2.DATAB
b_ram_data_out_bus[19] => ram_data_out2.DATAB
b_ram_data_out_bus[20] => ram_data_out2.DATAB
b_ram_data_out_bus[21] => ram_data_out2.DATAB
b_ram_data_out_bus[22] => ram_data_out2.DATAB
b_ram_data_out_bus[23] => ram_data_out2.DATAB
b_ram_data_out_bus[24] => ram_data_out2.DATAB
b_ram_data_out_bus[25] => ram_data_out2.DATAB
b_ram_data_out_bus[26] => ram_data_out2.DATAB
b_ram_data_out_bus[27] => ram_data_out2.DATAB
b_ram_data_out_bus[28] => ram_data_out2.DATAB
b_ram_data_out_bus[29] => ram_data_out2.DATAB
b_ram_data_out_bus[30] => ram_data_out2.DATAB
b_ram_data_out_bus[31] => ram_data_out2.DATAB
b_ram_data_out_bus[32] => ram_data_out1.DATAB
b_ram_data_out_bus[33] => ram_data_out1.DATAB
b_ram_data_out_bus[34] => ram_data_out1.DATAB
b_ram_data_out_bus[35] => ram_data_out1.DATAB
b_ram_data_out_bus[36] => ram_data_out1.DATAB
b_ram_data_out_bus[37] => ram_data_out1.DATAB
b_ram_data_out_bus[38] => ram_data_out1.DATAB
b_ram_data_out_bus[39] => ram_data_out1.DATAB
b_ram_data_out_bus[40] => ram_data_out1.DATAB
b_ram_data_out_bus[41] => ram_data_out1.DATAB
b_ram_data_out_bus[42] => ram_data_out1.DATAB
b_ram_data_out_bus[43] => ram_data_out1.DATAB
b_ram_data_out_bus[44] => ram_data_out1.DATAB
b_ram_data_out_bus[45] => ram_data_out1.DATAB
b_ram_data_out_bus[46] => ram_data_out1.DATAB
b_ram_data_out_bus[47] => ram_data_out1.DATAB
b_ram_data_out_bus[48] => ram_data_out0.DATAB
b_ram_data_out_bus[49] => ram_data_out0.DATAB
b_ram_data_out_bus[50] => ram_data_out0.DATAB
b_ram_data_out_bus[51] => ram_data_out0.DATAB
b_ram_data_out_bus[52] => ram_data_out0.DATAB
b_ram_data_out_bus[53] => ram_data_out0.DATAB
b_ram_data_out_bus[54] => ram_data_out0.DATAB
b_ram_data_out_bus[55] => ram_data_out0.DATAB
b_ram_data_out_bus[56] => ram_data_out0.DATAB
b_ram_data_out_bus[57] => ram_data_out0.DATAB
b_ram_data_out_bus[58] => ram_data_out0.DATAB
b_ram_data_out_bus[59] => ram_data_out0.DATAB
b_ram_data_out_bus[60] => ram_data_out0.DATAB
b_ram_data_out_bus[61] => ram_data_out0.DATAB
b_ram_data_out_bus[62] => ram_data_out0.DATAB
b_ram_data_out_bus[63] => ram_data_out0.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_cju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cju3:auto_generated.data_a[0]
data_a[1] => altsyncram_cju3:auto_generated.data_a[1]
data_a[2] => altsyncram_cju3:auto_generated.data_a[2]
data_a[3] => altsyncram_cju3:auto_generated.data_a[3]
data_a[4] => altsyncram_cju3:auto_generated.data_a[4]
data_a[5] => altsyncram_cju3:auto_generated.data_a[5]
data_a[6] => altsyncram_cju3:auto_generated.data_a[6]
data_a[7] => altsyncram_cju3:auto_generated.data_a[7]
data_a[8] => altsyncram_cju3:auto_generated.data_a[8]
data_a[9] => altsyncram_cju3:auto_generated.data_a[9]
data_a[10] => altsyncram_cju3:auto_generated.data_a[10]
data_a[11] => altsyncram_cju3:auto_generated.data_a[11]
data_a[12] => altsyncram_cju3:auto_generated.data_a[12]
data_a[13] => altsyncram_cju3:auto_generated.data_a[13]
data_a[14] => altsyncram_cju3:auto_generated.data_a[14]
data_a[15] => altsyncram_cju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_cju3:auto_generated.address_a[0]
address_a[1] => altsyncram_cju3:auto_generated.address_a[1]
address_a[2] => altsyncram_cju3:auto_generated.address_a[2]
address_a[3] => altsyncram_cju3:auto_generated.address_a[3]
address_a[4] => altsyncram_cju3:auto_generated.address_a[4]
address_a[5] => altsyncram_cju3:auto_generated.address_a[5]
address_a[6] => altsyncram_cju3:auto_generated.address_a[6]
address_b[0] => altsyncram_cju3:auto_generated.address_b[0]
address_b[1] => altsyncram_cju3:auto_generated.address_b[1]
address_b[2] => altsyncram_cju3:auto_generated.address_b[2]
address_b[3] => altsyncram_cju3:auto_generated.address_b[3]
address_b[4] => altsyncram_cju3:auto_generated.address_b[4]
address_b[5] => altsyncram_cju3:auto_generated.address_b[5]
address_b[6] => altsyncram_cju3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_cju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add1.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux7.IN3
k_count[0] => Mux7.IN4
k_count[0] => Mux7.IN5
k_count[0] => Mux7.IN6
k_count[0] => Mux7.IN7
k_count[0] => Mux10.IN3
k_count[0] => Mux10.IN4
k_count[0] => Mux10.IN5
k_count[0] => Mux10.IN6
k_count[0] => Mux10.IN7
k_count[1] => Add1.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux6.IN3
k_count[1] => Mux6.IN4
k_count[1] => Mux6.IN5
k_count[1] => Mux6.IN6
k_count[1] => Mux6.IN7
k_count[1] => Mux13.IN3
k_count[1] => Mux13.IN4
k_count[1] => Mux13.IN5
k_count[1] => Mux13.IN6
k_count[1] => Mux13.IN7
k_count[2] => Add1.IN2
k_count[2] => Mux5.IN2
k_count[2] => Mux5.IN3
k_count[2] => Mux5.IN4
k_count[2] => Mux5.IN5
k_count[2] => Mux5.IN6
k_count[2] => Mux5.IN7
k_count[2] => Mux7.IN1
k_count[2] => Mux7.IN2
k_count[2] => Mux9.IN2
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux9.IN7
k_count[2] => Mux10.IN1
k_count[2] => Mux10.IN2
k_count[3] => Add1.IN1
k_count[3] => Mux4.IN2
k_count[3] => Mux4.IN3
k_count[3] => Mux4.IN4
k_count[3] => Mux4.IN5
k_count[3] => Mux4.IN6
k_count[3] => Mux4.IN7
k_count[3] => Mux6.IN1
k_count[3] => Mux6.IN2
k_count[3] => Mux12.IN2
k_count[3] => Mux12.IN3
k_count[3] => Mux12.IN4
k_count[3] => Mux12.IN5
k_count[3] => Mux12.IN6
k_count[3] => Mux12.IN7
k_count[3] => Mux13.IN1
k_count[3] => Mux13.IN2
k_count[4] => Add2.IN4
k_count[4] => Mux1.IN6
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux3.IN3
k_count[4] => Mux3.IN4
k_count[4] => Mux3.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux3.IN7
k_count[4] => Mux5.IN1
k_count[4] => Mux8.IN1
k_count[4] => Mux8.IN2
k_count[4] => Mux8.IN3
k_count[4] => Mux8.IN4
k_count[4] => Mux8.IN5
k_count[4] => Mux8.IN6
k_count[4] => Mux8.IN7
k_count[4] => Mux9.IN1
k_count[5] => Add0.IN2
k_count[5] => Add2.IN3
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux2.IN3
k_count[5] => Mux2.IN4
k_count[5] => Mux2.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux2.IN7
k_count[5] => Mux4.IN1
k_count[5] => Mux11.IN1
k_count[5] => Mux11.IN2
k_count[5] => Mux11.IN3
k_count[5] => Mux11.IN4
k_count[5] => Mux11.IN5
k_count[5] => Mux11.IN6
k_count[5] => Mux11.IN7
k_count[5] => Mux12.IN1
k_count[6] => Add0.IN1
k_count[6] => rd_addr_d[6]~reg0.DATAIN
k_count[6] => rd_addr_c[6]~reg0.DATAIN
k_count[6] => rd_addr_b[6]~reg0.DATAIN
k_count[6] => rd_addr_a[6]~reg0.DATAIN
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[0] => Mux13.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[1] => Mux13.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[2] => Mux13.IN8


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
sw_0_in[0] => Mux6.IN2
sw_0_in[0] => Mux13.IN2
sw_0_in[0] => Mux20.IN2
sw_0_in[0] => Mux27.IN2
sw_0_in[1] => Mux5.IN2
sw_0_in[1] => Mux12.IN2
sw_0_in[1] => Mux19.IN2
sw_0_in[1] => Mux26.IN2
sw_0_in[2] => Mux4.IN2
sw_0_in[2] => Mux11.IN2
sw_0_in[2] => Mux18.IN2
sw_0_in[2] => Mux25.IN2
sw_0_in[3] => Mux3.IN2
sw_0_in[3] => Mux10.IN2
sw_0_in[3] => Mux17.IN2
sw_0_in[3] => Mux24.IN2
sw_0_in[4] => Mux2.IN2
sw_0_in[4] => Mux9.IN2
sw_0_in[4] => Mux16.IN2
sw_0_in[4] => Mux23.IN2
sw_0_in[5] => Mux1.IN2
sw_0_in[5] => Mux8.IN2
sw_0_in[5] => Mux15.IN2
sw_0_in[5] => Mux22.IN2
sw_0_in[6] => Mux0.IN2
sw_0_in[6] => Mux7.IN2
sw_0_in[6] => Mux14.IN2
sw_0_in[6] => Mux21.IN2
sw_1_in[0] => Mux6.IN3
sw_1_in[0] => Mux13.IN3
sw_1_in[0] => Mux20.IN3
sw_1_in[0] => Mux27.IN3
sw_1_in[1] => Mux5.IN3
sw_1_in[1] => Mux12.IN3
sw_1_in[1] => Mux19.IN3
sw_1_in[1] => Mux26.IN3
sw_1_in[2] => Mux4.IN3
sw_1_in[2] => Mux11.IN3
sw_1_in[2] => Mux18.IN3
sw_1_in[2] => Mux25.IN3
sw_1_in[3] => Mux3.IN3
sw_1_in[3] => Mux10.IN3
sw_1_in[3] => Mux17.IN3
sw_1_in[3] => Mux24.IN3
sw_1_in[4] => Mux2.IN3
sw_1_in[4] => Mux9.IN3
sw_1_in[4] => Mux16.IN3
sw_1_in[4] => Mux23.IN3
sw_1_in[5] => Mux1.IN3
sw_1_in[5] => Mux8.IN3
sw_1_in[5] => Mux15.IN3
sw_1_in[5] => Mux22.IN3
sw_1_in[6] => Mux0.IN3
sw_1_in[6] => Mux7.IN3
sw_1_in[6] => Mux14.IN3
sw_1_in[6] => Mux21.IN3
sw_2_in[0] => Mux6.IN4
sw_2_in[0] => Mux13.IN4
sw_2_in[0] => Mux20.IN4
sw_2_in[0] => Mux27.IN4
sw_2_in[1] => Mux5.IN4
sw_2_in[1] => Mux12.IN4
sw_2_in[1] => Mux19.IN4
sw_2_in[1] => Mux26.IN4
sw_2_in[2] => Mux4.IN4
sw_2_in[2] => Mux11.IN4
sw_2_in[2] => Mux18.IN4
sw_2_in[2] => Mux25.IN4
sw_2_in[3] => Mux3.IN4
sw_2_in[3] => Mux10.IN4
sw_2_in[3] => Mux17.IN4
sw_2_in[3] => Mux24.IN4
sw_2_in[4] => Mux2.IN4
sw_2_in[4] => Mux9.IN4
sw_2_in[4] => Mux16.IN4
sw_2_in[4] => Mux23.IN4
sw_2_in[5] => Mux1.IN4
sw_2_in[5] => Mux8.IN4
sw_2_in[5] => Mux15.IN4
sw_2_in[5] => Mux22.IN4
sw_2_in[6] => Mux0.IN4
sw_2_in[6] => Mux7.IN4
sw_2_in[6] => Mux14.IN4
sw_2_in[6] => Mux21.IN4
sw_3_in[0] => Mux6.IN5
sw_3_in[0] => Mux13.IN5
sw_3_in[0] => Mux20.IN5
sw_3_in[0] => Mux27.IN5
sw_3_in[1] => Mux5.IN5
sw_3_in[1] => Mux12.IN5
sw_3_in[1] => Mux19.IN5
sw_3_in[1] => Mux26.IN5
sw_3_in[2] => Mux4.IN5
sw_3_in[2] => Mux11.IN5
sw_3_in[2] => Mux18.IN5
sw_3_in[2] => Mux25.IN5
sw_3_in[3] => Mux3.IN5
sw_3_in[3] => Mux10.IN5
sw_3_in[3] => Mux17.IN5
sw_3_in[3] => Mux24.IN5
sw_3_in[4] => Mux2.IN5
sw_3_in[4] => Mux9.IN5
sw_3_in[4] => Mux16.IN5
sw_3_in[4] => Mux23.IN5
sw_3_in[5] => Mux1.IN5
sw_3_in[5] => Mux8.IN5
sw_3_in[5] => Mux15.IN5
sw_3_in[5] => Mux22.IN5
sw_3_in[6] => Mux0.IN5
sw_3_in[6] => Mux7.IN5
sw_3_in[6] => Mux14.IN5
sw_3_in[6] => Mux21.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay
clk => tdl_arr[20][0].CLK
clk => tdl_arr[20][1].CLK
clk => tdl_arr[20][2].CLK
clk => tdl_arr[20][3].CLK
clk => tdl_arr[20][4].CLK
clk => tdl_arr[20][5].CLK
clk => tdl_arr[20][6].CLK
clk => tdl_arr[19][0].CLK
clk => tdl_arr[19][1].CLK
clk => tdl_arr[19][2].CLK
clk => tdl_arr[19][3].CLK
clk => tdl_arr[19][4].CLK
clk => tdl_arr[19][5].CLK
clk => tdl_arr[19][6].CLK
clk => tdl_arr[18][0].CLK
clk => tdl_arr[18][1].CLK
clk => tdl_arr[18][2].CLK
clk => tdl_arr[18][3].CLK
clk => tdl_arr[18][4].CLK
clk => tdl_arr[18][5].CLK
clk => tdl_arr[18][6].CLK
clk => tdl_arr[17][0].CLK
clk => tdl_arr[17][1].CLK
clk => tdl_arr[17][2].CLK
clk => tdl_arr[17][3].CLK
clk => tdl_arr[17][4].CLK
clk => tdl_arr[17][5].CLK
clk => tdl_arr[17][6].CLK
clk => tdl_arr[16][0].CLK
clk => tdl_arr[16][1].CLK
clk => tdl_arr[16][2].CLK
clk => tdl_arr[16][3].CLK
clk => tdl_arr[16][4].CLK
clk => tdl_arr[16][5].CLK
clk => tdl_arr[16][6].CLK
clk => tdl_arr[15][0].CLK
clk => tdl_arr[15][1].CLK
clk => tdl_arr[15][2].CLK
clk => tdl_arr[15][3].CLK
clk => tdl_arr[15][4].CLK
clk => tdl_arr[15][5].CLK
clk => tdl_arr[15][6].CLK
clk => tdl_arr[14][0].CLK
clk => tdl_arr[14][1].CLK
clk => tdl_arr[14][2].CLK
clk => tdl_arr[14][3].CLK
clk => tdl_arr[14][4].CLK
clk => tdl_arr[14][5].CLK
clk => tdl_arr[14][6].CLK
clk => tdl_arr[13][0].CLK
clk => tdl_arr[13][1].CLK
clk => tdl_arr[13][2].CLK
clk => tdl_arr[13][3].CLK
clk => tdl_arr[13][4].CLK
clk => tdl_arr[13][5].CLK
clk => tdl_arr[13][6].CLK
clk => tdl_arr[12][0].CLK
clk => tdl_arr[12][1].CLK
clk => tdl_arr[12][2].CLK
clk => tdl_arr[12][3].CLK
clk => tdl_arr[12][4].CLK
clk => tdl_arr[12][5].CLK
clk => tdl_arr[12][6].CLK
clk => tdl_arr[11][0].CLK
clk => tdl_arr[11][1].CLK
clk => tdl_arr[11][2].CLK
clk => tdl_arr[11][3].CLK
clk => tdl_arr[11][4].CLK
clk => tdl_arr[11][5].CLK
clk => tdl_arr[11][6].CLK
clk => tdl_arr[10][0].CLK
clk => tdl_arr[10][1].CLK
clk => tdl_arr[10][2].CLK
clk => tdl_arr[10][3].CLK
clk => tdl_arr[10][4].CLK
clk => tdl_arr[10][5].CLK
clk => tdl_arr[10][6].CLK
clk => tdl_arr[9][0].CLK
clk => tdl_arr[9][1].CLK
clk => tdl_arr[9][2].CLK
clk => tdl_arr[9][3].CLK
clk => tdl_arr[9][4].CLK
clk => tdl_arr[9][5].CLK
clk => tdl_arr[9][6].CLK
clk => tdl_arr[8][0].CLK
clk => tdl_arr[8][1].CLK
clk => tdl_arr[8][2].CLK
clk => tdl_arr[8][3].CLK
clk => tdl_arr[8][4].CLK
clk => tdl_arr[8][5].CLK
clk => tdl_arr[8][6].CLK
clk => tdl_arr[7][0].CLK
clk => tdl_arr[7][1].CLK
clk => tdl_arr[7][2].CLK
clk => tdl_arr[7][3].CLK
clk => tdl_arr[7][4].CLK
clk => tdl_arr[7][5].CLK
clk => tdl_arr[7][6].CLK
clk => tdl_arr[6][0].CLK
clk => tdl_arr[6][1].CLK
clk => tdl_arr[6][2].CLK
clk => tdl_arr[6][3].CLK
clk => tdl_arr[6][4].CLK
clk => tdl_arr[6][5].CLK
clk => tdl_arr[6][6].CLK
clk => tdl_arr[5][0].CLK
clk => tdl_arr[5][1].CLK
clk => tdl_arr[5][2].CLK
clk => tdl_arr[5][3].CLK
clk => tdl_arr[5][4].CLK
clk => tdl_arr[5][5].CLK
clk => tdl_arr[5][6].CLK
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[4][2].CLK
clk => tdl_arr[4][3].CLK
clk => tdl_arr[4][4].CLK
clk => tdl_arr[4][5].CLK
clk => tdl_arr[4][6].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[3][2].CLK
clk => tdl_arr[3][3].CLK
clk => tdl_arr[3][4].CLK
clk => tdl_arr[3][5].CLK
clk => tdl_arr[3][6].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[2][2].CLK
clk => tdl_arr[2][3].CLK
clk => tdl_arr[2][4].CLK
clk => tdl_arr[2][5].CLK
clk => tdl_arr[2][6].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
global_clock_enable => tdl_arr[20][0].ENA
global_clock_enable => tdl_arr[20][1].ENA
global_clock_enable => tdl_arr[20][2].ENA
global_clock_enable => tdl_arr[20][3].ENA
global_clock_enable => tdl_arr[20][4].ENA
global_clock_enable => tdl_arr[20][5].ENA
global_clock_enable => tdl_arr[20][6].ENA
global_clock_enable => tdl_arr[19][0].ENA
global_clock_enable => tdl_arr[19][1].ENA
global_clock_enable => tdl_arr[19][2].ENA
global_clock_enable => tdl_arr[19][3].ENA
global_clock_enable => tdl_arr[19][4].ENA
global_clock_enable => tdl_arr[19][5].ENA
global_clock_enable => tdl_arr[19][6].ENA
global_clock_enable => tdl_arr[18][0].ENA
global_clock_enable => tdl_arr[18][1].ENA
global_clock_enable => tdl_arr[18][2].ENA
global_clock_enable => tdl_arr[18][3].ENA
global_clock_enable => tdl_arr[18][4].ENA
global_clock_enable => tdl_arr[18][5].ENA
global_clock_enable => tdl_arr[18][6].ENA
global_clock_enable => tdl_arr[17][0].ENA
global_clock_enable => tdl_arr[17][1].ENA
global_clock_enable => tdl_arr[17][2].ENA
global_clock_enable => tdl_arr[17][3].ENA
global_clock_enable => tdl_arr[17][4].ENA
global_clock_enable => tdl_arr[17][5].ENA
global_clock_enable => tdl_arr[17][6].ENA
global_clock_enable => tdl_arr[16][0].ENA
global_clock_enable => tdl_arr[16][1].ENA
global_clock_enable => tdl_arr[16][2].ENA
global_clock_enable => tdl_arr[16][3].ENA
global_clock_enable => tdl_arr[16][4].ENA
global_clock_enable => tdl_arr[16][5].ENA
global_clock_enable => tdl_arr[16][6].ENA
global_clock_enable => tdl_arr[15][0].ENA
global_clock_enable => tdl_arr[15][1].ENA
global_clock_enable => tdl_arr[15][2].ENA
global_clock_enable => tdl_arr[15][3].ENA
global_clock_enable => tdl_arr[15][4].ENA
global_clock_enable => tdl_arr[15][5].ENA
global_clock_enable => tdl_arr[15][6].ENA
global_clock_enable => tdl_arr[14][0].ENA
global_clock_enable => tdl_arr[14][1].ENA
global_clock_enable => tdl_arr[14][2].ENA
global_clock_enable => tdl_arr[14][3].ENA
global_clock_enable => tdl_arr[14][4].ENA
global_clock_enable => tdl_arr[14][5].ENA
global_clock_enable => tdl_arr[14][6].ENA
global_clock_enable => tdl_arr[13][0].ENA
global_clock_enable => tdl_arr[13][1].ENA
global_clock_enable => tdl_arr[13][2].ENA
global_clock_enable => tdl_arr[13][3].ENA
global_clock_enable => tdl_arr[13][4].ENA
global_clock_enable => tdl_arr[13][5].ENA
global_clock_enable => tdl_arr[13][6].ENA
global_clock_enable => tdl_arr[12][0].ENA
global_clock_enable => tdl_arr[12][1].ENA
global_clock_enable => tdl_arr[12][2].ENA
global_clock_enable => tdl_arr[12][3].ENA
global_clock_enable => tdl_arr[12][4].ENA
global_clock_enable => tdl_arr[12][5].ENA
global_clock_enable => tdl_arr[12][6].ENA
global_clock_enable => tdl_arr[11][0].ENA
global_clock_enable => tdl_arr[11][1].ENA
global_clock_enable => tdl_arr[11][2].ENA
global_clock_enable => tdl_arr[11][3].ENA
global_clock_enable => tdl_arr[11][4].ENA
global_clock_enable => tdl_arr[11][5].ENA
global_clock_enable => tdl_arr[11][6].ENA
global_clock_enable => tdl_arr[10][0].ENA
global_clock_enable => tdl_arr[10][1].ENA
global_clock_enable => tdl_arr[10][2].ENA
global_clock_enable => tdl_arr[10][3].ENA
global_clock_enable => tdl_arr[10][4].ENA
global_clock_enable => tdl_arr[10][5].ENA
global_clock_enable => tdl_arr[10][6].ENA
global_clock_enable => tdl_arr[9][0].ENA
global_clock_enable => tdl_arr[9][1].ENA
global_clock_enable => tdl_arr[9][2].ENA
global_clock_enable => tdl_arr[9][3].ENA
global_clock_enable => tdl_arr[9][4].ENA
global_clock_enable => tdl_arr[9][5].ENA
global_clock_enable => tdl_arr[9][6].ENA
global_clock_enable => tdl_arr[8][0].ENA
global_clock_enable => tdl_arr[8][1].ENA
global_clock_enable => tdl_arr[8][2].ENA
global_clock_enable => tdl_arr[8][3].ENA
global_clock_enable => tdl_arr[8][4].ENA
global_clock_enable => tdl_arr[8][5].ENA
global_clock_enable => tdl_arr[8][6].ENA
global_clock_enable => tdl_arr[7][0].ENA
global_clock_enable => tdl_arr[7][1].ENA
global_clock_enable => tdl_arr[7][2].ENA
global_clock_enable => tdl_arr[7][3].ENA
global_clock_enable => tdl_arr[7][4].ENA
global_clock_enable => tdl_arr[7][5].ENA
global_clock_enable => tdl_arr[7][6].ENA
global_clock_enable => tdl_arr[6][0].ENA
global_clock_enable => tdl_arr[6][1].ENA
global_clock_enable => tdl_arr[6][2].ENA
global_clock_enable => tdl_arr[6][3].ENA
global_clock_enable => tdl_arr[6][4].ENA
global_clock_enable => tdl_arr[6][5].ENA
global_clock_enable => tdl_arr[6][6].ENA
global_clock_enable => tdl_arr[5][0].ENA
global_clock_enable => tdl_arr[5][1].ENA
global_clock_enable => tdl_arr[5][2].ENA
global_clock_enable => tdl_arr[5][3].ENA
global_clock_enable => tdl_arr[5][4].ENA
global_clock_enable => tdl_arr[5][5].ENA
global_clock_enable => tdl_arr[5][6].ENA
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[4][2].ENA
global_clock_enable => tdl_arr[4][3].ENA
global_clock_enable => tdl_arr[4][4].ENA
global_clock_enable => tdl_arr[4][5].ENA
global_clock_enable => tdl_arr[4][6].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[3][2].ENA
global_clock_enable => tdl_arr[3][3].ENA
global_clock_enable => tdl_arr[3][4].ENA
global_clock_enable => tdl_arr[3][5].ENA
global_clock_enable => tdl_arr[3][6].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[2][2].ENA
global_clock_enable => tdl_arr[2][3].ENA
global_clock_enable => tdl_arr[2][4].ENA
global_clock_enable => tdl_arr[2][5].ENA
global_clock_enable => tdl_arr[2][6].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[2] => Add0.IN2
k_count[3] => Add0.IN1
k_count[4] => Add1.IN4
k_count[5] => Add1.IN3
k_count[6] => Add2.IN4
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add1.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux7.IN3
k_count[0] => Mux7.IN4
k_count[0] => Mux7.IN5
k_count[0] => Mux7.IN6
k_count[0] => Mux7.IN7
k_count[0] => Mux10.IN3
k_count[0] => Mux10.IN4
k_count[0] => Mux10.IN5
k_count[0] => Mux10.IN6
k_count[0] => Mux10.IN7
k_count[1] => Add1.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux6.IN3
k_count[1] => Mux6.IN4
k_count[1] => Mux6.IN5
k_count[1] => Mux6.IN6
k_count[1] => Mux6.IN7
k_count[1] => Mux13.IN3
k_count[1] => Mux13.IN4
k_count[1] => Mux13.IN5
k_count[1] => Mux13.IN6
k_count[1] => Mux13.IN7
k_count[2] => Add1.IN2
k_count[2] => Mux5.IN2
k_count[2] => Mux5.IN3
k_count[2] => Mux5.IN4
k_count[2] => Mux5.IN5
k_count[2] => Mux5.IN6
k_count[2] => Mux5.IN7
k_count[2] => Mux7.IN1
k_count[2] => Mux7.IN2
k_count[2] => Mux9.IN2
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux9.IN7
k_count[2] => Mux10.IN1
k_count[2] => Mux10.IN2
k_count[3] => Add1.IN1
k_count[3] => Mux4.IN2
k_count[3] => Mux4.IN3
k_count[3] => Mux4.IN4
k_count[3] => Mux4.IN5
k_count[3] => Mux4.IN6
k_count[3] => Mux4.IN7
k_count[3] => Mux6.IN1
k_count[3] => Mux6.IN2
k_count[3] => Mux12.IN2
k_count[3] => Mux12.IN3
k_count[3] => Mux12.IN4
k_count[3] => Mux12.IN5
k_count[3] => Mux12.IN6
k_count[3] => Mux12.IN7
k_count[3] => Mux13.IN1
k_count[3] => Mux13.IN2
k_count[4] => Add2.IN4
k_count[4] => Mux1.IN6
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux3.IN3
k_count[4] => Mux3.IN4
k_count[4] => Mux3.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux3.IN7
k_count[4] => Mux5.IN1
k_count[4] => Mux8.IN1
k_count[4] => Mux8.IN2
k_count[4] => Mux8.IN3
k_count[4] => Mux8.IN4
k_count[4] => Mux8.IN5
k_count[4] => Mux8.IN6
k_count[4] => Mux8.IN7
k_count[4] => Mux9.IN1
k_count[5] => Add0.IN2
k_count[5] => Add2.IN3
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux2.IN3
k_count[5] => Mux2.IN4
k_count[5] => Mux2.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux2.IN7
k_count[5] => Mux4.IN1
k_count[5] => Mux11.IN1
k_count[5] => Mux11.IN2
k_count[5] => Mux11.IN3
k_count[5] => Mux11.IN4
k_count[5] => Mux11.IN5
k_count[5] => Mux11.IN6
k_count[5] => Mux11.IN7
k_count[5] => Mux12.IN1
k_count[6] => Add0.IN1
k_count[6] => rd_addr_d[6]~reg0.DATAIN
k_count[6] => rd_addr_c[6]~reg0.DATAIN
k_count[6] => rd_addr_b[6]~reg0.DATAIN
k_count[6] => rd_addr_a[6]~reg0.DATAIN
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[0] => Mux13.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[1] => Mux13.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[2] => Mux13.IN8


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_3_arr[0][4].CLK
clk => sw_3_arr[0][5].CLK
clk => sw_3_arr[0][6].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_2_arr[0][4].CLK
clk => sw_2_arr[0][5].CLK
clk => sw_2_arr[0][6].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_1_arr[0][4].CLK
clk => sw_1_arr[0][5].CLK
clk => sw_1_arr[0][6].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
clk => sw_0_arr[0][4].CLK
clk => sw_0_arr[0][5].CLK
clk => sw_0_arr[0][6].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_3_arr[0][4].ENA
global_clock_enable => sw_3_arr[0][5].ENA
global_clock_enable => sw_3_arr[0][6].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_2_arr[0][4].ENA
global_clock_enable => sw_2_arr[0][5].ENA
global_clock_enable => sw_2_arr[0][6].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_1_arr[0][4].ENA
global_clock_enable => sw_1_arr[0][5].ENA
global_clock_enable => sw_1_arr[0][6].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
global_clock_enable => sw_0_arr[0][4].ENA
global_clock_enable => sw_0_arr[0][5].ENA
global_clock_enable => sw_0_arr[0][6].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_0_in[4] => sw_0_arr[0][4].DATAIN
sw_0_in[5] => sw_0_arr[0][5].DATAIN
sw_0_in[6] => sw_0_arr[0][6].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_1_in[4] => sw_1_arr[0][4].DATAIN
sw_1_in[5] => sw_1_arr[0][5].DATAIN
sw_1_in[6] => sw_1_arr[0][6].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_2_in[4] => sw_2_arr[0][4].DATAIN
sw_2_in[5] => sw_2_arr[0][5].DATAIN
sw_2_in[6] => sw_2_arr[0][6].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
sw_3_in[4] => sw_3_arr[0][4].DATAIN
sw_3_in[5] => sw_3_arr[0][5].DATAIN
sw_3_in[6] => sw_3_arr[0][6].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => sdft.DISABLE_DFT_O.OUTPUTSELECT
global_clock_enable => sdft.ENABLE_BFP_O.OUTPUTSELECT
global_clock_enable => sdft.ENABLE_DFT_O.OUTPUTSELECT
global_clock_enable => sdft.WAIT_FOR_OUTPUT.OUTPUTSELECT
global_clock_enable => sdft.BLOCK_DFT_I.OUTPUTSELECT
global_clock_enable => sdft.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_o_1pt_fft_111:gen_cont:bfp_detect_1pt.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_cont:delay_next_blk.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => gap_reg.ENA
global_clock_enable => blk_done_vec[0].ENA
global_clock_enable => blk_done_vec[1].ENA
global_clock_enable => blk_done_vec[2].ENA
global_clock_enable => next_pass_vec[0].ENA
global_clock_enable => next_pass_vec[1].ENA
global_clock_enable => next_pass_vec[2].ENA
global_clock_enable => state_cnt[0].ENA
global_clock_enable => state_cnt[1].ENA
global_clock_enable => state_cnt[2].ENA
global_clock_enable => state_cnt[3].ENA
global_clock_enable => state_cnt[4].ENA
global_clock_enable => state_cnt[5].ENA
global_clock_enable => scale_dft_o_en.ENA
global_clock_enable => block_dft_i_en.ENA
global_clock_enable => enable_op.ENA
global_clock_enable => gain_out_4pts[0].ENA
global_clock_enable => gain_out_4pts[1].ENA
global_clock_enable => gain_out_4pts[2].ENA
global_clock_enable => gain_out_4pts[3].ENA
global_clock_enable => do_tdl[3][1][3][0].ENA
global_clock_enable => do_tdl[3][1][3][1].ENA
global_clock_enable => do_tdl[3][1][3][2].ENA
global_clock_enable => do_tdl[3][1][3][3].ENA
global_clock_enable => do_tdl[3][1][3][4].ENA
global_clock_enable => do_tdl[3][1][3][5].ENA
global_clock_enable => do_tdl[3][1][3][6].ENA
global_clock_enable => do_tdl[3][1][3][7].ENA
global_clock_enable => do_tdl[3][1][2][0].ENA
global_clock_enable => do_tdl[3][1][2][1].ENA
global_clock_enable => do_tdl[3][1][2][2].ENA
global_clock_enable => do_tdl[3][1][2][3].ENA
global_clock_enable => do_tdl[3][1][2][4].ENA
global_clock_enable => do_tdl[3][1][2][5].ENA
global_clock_enable => do_tdl[3][1][2][6].ENA
global_clock_enable => do_tdl[3][1][2][7].ENA
global_clock_enable => do_tdl[3][1][1][0].ENA
global_clock_enable => do_tdl[3][1][1][1].ENA
global_clock_enable => do_tdl[3][1][1][2].ENA
global_clock_enable => do_tdl[3][1][1][3].ENA
global_clock_enable => do_tdl[3][1][1][4].ENA
global_clock_enable => do_tdl[3][1][1][5].ENA
global_clock_enable => do_tdl[3][1][1][6].ENA
global_clock_enable => do_tdl[3][1][1][7].ENA
global_clock_enable => do_tdl[3][1][0][0].ENA
global_clock_enable => do_tdl[3][1][0][1].ENA
global_clock_enable => do_tdl[3][1][0][2].ENA
global_clock_enable => do_tdl[3][1][0][3].ENA
global_clock_enable => do_tdl[3][1][0][4].ENA
global_clock_enable => do_tdl[3][1][0][5].ENA
global_clock_enable => do_tdl[3][1][0][6].ENA
global_clock_enable => do_tdl[3][1][0][7].ENA
global_clock_enable => do_tdl[3][0][3][0].ENA
global_clock_enable => do_tdl[3][0][3][1].ENA
global_clock_enable => do_tdl[3][0][3][2].ENA
global_clock_enable => do_tdl[3][0][3][3].ENA
global_clock_enable => do_tdl[3][0][3][4].ENA
global_clock_enable => do_tdl[3][0][3][5].ENA
global_clock_enable => do_tdl[3][0][3][6].ENA
global_clock_enable => do_tdl[3][0][3][7].ENA
global_clock_enable => do_tdl[3][0][2][0].ENA
global_clock_enable => do_tdl[3][0][2][1].ENA
global_clock_enable => do_tdl[3][0][2][2].ENA
global_clock_enable => do_tdl[3][0][2][3].ENA
global_clock_enable => do_tdl[3][0][2][4].ENA
global_clock_enable => do_tdl[3][0][2][5].ENA
global_clock_enable => do_tdl[3][0][2][6].ENA
global_clock_enable => do_tdl[3][0][2][7].ENA
global_clock_enable => do_tdl[3][0][1][0].ENA
global_clock_enable => do_tdl[3][0][1][1].ENA
global_clock_enable => do_tdl[3][0][1][2].ENA
global_clock_enable => do_tdl[3][0][1][3].ENA
global_clock_enable => do_tdl[3][0][1][4].ENA
global_clock_enable => do_tdl[3][0][1][5].ENA
global_clock_enable => do_tdl[3][0][1][6].ENA
global_clock_enable => do_tdl[3][0][1][7].ENA
global_clock_enable => do_tdl[3][0][0][0].ENA
global_clock_enable => do_tdl[3][0][0][1].ENA
global_clock_enable => do_tdl[3][0][0][2].ENA
global_clock_enable => do_tdl[3][0][0][3].ENA
global_clock_enable => do_tdl[3][0][0][4].ENA
global_clock_enable => do_tdl[3][0][0][5].ENA
global_clock_enable => do_tdl[3][0][0][6].ENA
global_clock_enable => do_tdl[3][0][0][7].ENA
global_clock_enable => do_tdl[2][1][3][0].ENA
global_clock_enable => do_tdl[2][1][3][1].ENA
global_clock_enable => do_tdl[2][1][3][2].ENA
global_clock_enable => do_tdl[2][1][3][3].ENA
global_clock_enable => do_tdl[2][1][3][4].ENA
global_clock_enable => do_tdl[2][1][3][5].ENA
global_clock_enable => do_tdl[2][1][3][6].ENA
global_clock_enable => do_tdl[2][1][3][7].ENA
global_clock_enable => do_tdl[2][1][2][0].ENA
global_clock_enable => do_tdl[2][1][2][1].ENA
global_clock_enable => do_tdl[2][1][2][2].ENA
global_clock_enable => do_tdl[2][1][2][3].ENA
global_clock_enable => do_tdl[2][1][2][4].ENA
global_clock_enable => do_tdl[2][1][2][5].ENA
global_clock_enable => do_tdl[2][1][2][6].ENA
global_clock_enable => do_tdl[2][1][2][7].ENA
global_clock_enable => do_tdl[2][1][1][0].ENA
global_clock_enable => do_tdl[2][1][1][1].ENA
global_clock_enable => do_tdl[2][1][1][2].ENA
global_clock_enable => do_tdl[2][1][1][3].ENA
global_clock_enable => do_tdl[2][1][1][4].ENA
global_clock_enable => do_tdl[2][1][1][5].ENA
global_clock_enable => do_tdl[2][1][1][6].ENA
global_clock_enable => do_tdl[2][1][1][7].ENA
global_clock_enable => do_tdl[2][1][0][0].ENA
global_clock_enable => do_tdl[2][1][0][1].ENA
global_clock_enable => do_tdl[2][1][0][2].ENA
global_clock_enable => do_tdl[2][1][0][3].ENA
global_clock_enable => do_tdl[2][1][0][4].ENA
global_clock_enable => do_tdl[2][1][0][5].ENA
global_clock_enable => do_tdl[2][1][0][6].ENA
global_clock_enable => do_tdl[2][1][0][7].ENA
global_clock_enable => do_tdl[2][0][3][0].ENA
global_clock_enable => do_tdl[2][0][3][1].ENA
global_clock_enable => do_tdl[2][0][3][2].ENA
global_clock_enable => do_tdl[2][0][3][3].ENA
global_clock_enable => do_tdl[2][0][3][4].ENA
global_clock_enable => do_tdl[2][0][3][5].ENA
global_clock_enable => do_tdl[2][0][3][6].ENA
global_clock_enable => do_tdl[2][0][3][7].ENA
global_clock_enable => do_tdl[2][0][2][0].ENA
global_clock_enable => do_tdl[2][0][2][1].ENA
global_clock_enable => do_tdl[2][0][2][2].ENA
global_clock_enable => do_tdl[2][0][2][3].ENA
global_clock_enable => do_tdl[2][0][2][4].ENA
global_clock_enable => do_tdl[2][0][2][5].ENA
global_clock_enable => do_tdl[2][0][2][6].ENA
global_clock_enable => do_tdl[2][0][2][7].ENA
global_clock_enable => do_tdl[2][0][1][0].ENA
global_clock_enable => do_tdl[2][0][1][1].ENA
global_clock_enable => do_tdl[2][0][1][2].ENA
global_clock_enable => do_tdl[2][0][1][3].ENA
global_clock_enable => do_tdl[2][0][1][4].ENA
global_clock_enable => do_tdl[2][0][1][5].ENA
global_clock_enable => do_tdl[2][0][1][6].ENA
global_clock_enable => do_tdl[2][0][1][7].ENA
global_clock_enable => do_tdl[2][0][0][0].ENA
global_clock_enable => do_tdl[2][0][0][1].ENA
global_clock_enable => do_tdl[2][0][0][2].ENA
global_clock_enable => do_tdl[2][0][0][3].ENA
global_clock_enable => do_tdl[2][0][0][4].ENA
global_clock_enable => do_tdl[2][0][0][5].ENA
global_clock_enable => do_tdl[2][0][0][6].ENA
global_clock_enable => do_tdl[2][0][0][7].ENA
global_clock_enable => do_tdl[1][1][3][0].ENA
global_clock_enable => do_tdl[1][1][3][1].ENA
global_clock_enable => do_tdl[1][1][3][2].ENA
global_clock_enable => do_tdl[1][1][3][3].ENA
global_clock_enable => do_tdl[1][1][3][4].ENA
global_clock_enable => do_tdl[1][1][3][5].ENA
global_clock_enable => do_tdl[1][1][3][6].ENA
global_clock_enable => do_tdl[1][1][3][7].ENA
global_clock_enable => do_tdl[1][1][2][0].ENA
global_clock_enable => do_tdl[1][1][2][1].ENA
global_clock_enable => do_tdl[1][1][2][2].ENA
global_clock_enable => do_tdl[1][1][2][3].ENA
global_clock_enable => do_tdl[1][1][2][4].ENA
global_clock_enable => do_tdl[1][1][2][5].ENA
global_clock_enable => do_tdl[1][1][2][6].ENA
global_clock_enable => do_tdl[1][1][2][7].ENA
global_clock_enable => do_tdl[1][1][1][0].ENA
global_clock_enable => do_tdl[1][1][1][1].ENA
global_clock_enable => do_tdl[1][1][1][2].ENA
global_clock_enable => do_tdl[1][1][1][3].ENA
global_clock_enable => do_tdl[1][1][1][4].ENA
global_clock_enable => do_tdl[1][1][1][5].ENA
global_clock_enable => do_tdl[1][1][1][6].ENA
global_clock_enable => do_tdl[1][1][1][7].ENA
global_clock_enable => do_tdl[1][1][0][0].ENA
global_clock_enable => do_tdl[1][1][0][1].ENA
global_clock_enable => do_tdl[1][1][0][2].ENA
global_clock_enable => do_tdl[1][1][0][3].ENA
global_clock_enable => do_tdl[1][1][0][4].ENA
global_clock_enable => do_tdl[1][1][0][5].ENA
global_clock_enable => do_tdl[1][1][0][6].ENA
global_clock_enable => do_tdl[1][1][0][7].ENA
global_clock_enable => do_tdl[1][0][3][0].ENA
global_clock_enable => do_tdl[1][0][3][1].ENA
global_clock_enable => do_tdl[1][0][3][2].ENA
global_clock_enable => do_tdl[1][0][3][3].ENA
global_clock_enable => do_tdl[1][0][3][4].ENA
global_clock_enable => do_tdl[1][0][3][5].ENA
global_clock_enable => do_tdl[1][0][3][6].ENA
global_clock_enable => do_tdl[1][0][3][7].ENA
global_clock_enable => do_tdl[1][0][2][0].ENA
global_clock_enable => do_tdl[1][0][2][1].ENA
global_clock_enable => do_tdl[1][0][2][2].ENA
global_clock_enable => do_tdl[1][0][2][3].ENA
global_clock_enable => do_tdl[1][0][2][4].ENA
global_clock_enable => do_tdl[1][0][2][5].ENA
global_clock_enable => do_tdl[1][0][2][6].ENA
global_clock_enable => do_tdl[1][0][2][7].ENA
global_clock_enable => do_tdl[1][0][1][0].ENA
global_clock_enable => do_tdl[1][0][1][1].ENA
global_clock_enable => do_tdl[1][0][1][2].ENA
global_clock_enable => do_tdl[1][0][1][3].ENA
global_clock_enable => do_tdl[1][0][1][4].ENA
global_clock_enable => do_tdl[1][0][1][5].ENA
global_clock_enable => do_tdl[1][0][1][6].ENA
global_clock_enable => do_tdl[1][0][1][7].ENA
global_clock_enable => do_tdl[1][0][0][0].ENA
global_clock_enable => do_tdl[1][0][0][1].ENA
global_clock_enable => do_tdl[1][0][0][2].ENA
global_clock_enable => do_tdl[1][0][0][3].ENA
global_clock_enable => do_tdl[1][0][0][4].ENA
global_clock_enable => do_tdl[1][0][0][5].ENA
global_clock_enable => do_tdl[1][0][0][6].ENA
global_clock_enable => do_tdl[1][0][0][7].ENA
global_clock_enable => do_tdl[0][1][3][0].ENA
global_clock_enable => do_tdl[0][1][3][1].ENA
global_clock_enable => do_tdl[0][1][3][2].ENA
global_clock_enable => do_tdl[0][1][3][3].ENA
global_clock_enable => do_tdl[0][1][3][4].ENA
global_clock_enable => do_tdl[0][1][3][5].ENA
global_clock_enable => do_tdl[0][1][3][6].ENA
global_clock_enable => do_tdl[0][1][3][7].ENA
global_clock_enable => do_tdl[0][1][2][0].ENA
global_clock_enable => do_tdl[0][1][2][1].ENA
global_clock_enable => do_tdl[0][1][2][2].ENA
global_clock_enable => do_tdl[0][1][2][3].ENA
global_clock_enable => do_tdl[0][1][2][4].ENA
global_clock_enable => do_tdl[0][1][2][5].ENA
global_clock_enable => do_tdl[0][1][2][6].ENA
global_clock_enable => do_tdl[0][1][2][7].ENA
global_clock_enable => do_tdl[0][1][1][0].ENA
global_clock_enable => do_tdl[0][1][1][1].ENA
global_clock_enable => do_tdl[0][1][1][2].ENA
global_clock_enable => do_tdl[0][1][1][3].ENA
global_clock_enable => do_tdl[0][1][1][4].ENA
global_clock_enable => do_tdl[0][1][1][5].ENA
global_clock_enable => do_tdl[0][1][1][6].ENA
global_clock_enable => do_tdl[0][1][1][7].ENA
global_clock_enable => do_tdl[0][1][0][0].ENA
global_clock_enable => do_tdl[0][1][0][1].ENA
global_clock_enable => do_tdl[0][1][0][2].ENA
global_clock_enable => do_tdl[0][1][0][3].ENA
global_clock_enable => do_tdl[0][1][0][4].ENA
global_clock_enable => do_tdl[0][1][0][5].ENA
global_clock_enable => do_tdl[0][1][0][6].ENA
global_clock_enable => do_tdl[0][1][0][7].ENA
global_clock_enable => do_tdl[0][0][3][0].ENA
global_clock_enable => do_tdl[0][0][3][1].ENA
global_clock_enable => do_tdl[0][0][3][2].ENA
global_clock_enable => do_tdl[0][0][3][3].ENA
global_clock_enable => do_tdl[0][0][3][4].ENA
global_clock_enable => do_tdl[0][0][3][5].ENA
global_clock_enable => do_tdl[0][0][3][6].ENA
global_clock_enable => do_tdl[0][0][3][7].ENA
global_clock_enable => do_tdl[0][0][2][0].ENA
global_clock_enable => do_tdl[0][0][2][1].ENA
global_clock_enable => do_tdl[0][0][2][2].ENA
global_clock_enable => do_tdl[0][0][2][3].ENA
global_clock_enable => do_tdl[0][0][2][4].ENA
global_clock_enable => do_tdl[0][0][2][5].ENA
global_clock_enable => do_tdl[0][0][2][6].ENA
global_clock_enable => do_tdl[0][0][2][7].ENA
global_clock_enable => do_tdl[0][0][1][0].ENA
global_clock_enable => do_tdl[0][0][1][1].ENA
global_clock_enable => do_tdl[0][0][1][2].ENA
global_clock_enable => do_tdl[0][0][1][3].ENA
global_clock_enable => do_tdl[0][0][1][4].ENA
global_clock_enable => do_tdl[0][0][1][5].ENA
global_clock_enable => do_tdl[0][0][1][6].ENA
global_clock_enable => do_tdl[0][0][1][7].ENA
global_clock_enable => do_tdl[0][0][0][0].ENA
global_clock_enable => do_tdl[0][0][0][1].ENA
global_clock_enable => do_tdl[0][0][0][2].ENA
global_clock_enable => do_tdl[0][0][0][3].ENA
global_clock_enable => do_tdl[0][0][0][4].ENA
global_clock_enable => do_tdl[0][0][0][5].ENA
global_clock_enable => do_tdl[0][0][0][6].ENA
global_clock_enable => do_tdl[0][0][0][7].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => gap_reg.CLK
clk => blk_done_vec[0].CLK
clk => blk_done_vec[1].CLK
clk => blk_done_vec[2].CLK
clk => next_pass_vec[0].CLK
clk => next_pass_vec[1].CLK
clk => next_pass_vec[2].CLK
clk => state_cnt[0].CLK
clk => state_cnt[1].CLK
clk => state_cnt[2].CLK
clk => state_cnt[3].CLK
clk => state_cnt[4].CLK
clk => state_cnt[5].CLK
clk => scale_dft_o_en.CLK
clk => block_dft_i_en.CLK
clk => enable_op.CLK
clk => gain_out_4pts[0].CLK
clk => gain_out_4pts[1].CLK
clk => gain_out_4pts[2].CLK
clk => gain_out_4pts[3].CLK
clk => do_tdl[3][1][3][0].CLK
clk => do_tdl[3][1][3][1].CLK
clk => do_tdl[3][1][3][2].CLK
clk => do_tdl[3][1][3][3].CLK
clk => do_tdl[3][1][3][4].CLK
clk => do_tdl[3][1][3][5].CLK
clk => do_tdl[3][1][3][6].CLK
clk => do_tdl[3][1][3][7].CLK
clk => do_tdl[3][1][2][0].CLK
clk => do_tdl[3][1][2][1].CLK
clk => do_tdl[3][1][2][2].CLK
clk => do_tdl[3][1][2][3].CLK
clk => do_tdl[3][1][2][4].CLK
clk => do_tdl[3][1][2][5].CLK
clk => do_tdl[3][1][2][6].CLK
clk => do_tdl[3][1][2][7].CLK
clk => do_tdl[3][1][1][0].CLK
clk => do_tdl[3][1][1][1].CLK
clk => do_tdl[3][1][1][2].CLK
clk => do_tdl[3][1][1][3].CLK
clk => do_tdl[3][1][1][4].CLK
clk => do_tdl[3][1][1][5].CLK
clk => do_tdl[3][1][1][6].CLK
clk => do_tdl[3][1][1][7].CLK
clk => do_tdl[3][1][0][0].CLK
clk => do_tdl[3][1][0][1].CLK
clk => do_tdl[3][1][0][2].CLK
clk => do_tdl[3][1][0][3].CLK
clk => do_tdl[3][1][0][4].CLK
clk => do_tdl[3][1][0][5].CLK
clk => do_tdl[3][1][0][6].CLK
clk => do_tdl[3][1][0][7].CLK
clk => do_tdl[3][0][3][0].CLK
clk => do_tdl[3][0][3][1].CLK
clk => do_tdl[3][0][3][2].CLK
clk => do_tdl[3][0][3][3].CLK
clk => do_tdl[3][0][3][4].CLK
clk => do_tdl[3][0][3][5].CLK
clk => do_tdl[3][0][3][6].CLK
clk => do_tdl[3][0][3][7].CLK
clk => do_tdl[3][0][2][0].CLK
clk => do_tdl[3][0][2][1].CLK
clk => do_tdl[3][0][2][2].CLK
clk => do_tdl[3][0][2][3].CLK
clk => do_tdl[3][0][2][4].CLK
clk => do_tdl[3][0][2][5].CLK
clk => do_tdl[3][0][2][6].CLK
clk => do_tdl[3][0][2][7].CLK
clk => do_tdl[3][0][1][0].CLK
clk => do_tdl[3][0][1][1].CLK
clk => do_tdl[3][0][1][2].CLK
clk => do_tdl[3][0][1][3].CLK
clk => do_tdl[3][0][1][4].CLK
clk => do_tdl[3][0][1][5].CLK
clk => do_tdl[3][0][1][6].CLK
clk => do_tdl[3][0][1][7].CLK
clk => do_tdl[3][0][0][0].CLK
clk => do_tdl[3][0][0][1].CLK
clk => do_tdl[3][0][0][2].CLK
clk => do_tdl[3][0][0][3].CLK
clk => do_tdl[3][0][0][4].CLK
clk => do_tdl[3][0][0][5].CLK
clk => do_tdl[3][0][0][6].CLK
clk => do_tdl[3][0][0][7].CLK
clk => do_tdl[2][1][3][0].CLK
clk => do_tdl[2][1][3][1].CLK
clk => do_tdl[2][1][3][2].CLK
clk => do_tdl[2][1][3][3].CLK
clk => do_tdl[2][1][3][4].CLK
clk => do_tdl[2][1][3][5].CLK
clk => do_tdl[2][1][3][6].CLK
clk => do_tdl[2][1][3][7].CLK
clk => do_tdl[2][1][2][0].CLK
clk => do_tdl[2][1][2][1].CLK
clk => do_tdl[2][1][2][2].CLK
clk => do_tdl[2][1][2][3].CLK
clk => do_tdl[2][1][2][4].CLK
clk => do_tdl[2][1][2][5].CLK
clk => do_tdl[2][1][2][6].CLK
clk => do_tdl[2][1][2][7].CLK
clk => do_tdl[2][1][1][0].CLK
clk => do_tdl[2][1][1][1].CLK
clk => do_tdl[2][1][1][2].CLK
clk => do_tdl[2][1][1][3].CLK
clk => do_tdl[2][1][1][4].CLK
clk => do_tdl[2][1][1][5].CLK
clk => do_tdl[2][1][1][6].CLK
clk => do_tdl[2][1][1][7].CLK
clk => do_tdl[2][1][0][0].CLK
clk => do_tdl[2][1][0][1].CLK
clk => do_tdl[2][1][0][2].CLK
clk => do_tdl[2][1][0][3].CLK
clk => do_tdl[2][1][0][4].CLK
clk => do_tdl[2][1][0][5].CLK
clk => do_tdl[2][1][0][6].CLK
clk => do_tdl[2][1][0][7].CLK
clk => do_tdl[2][0][3][0].CLK
clk => do_tdl[2][0][3][1].CLK
clk => do_tdl[2][0][3][2].CLK
clk => do_tdl[2][0][3][3].CLK
clk => do_tdl[2][0][3][4].CLK
clk => do_tdl[2][0][3][5].CLK
clk => do_tdl[2][0][3][6].CLK
clk => do_tdl[2][0][3][7].CLK
clk => do_tdl[2][0][2][0].CLK
clk => do_tdl[2][0][2][1].CLK
clk => do_tdl[2][0][2][2].CLK
clk => do_tdl[2][0][2][3].CLK
clk => do_tdl[2][0][2][4].CLK
clk => do_tdl[2][0][2][5].CLK
clk => do_tdl[2][0][2][6].CLK
clk => do_tdl[2][0][2][7].CLK
clk => do_tdl[2][0][1][0].CLK
clk => do_tdl[2][0][1][1].CLK
clk => do_tdl[2][0][1][2].CLK
clk => do_tdl[2][0][1][3].CLK
clk => do_tdl[2][0][1][4].CLK
clk => do_tdl[2][0][1][5].CLK
clk => do_tdl[2][0][1][6].CLK
clk => do_tdl[2][0][1][7].CLK
clk => do_tdl[2][0][0][0].CLK
clk => do_tdl[2][0][0][1].CLK
clk => do_tdl[2][0][0][2].CLK
clk => do_tdl[2][0][0][3].CLK
clk => do_tdl[2][0][0][4].CLK
clk => do_tdl[2][0][0][5].CLK
clk => do_tdl[2][0][0][6].CLK
clk => do_tdl[2][0][0][7].CLK
clk => do_tdl[1][1][3][0].CLK
clk => do_tdl[1][1][3][1].CLK
clk => do_tdl[1][1][3][2].CLK
clk => do_tdl[1][1][3][3].CLK
clk => do_tdl[1][1][3][4].CLK
clk => do_tdl[1][1][3][5].CLK
clk => do_tdl[1][1][3][6].CLK
clk => do_tdl[1][1][3][7].CLK
clk => do_tdl[1][1][2][0].CLK
clk => do_tdl[1][1][2][1].CLK
clk => do_tdl[1][1][2][2].CLK
clk => do_tdl[1][1][2][3].CLK
clk => do_tdl[1][1][2][4].CLK
clk => do_tdl[1][1][2][5].CLK
clk => do_tdl[1][1][2][6].CLK
clk => do_tdl[1][1][2][7].CLK
clk => do_tdl[1][1][1][0].CLK
clk => do_tdl[1][1][1][1].CLK
clk => do_tdl[1][1][1][2].CLK
clk => do_tdl[1][1][1][3].CLK
clk => do_tdl[1][1][1][4].CLK
clk => do_tdl[1][1][1][5].CLK
clk => do_tdl[1][1][1][6].CLK
clk => do_tdl[1][1][1][7].CLK
clk => do_tdl[1][1][0][0].CLK
clk => do_tdl[1][1][0][1].CLK
clk => do_tdl[1][1][0][2].CLK
clk => do_tdl[1][1][0][3].CLK
clk => do_tdl[1][1][0][4].CLK
clk => do_tdl[1][1][0][5].CLK
clk => do_tdl[1][1][0][6].CLK
clk => do_tdl[1][1][0][7].CLK
clk => do_tdl[1][0][3][0].CLK
clk => do_tdl[1][0][3][1].CLK
clk => do_tdl[1][0][3][2].CLK
clk => do_tdl[1][0][3][3].CLK
clk => do_tdl[1][0][3][4].CLK
clk => do_tdl[1][0][3][5].CLK
clk => do_tdl[1][0][3][6].CLK
clk => do_tdl[1][0][3][7].CLK
clk => do_tdl[1][0][2][0].CLK
clk => do_tdl[1][0][2][1].CLK
clk => do_tdl[1][0][2][2].CLK
clk => do_tdl[1][0][2][3].CLK
clk => do_tdl[1][0][2][4].CLK
clk => do_tdl[1][0][2][5].CLK
clk => do_tdl[1][0][2][6].CLK
clk => do_tdl[1][0][2][7].CLK
clk => do_tdl[1][0][1][0].CLK
clk => do_tdl[1][0][1][1].CLK
clk => do_tdl[1][0][1][2].CLK
clk => do_tdl[1][0][1][3].CLK
clk => do_tdl[1][0][1][4].CLK
clk => do_tdl[1][0][1][5].CLK
clk => do_tdl[1][0][1][6].CLK
clk => do_tdl[1][0][1][7].CLK
clk => do_tdl[1][0][0][0].CLK
clk => do_tdl[1][0][0][1].CLK
clk => do_tdl[1][0][0][2].CLK
clk => do_tdl[1][0][0][3].CLK
clk => do_tdl[1][0][0][4].CLK
clk => do_tdl[1][0][0][5].CLK
clk => do_tdl[1][0][0][6].CLK
clk => do_tdl[1][0][0][7].CLK
clk => do_tdl[0][1][3][0].CLK
clk => do_tdl[0][1][3][1].CLK
clk => do_tdl[0][1][3][2].CLK
clk => do_tdl[0][1][3][3].CLK
clk => do_tdl[0][1][3][4].CLK
clk => do_tdl[0][1][3][5].CLK
clk => do_tdl[0][1][3][6].CLK
clk => do_tdl[0][1][3][7].CLK
clk => do_tdl[0][1][2][0].CLK
clk => do_tdl[0][1][2][1].CLK
clk => do_tdl[0][1][2][2].CLK
clk => do_tdl[0][1][2][3].CLK
clk => do_tdl[0][1][2][4].CLK
clk => do_tdl[0][1][2][5].CLK
clk => do_tdl[0][1][2][6].CLK
clk => do_tdl[0][1][2][7].CLK
clk => do_tdl[0][1][1][0].CLK
clk => do_tdl[0][1][1][1].CLK
clk => do_tdl[0][1][1][2].CLK
clk => do_tdl[0][1][1][3].CLK
clk => do_tdl[0][1][1][4].CLK
clk => do_tdl[0][1][1][5].CLK
clk => do_tdl[0][1][1][6].CLK
clk => do_tdl[0][1][1][7].CLK
clk => do_tdl[0][1][0][0].CLK
clk => do_tdl[0][1][0][1].CLK
clk => do_tdl[0][1][0][2].CLK
clk => do_tdl[0][1][0][3].CLK
clk => do_tdl[0][1][0][4].CLK
clk => do_tdl[0][1][0][5].CLK
clk => do_tdl[0][1][0][6].CLK
clk => do_tdl[0][1][0][7].CLK
clk => do_tdl[0][0][3][0].CLK
clk => do_tdl[0][0][3][1].CLK
clk => do_tdl[0][0][3][2].CLK
clk => do_tdl[0][0][3][3].CLK
clk => do_tdl[0][0][3][4].CLK
clk => do_tdl[0][0][3][5].CLK
clk => do_tdl[0][0][3][6].CLK
clk => do_tdl[0][0][3][7].CLK
clk => do_tdl[0][0][2][0].CLK
clk => do_tdl[0][0][2][1].CLK
clk => do_tdl[0][0][2][2].CLK
clk => do_tdl[0][0][2][3].CLK
clk => do_tdl[0][0][2][4].CLK
clk => do_tdl[0][0][2][5].CLK
clk => do_tdl[0][0][2][6].CLK
clk => do_tdl[0][0][2][7].CLK
clk => do_tdl[0][0][1][0].CLK
clk => do_tdl[0][0][1][1].CLK
clk => do_tdl[0][0][1][2].CLK
clk => do_tdl[0][0][1][3].CLK
clk => do_tdl[0][0][1][4].CLK
clk => do_tdl[0][0][1][5].CLK
clk => do_tdl[0][0][1][6].CLK
clk => do_tdl[0][0][1][7].CLK
clk => do_tdl[0][0][0][0].CLK
clk => do_tdl[0][0][0][1].CLK
clk => do_tdl[0][0][0][2].CLK
clk => do_tdl[0][0][0][3].CLK
clk => do_tdl[0][0][0][4].CLK
clk => do_tdl[0][0][0][5].CLK
clk => do_tdl[0][0][0][6].CLK
clk => do_tdl[0][0][0][7].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.clk
clk => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.clk
clk => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.clk
clk => asj_fft_bfp_o_1pt_fft_111:gen_cont:bfp_detect_1pt.clk
clk => asj_fft_tdl_bit_fft_111:gen_cont:delay_next_blk.clk
clk => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.clk
clk => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.clk
clk => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.clk
clk => sdft~1.DATAIN
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => next_pass_vec.OUTPUTSELECT
reset => next_pass_vec.OUTPUTSELECT
reset => next_pass_vec.OUTPUTSELECT
reset => blk_done_vec.OUTPUTSELECT
reset => blk_done_vec.OUTPUTSELECT
reset => blk_done_vec.OUTPUTSELECT
reset => gap_reg.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.reset
reset => asj_fft_bfp_o_1pt_fft_111:gen_cont:bfp_detect_1pt.reset
reset => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.reset
reset => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.reset
reset => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.reset
next_pass => Selector13.IN3
next_pass => next_pass_vec.DATAA
next_pass => Selector12.IN2
next_blk => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.next_blk
next_blk => asj_fft_tdl_bit_fft_111:gen_cont:delay_next_blk.data_in
blk_done => blk_done_vec.DATAA
blk_done => gap_reg.OUTPUTSELECT
alt_slb_i[0] => slb_nm1[0].IN1
alt_slb_i[0] => slb_1pt[0].IN1
alt_slb_i[1] => slb_nm1[1].IN1
alt_slb_i[1] => slb_1pt[1].IN1
alt_slb_i[2] => slb_nm1[2].IN1
alt_slb_i[2] => slb_1pt[2].IN1
data_1_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[7]
data_2_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[7]
data_3_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[7]
data_4_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[7]
data_1_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[7]
data_2_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[7]
data_3_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[7]
data_4_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[7]
twid_1_real[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[0]
twid_1_real[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[1]
twid_1_real[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[2]
twid_1_real[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[3]
twid_1_real[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[4]
twid_1_real[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[5]
twid_1_real[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[6]
twid_1_real[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[7]
twid_2_real[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[0]
twid_2_real[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[1]
twid_2_real[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[2]
twid_2_real[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[3]
twid_2_real[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[4]
twid_2_real[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[5]
twid_2_real[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[6]
twid_2_real[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[7]
twid_3_real[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[0]
twid_3_real[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[1]
twid_3_real[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[2]
twid_3_real[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[3]
twid_3_real[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[4]
twid_3_real[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[5]
twid_3_real[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[6]
twid_3_real[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[7]
twid_1_imag[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[0]
twid_1_imag[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[1]
twid_1_imag[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[2]
twid_1_imag[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[3]
twid_1_imag[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[4]
twid_1_imag[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[5]
twid_1_imag[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[6]
twid_1_imag[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[7]
twid_2_imag[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[0]
twid_2_imag[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[1]
twid_2_imag[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[2]
twid_2_imag[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[3]
twid_2_imag[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[4]
twid_2_imag[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[5]
twid_2_imag[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[6]
twid_2_imag[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[7]
twid_3_imag[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[0]
twid_3_imag[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[1]
twid_3_imag[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[2]
twid_3_imag[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[3]
twid_3_imag[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[4]
twid_3_imag[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[5]
twid_3_imag[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[6]
twid_3_imag[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => Mux11.IN10
real_bfp_1_in[0] => Mux12.IN10
real_bfp_1_in[0] => Mux13.IN10
real_bfp_1_in[0] => Mux14.IN10
real_bfp_1_in[0] => Mux15.IN10
real_bfp_1_in[1] => Mux10.IN10
real_bfp_1_in[1] => Mux11.IN9
real_bfp_1_in[1] => Mux12.IN9
real_bfp_1_in[1] => Mux13.IN9
real_bfp_1_in[1] => Mux14.IN9
real_bfp_1_in[2] => Mux9.IN10
real_bfp_1_in[2] => Mux10.IN9
real_bfp_1_in[2] => Mux11.IN8
real_bfp_1_in[2] => Mux12.IN8
real_bfp_1_in[2] => Mux13.IN8
real_bfp_1_in[3] => Mux8.IN10
real_bfp_1_in[3] => Mux9.IN9
real_bfp_1_in[3] => Mux10.IN8
real_bfp_1_in[3] => Mux11.IN7
real_bfp_1_in[3] => Mux12.IN7
real_bfp_1_in[4] => Mux8.IN9
real_bfp_1_in[4] => Mux9.IN8
real_bfp_1_in[4] => Mux10.IN7
real_bfp_1_in[4] => Mux11.IN6
real_bfp_1_in[5] => Mux8.IN8
real_bfp_1_in[5] => Mux9.IN7
real_bfp_1_in[5] => Mux10.IN6
real_bfp_1_in[6] => Mux8.IN7
real_bfp_1_in[6] => Mux9.IN6
real_bfp_1_in[7] => Mux8.IN6
real_bfp_2_in[0] => Mux19.IN10
real_bfp_2_in[0] => Mux20.IN10
real_bfp_2_in[0] => Mux21.IN10
real_bfp_2_in[0] => Mux22.IN10
real_bfp_2_in[0] => Mux23.IN10
real_bfp_2_in[1] => Mux18.IN10
real_bfp_2_in[1] => Mux19.IN9
real_bfp_2_in[1] => Mux20.IN9
real_bfp_2_in[1] => Mux21.IN9
real_bfp_2_in[1] => Mux22.IN9
real_bfp_2_in[2] => Mux17.IN10
real_bfp_2_in[2] => Mux18.IN9
real_bfp_2_in[2] => Mux19.IN8
real_bfp_2_in[2] => Mux20.IN8
real_bfp_2_in[2] => Mux21.IN8
real_bfp_2_in[3] => Mux16.IN10
real_bfp_2_in[3] => Mux17.IN9
real_bfp_2_in[3] => Mux18.IN8
real_bfp_2_in[3] => Mux19.IN7
real_bfp_2_in[3] => Mux20.IN7
real_bfp_2_in[4] => Mux16.IN9
real_bfp_2_in[4] => Mux17.IN8
real_bfp_2_in[4] => Mux18.IN7
real_bfp_2_in[4] => Mux19.IN6
real_bfp_2_in[5] => Mux16.IN8
real_bfp_2_in[5] => Mux17.IN7
real_bfp_2_in[5] => Mux18.IN6
real_bfp_2_in[6] => Mux16.IN7
real_bfp_2_in[6] => Mux17.IN6
real_bfp_2_in[7] => Mux16.IN6
real_bfp_3_in[0] => Mux27.IN10
real_bfp_3_in[0] => Mux28.IN10
real_bfp_3_in[0] => Mux29.IN10
real_bfp_3_in[0] => Mux30.IN10
real_bfp_3_in[0] => Mux31.IN10
real_bfp_3_in[1] => Mux26.IN10
real_bfp_3_in[1] => Mux27.IN9
real_bfp_3_in[1] => Mux28.IN9
real_bfp_3_in[1] => Mux29.IN9
real_bfp_3_in[1] => Mux30.IN9
real_bfp_3_in[2] => Mux25.IN10
real_bfp_3_in[2] => Mux26.IN9
real_bfp_3_in[2] => Mux27.IN8
real_bfp_3_in[2] => Mux28.IN8
real_bfp_3_in[2] => Mux29.IN8
real_bfp_3_in[3] => Mux24.IN10
real_bfp_3_in[3] => Mux25.IN9
real_bfp_3_in[3] => Mux26.IN8
real_bfp_3_in[3] => Mux27.IN7
real_bfp_3_in[3] => Mux28.IN7
real_bfp_3_in[4] => Mux24.IN9
real_bfp_3_in[4] => Mux25.IN8
real_bfp_3_in[4] => Mux26.IN7
real_bfp_3_in[4] => Mux27.IN6
real_bfp_3_in[5] => Mux24.IN8
real_bfp_3_in[5] => Mux25.IN7
real_bfp_3_in[5] => Mux26.IN6
real_bfp_3_in[6] => Mux24.IN7
real_bfp_3_in[6] => Mux25.IN6
real_bfp_3_in[7] => Mux24.IN6
imag_bfp_0_in[0] => Mux35.IN10
imag_bfp_0_in[0] => Mux36.IN10
imag_bfp_0_in[0] => Mux37.IN10
imag_bfp_0_in[0] => Mux38.IN10
imag_bfp_0_in[0] => Mux39.IN10
imag_bfp_0_in[1] => Mux34.IN10
imag_bfp_0_in[1] => Mux35.IN9
imag_bfp_0_in[1] => Mux36.IN9
imag_bfp_0_in[1] => Mux37.IN9
imag_bfp_0_in[1] => Mux38.IN9
imag_bfp_0_in[2] => Mux33.IN10
imag_bfp_0_in[2] => Mux34.IN9
imag_bfp_0_in[2] => Mux35.IN8
imag_bfp_0_in[2] => Mux36.IN8
imag_bfp_0_in[2] => Mux37.IN8
imag_bfp_0_in[3] => Mux32.IN10
imag_bfp_0_in[3] => Mux33.IN9
imag_bfp_0_in[3] => Mux34.IN8
imag_bfp_0_in[3] => Mux35.IN7
imag_bfp_0_in[3] => Mux36.IN7
imag_bfp_0_in[4] => Mux32.IN9
imag_bfp_0_in[4] => Mux33.IN8
imag_bfp_0_in[4] => Mux34.IN7
imag_bfp_0_in[4] => Mux35.IN6
imag_bfp_0_in[5] => Mux32.IN8
imag_bfp_0_in[5] => Mux33.IN7
imag_bfp_0_in[5] => Mux34.IN6
imag_bfp_0_in[6] => Mux32.IN7
imag_bfp_0_in[6] => Mux33.IN6
imag_bfp_0_in[7] => Mux32.IN6
imag_bfp_1_in[0] => Mux43.IN10
imag_bfp_1_in[0] => Mux44.IN10
imag_bfp_1_in[0] => Mux45.IN10
imag_bfp_1_in[0] => Mux46.IN10
imag_bfp_1_in[0] => Mux47.IN10
imag_bfp_1_in[1] => Mux42.IN10
imag_bfp_1_in[1] => Mux43.IN9
imag_bfp_1_in[1] => Mux44.IN9
imag_bfp_1_in[1] => Mux45.IN9
imag_bfp_1_in[1] => Mux46.IN9
imag_bfp_1_in[2] => Mux41.IN10
imag_bfp_1_in[2] => Mux42.IN9
imag_bfp_1_in[2] => Mux43.IN8
imag_bfp_1_in[2] => Mux44.IN8
imag_bfp_1_in[2] => Mux45.IN8
imag_bfp_1_in[3] => Mux40.IN10
imag_bfp_1_in[3] => Mux41.IN9
imag_bfp_1_in[3] => Mux42.IN8
imag_bfp_1_in[3] => Mux43.IN7
imag_bfp_1_in[3] => Mux44.IN7
imag_bfp_1_in[4] => Mux40.IN9
imag_bfp_1_in[4] => Mux41.IN8
imag_bfp_1_in[4] => Mux42.IN7
imag_bfp_1_in[4] => Mux43.IN6
imag_bfp_1_in[5] => Mux40.IN8
imag_bfp_1_in[5] => Mux41.IN7
imag_bfp_1_in[5] => Mux42.IN6
imag_bfp_1_in[6] => Mux40.IN7
imag_bfp_1_in[6] => Mux41.IN6
imag_bfp_1_in[7] => Mux40.IN6
imag_bfp_2_in[0] => Mux51.IN10
imag_bfp_2_in[0] => Mux52.IN10
imag_bfp_2_in[0] => Mux53.IN10
imag_bfp_2_in[0] => Mux54.IN10
imag_bfp_2_in[0] => Mux55.IN10
imag_bfp_2_in[1] => Mux50.IN10
imag_bfp_2_in[1] => Mux51.IN9
imag_bfp_2_in[1] => Mux52.IN9
imag_bfp_2_in[1] => Mux53.IN9
imag_bfp_2_in[1] => Mux54.IN9
imag_bfp_2_in[2] => Mux49.IN10
imag_bfp_2_in[2] => Mux50.IN9
imag_bfp_2_in[2] => Mux51.IN8
imag_bfp_2_in[2] => Mux52.IN8
imag_bfp_2_in[2] => Mux53.IN8
imag_bfp_2_in[3] => Mux48.IN10
imag_bfp_2_in[3] => Mux49.IN9
imag_bfp_2_in[3] => Mux50.IN8
imag_bfp_2_in[3] => Mux51.IN7
imag_bfp_2_in[3] => Mux52.IN7
imag_bfp_2_in[4] => Mux48.IN9
imag_bfp_2_in[4] => Mux49.IN8
imag_bfp_2_in[4] => Mux50.IN7
imag_bfp_2_in[4] => Mux51.IN6
imag_bfp_2_in[5] => Mux48.IN8
imag_bfp_2_in[5] => Mux49.IN7
imag_bfp_2_in[5] => Mux50.IN6
imag_bfp_2_in[6] => Mux48.IN7
imag_bfp_2_in[6] => Mux49.IN6
imag_bfp_2_in[7] => Mux48.IN6
imag_bfp_3_in[0] => Mux59.IN10
imag_bfp_3_in[0] => Mux60.IN10
imag_bfp_3_in[0] => Mux61.IN10
imag_bfp_3_in[0] => Mux62.IN10
imag_bfp_3_in[0] => Mux63.IN10
imag_bfp_3_in[1] => Mux58.IN10
imag_bfp_3_in[1] => Mux59.IN9
imag_bfp_3_in[1] => Mux60.IN9
imag_bfp_3_in[1] => Mux61.IN9
imag_bfp_3_in[1] => Mux62.IN9
imag_bfp_3_in[2] => Mux57.IN10
imag_bfp_3_in[2] => Mux58.IN9
imag_bfp_3_in[2] => Mux59.IN8
imag_bfp_3_in[2] => Mux60.IN8
imag_bfp_3_in[2] => Mux61.IN8
imag_bfp_3_in[3] => Mux56.IN10
imag_bfp_3_in[3] => Mux57.IN9
imag_bfp_3_in[3] => Mux58.IN8
imag_bfp_3_in[3] => Mux59.IN7
imag_bfp_3_in[3] => Mux60.IN7
imag_bfp_3_in[4] => Mux56.IN9
imag_bfp_3_in[4] => Mux57.IN8
imag_bfp_3_in[4] => Mux58.IN7
imag_bfp_3_in[4] => Mux59.IN6
imag_bfp_3_in[5] => Mux56.IN8
imag_bfp_3_in[5] => Mux57.IN7
imag_bfp_3_in[5] => Mux58.IN6
imag_bfp_3_in[6] => Mux56.IN7
imag_bfp_3_in[6] => Mux57.IN6
imag_bfp_3_in[7] => Mux56.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN6
bfp_factor[0] => Mux37.IN7
bfp_factor[0] => Mux38.IN8
bfp_factor[0] => Mux39.IN9
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN6
bfp_factor[0] => Mux53.IN7
bfp_factor[0] => Mux54.IN8
bfp_factor[0] => Mux55.IN9
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN5
bfp_factor[1] => Mux37.IN6
bfp_factor[1] => Mux38.IN7
bfp_factor[1] => Mux39.IN8
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN5
bfp_factor[1] => Mux53.IN6
bfp_factor[1] => Mux54.IN7
bfp_factor[1] => Mux55.IN8
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN4
bfp_factor[2] => Mux37.IN5
bfp_factor[2] => Mux38.IN6
bfp_factor[2] => Mux39.IN7
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN4
bfp_factor[2] => Mux53.IN5
bfp_factor[2] => Mux54.IN6
bfp_factor[2] => Mux55.IN7
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => Mux11.IN10
real_bfp_1_in[0] => Mux12.IN10
real_bfp_1_in[0] => Mux13.IN10
real_bfp_1_in[0] => Mux14.IN10
real_bfp_1_in[0] => Mux15.IN10
real_bfp_1_in[1] => Mux10.IN10
real_bfp_1_in[1] => Mux11.IN9
real_bfp_1_in[1] => Mux12.IN9
real_bfp_1_in[1] => Mux13.IN9
real_bfp_1_in[1] => Mux14.IN9
real_bfp_1_in[2] => Mux9.IN10
real_bfp_1_in[2] => Mux10.IN9
real_bfp_1_in[2] => Mux11.IN8
real_bfp_1_in[2] => Mux12.IN8
real_bfp_1_in[2] => Mux13.IN8
real_bfp_1_in[3] => Mux8.IN10
real_bfp_1_in[3] => Mux9.IN9
real_bfp_1_in[3] => Mux10.IN8
real_bfp_1_in[3] => Mux11.IN7
real_bfp_1_in[3] => Mux12.IN7
real_bfp_1_in[4] => Mux8.IN9
real_bfp_1_in[4] => Mux9.IN8
real_bfp_1_in[4] => Mux10.IN7
real_bfp_1_in[4] => Mux11.IN6
real_bfp_1_in[5] => Mux8.IN8
real_bfp_1_in[5] => Mux9.IN7
real_bfp_1_in[5] => Mux10.IN6
real_bfp_1_in[6] => Mux8.IN7
real_bfp_1_in[6] => Mux9.IN6
real_bfp_1_in[7] => Mux8.IN6
real_bfp_2_in[0] => Mux19.IN10
real_bfp_2_in[0] => Mux20.IN10
real_bfp_2_in[0] => Mux21.IN10
real_bfp_2_in[0] => Mux22.IN10
real_bfp_2_in[0] => Mux23.IN10
real_bfp_2_in[1] => Mux18.IN10
real_bfp_2_in[1] => Mux19.IN9
real_bfp_2_in[1] => Mux20.IN9
real_bfp_2_in[1] => Mux21.IN9
real_bfp_2_in[1] => Mux22.IN9
real_bfp_2_in[2] => Mux17.IN10
real_bfp_2_in[2] => Mux18.IN9
real_bfp_2_in[2] => Mux19.IN8
real_bfp_2_in[2] => Mux20.IN8
real_bfp_2_in[2] => Mux21.IN8
real_bfp_2_in[3] => Mux16.IN10
real_bfp_2_in[3] => Mux17.IN9
real_bfp_2_in[3] => Mux18.IN8
real_bfp_2_in[3] => Mux19.IN7
real_bfp_2_in[3] => Mux20.IN7
real_bfp_2_in[4] => Mux16.IN9
real_bfp_2_in[4] => Mux17.IN8
real_bfp_2_in[4] => Mux18.IN7
real_bfp_2_in[4] => Mux19.IN6
real_bfp_2_in[5] => Mux16.IN8
real_bfp_2_in[5] => Mux17.IN7
real_bfp_2_in[5] => Mux18.IN6
real_bfp_2_in[6] => Mux16.IN7
real_bfp_2_in[6] => Mux17.IN6
real_bfp_2_in[7] => Mux16.IN6
real_bfp_3_in[0] => Mux27.IN10
real_bfp_3_in[0] => Mux28.IN10
real_bfp_3_in[0] => Mux29.IN10
real_bfp_3_in[0] => Mux30.IN10
real_bfp_3_in[0] => Mux31.IN10
real_bfp_3_in[1] => Mux26.IN10
real_bfp_3_in[1] => Mux27.IN9
real_bfp_3_in[1] => Mux28.IN9
real_bfp_3_in[1] => Mux29.IN9
real_bfp_3_in[1] => Mux30.IN9
real_bfp_3_in[2] => Mux25.IN10
real_bfp_3_in[2] => Mux26.IN9
real_bfp_3_in[2] => Mux27.IN8
real_bfp_3_in[2] => Mux28.IN8
real_bfp_3_in[2] => Mux29.IN8
real_bfp_3_in[3] => Mux24.IN10
real_bfp_3_in[3] => Mux25.IN9
real_bfp_3_in[3] => Mux26.IN8
real_bfp_3_in[3] => Mux27.IN7
real_bfp_3_in[3] => Mux28.IN7
real_bfp_3_in[4] => Mux24.IN9
real_bfp_3_in[4] => Mux25.IN8
real_bfp_3_in[4] => Mux26.IN7
real_bfp_3_in[4] => Mux27.IN6
real_bfp_3_in[5] => Mux24.IN8
real_bfp_3_in[5] => Mux25.IN7
real_bfp_3_in[5] => Mux26.IN6
real_bfp_3_in[6] => Mux24.IN7
real_bfp_3_in[6] => Mux25.IN6
real_bfp_3_in[7] => Mux24.IN6
imag_bfp_0_in[0] => Mux35.IN10
imag_bfp_0_in[0] => Mux36.IN10
imag_bfp_0_in[0] => Mux37.IN10
imag_bfp_0_in[0] => Mux38.IN10
imag_bfp_0_in[0] => Mux39.IN10
imag_bfp_0_in[1] => Mux34.IN10
imag_bfp_0_in[1] => Mux35.IN9
imag_bfp_0_in[1] => Mux36.IN9
imag_bfp_0_in[1] => Mux37.IN9
imag_bfp_0_in[1] => Mux38.IN9
imag_bfp_0_in[2] => Mux33.IN10
imag_bfp_0_in[2] => Mux34.IN9
imag_bfp_0_in[2] => Mux35.IN8
imag_bfp_0_in[2] => Mux36.IN8
imag_bfp_0_in[2] => Mux37.IN8
imag_bfp_0_in[3] => Mux32.IN10
imag_bfp_0_in[3] => Mux33.IN9
imag_bfp_0_in[3] => Mux34.IN8
imag_bfp_0_in[3] => Mux35.IN7
imag_bfp_0_in[3] => Mux36.IN7
imag_bfp_0_in[4] => Mux32.IN9
imag_bfp_0_in[4] => Mux33.IN8
imag_bfp_0_in[4] => Mux34.IN7
imag_bfp_0_in[4] => Mux35.IN6
imag_bfp_0_in[5] => Mux32.IN8
imag_bfp_0_in[5] => Mux33.IN7
imag_bfp_0_in[5] => Mux34.IN6
imag_bfp_0_in[6] => Mux32.IN7
imag_bfp_0_in[6] => Mux33.IN6
imag_bfp_0_in[7] => Mux32.IN6
imag_bfp_1_in[0] => Mux43.IN10
imag_bfp_1_in[0] => Mux44.IN10
imag_bfp_1_in[0] => Mux45.IN10
imag_bfp_1_in[0] => Mux46.IN10
imag_bfp_1_in[0] => Mux47.IN10
imag_bfp_1_in[1] => Mux42.IN10
imag_bfp_1_in[1] => Mux43.IN9
imag_bfp_1_in[1] => Mux44.IN9
imag_bfp_1_in[1] => Mux45.IN9
imag_bfp_1_in[1] => Mux46.IN9
imag_bfp_1_in[2] => Mux41.IN10
imag_bfp_1_in[2] => Mux42.IN9
imag_bfp_1_in[2] => Mux43.IN8
imag_bfp_1_in[2] => Mux44.IN8
imag_bfp_1_in[2] => Mux45.IN8
imag_bfp_1_in[3] => Mux40.IN10
imag_bfp_1_in[3] => Mux41.IN9
imag_bfp_1_in[3] => Mux42.IN8
imag_bfp_1_in[3] => Mux43.IN7
imag_bfp_1_in[3] => Mux44.IN7
imag_bfp_1_in[4] => Mux40.IN9
imag_bfp_1_in[4] => Mux41.IN8
imag_bfp_1_in[4] => Mux42.IN7
imag_bfp_1_in[4] => Mux43.IN6
imag_bfp_1_in[5] => Mux40.IN8
imag_bfp_1_in[5] => Mux41.IN7
imag_bfp_1_in[5] => Mux42.IN6
imag_bfp_1_in[6] => Mux40.IN7
imag_bfp_1_in[6] => Mux41.IN6
imag_bfp_1_in[7] => Mux40.IN6
imag_bfp_2_in[0] => Mux51.IN10
imag_bfp_2_in[0] => Mux52.IN10
imag_bfp_2_in[0] => Mux53.IN10
imag_bfp_2_in[0] => Mux54.IN10
imag_bfp_2_in[0] => Mux55.IN10
imag_bfp_2_in[1] => Mux50.IN10
imag_bfp_2_in[1] => Mux51.IN9
imag_bfp_2_in[1] => Mux52.IN9
imag_bfp_2_in[1] => Mux53.IN9
imag_bfp_2_in[1] => Mux54.IN9
imag_bfp_2_in[2] => Mux49.IN10
imag_bfp_2_in[2] => Mux50.IN9
imag_bfp_2_in[2] => Mux51.IN8
imag_bfp_2_in[2] => Mux52.IN8
imag_bfp_2_in[2] => Mux53.IN8
imag_bfp_2_in[3] => Mux48.IN10
imag_bfp_2_in[3] => Mux49.IN9
imag_bfp_2_in[3] => Mux50.IN8
imag_bfp_2_in[3] => Mux51.IN7
imag_bfp_2_in[3] => Mux52.IN7
imag_bfp_2_in[4] => Mux48.IN9
imag_bfp_2_in[4] => Mux49.IN8
imag_bfp_2_in[4] => Mux50.IN7
imag_bfp_2_in[4] => Mux51.IN6
imag_bfp_2_in[5] => Mux48.IN8
imag_bfp_2_in[5] => Mux49.IN7
imag_bfp_2_in[5] => Mux50.IN6
imag_bfp_2_in[6] => Mux48.IN7
imag_bfp_2_in[6] => Mux49.IN6
imag_bfp_2_in[7] => Mux48.IN6
imag_bfp_3_in[0] => Mux59.IN10
imag_bfp_3_in[0] => Mux60.IN10
imag_bfp_3_in[0] => Mux61.IN10
imag_bfp_3_in[0] => Mux62.IN10
imag_bfp_3_in[0] => Mux63.IN10
imag_bfp_3_in[1] => Mux58.IN10
imag_bfp_3_in[1] => Mux59.IN9
imag_bfp_3_in[1] => Mux60.IN9
imag_bfp_3_in[1] => Mux61.IN9
imag_bfp_3_in[1] => Mux62.IN9
imag_bfp_3_in[2] => Mux57.IN10
imag_bfp_3_in[2] => Mux58.IN9
imag_bfp_3_in[2] => Mux59.IN8
imag_bfp_3_in[2] => Mux60.IN8
imag_bfp_3_in[2] => Mux61.IN8
imag_bfp_3_in[3] => Mux56.IN10
imag_bfp_3_in[3] => Mux57.IN9
imag_bfp_3_in[3] => Mux58.IN8
imag_bfp_3_in[3] => Mux59.IN7
imag_bfp_3_in[3] => Mux60.IN7
imag_bfp_3_in[4] => Mux56.IN9
imag_bfp_3_in[4] => Mux57.IN8
imag_bfp_3_in[4] => Mux58.IN7
imag_bfp_3_in[4] => Mux59.IN6
imag_bfp_3_in[5] => Mux56.IN8
imag_bfp_3_in[5] => Mux57.IN7
imag_bfp_3_in[5] => Mux58.IN6
imag_bfp_3_in[6] => Mux56.IN7
imag_bfp_3_in[6] => Mux57.IN6
imag_bfp_3_in[7] => Mux56.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN6
bfp_factor[0] => Mux37.IN7
bfp_factor[0] => Mux38.IN8
bfp_factor[0] => Mux39.IN9
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN6
bfp_factor[0] => Mux53.IN7
bfp_factor[0] => Mux54.IN8
bfp_factor[0] => Mux55.IN9
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN5
bfp_factor[1] => Mux37.IN6
bfp_factor[1] => Mux38.IN7
bfp_factor[1] => Mux39.IN8
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN5
bfp_factor[1] => Mux53.IN6
bfp_factor[1] => Mux54.IN7
bfp_factor[1] => Mux55.IN8
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN4
bfp_factor[2] => Mux37.IN5
bfp_factor[2] => Mux38.IN6
bfp_factor[2] => Mux39.IN7
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN4
bfp_factor[2] => Mux53.IN5
bfp_factor[2] => Mux54.IN6
bfp_factor[2] => Mux55.IN7
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_pass.global_clock_enable
global_clock_enable => sdet.BLOCK_GAP.OUTPUTSELECT
global_clock_enable => sdet.DISABLE.OUTPUTSELECT
global_clock_enable => sdet.ENABLE.OUTPUTSELECT
global_clock_enable => sdet.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdet.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_blk.global_clock_enable
global_clock_enable => gap_reg.ENA
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => en_gain_lut_8_pts.ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
clk => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_pass.clk
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => en_gain_lut_8_pts.CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => gap_reg.CLK
clk => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_blk.clk
clk => sdet~1.DATAIN
reset => gap_reg.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => sdet.IDLE.DATAB
next_pass => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_blk.data_in
blk_done => gap_reg.OUTPUTSELECT
gain_in_1pt[0] => slb_i.IN1
gain_in_1pt[1] => slb_i.IN1
gain_in_1pt[2] => slb_i.IN1
gain_in_1pt[3] => slb_i.IN1
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => rail_p_r[1][0].IN0
real_bfp_1_in[3] => rail_n_r[1][0].IN0
real_bfp_1_in[4] => rail_p_r[1][1].IN0
real_bfp_1_in[4] => rail_n_r[1][1].IN0
real_bfp_1_in[5] => rail_p_r[1][2].IN0
real_bfp_1_in[5] => rail_n_r[1][2].IN0
real_bfp_1_in[6] => rail_p_r[1][3].IN0
real_bfp_1_in[6] => rail_n_r[1][3].IN0
real_bfp_1_in[7] => rail_p_r[1][3].IN1
real_bfp_1_in[7] => rail_n_r[1][3].IN1
real_bfp_1_in[7] => rail_p_r[1][2].IN1
real_bfp_1_in[7] => rail_n_r[1][2].IN1
real_bfp_1_in[7] => rail_p_r[1][1].IN1
real_bfp_1_in[7] => rail_n_r[1][1].IN1
real_bfp_1_in[7] => rail_p_r[1][0].IN1
real_bfp_1_in[7] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => rail_p_r[2][0].IN0
real_bfp_2_in[3] => rail_n_r[2][0].IN0
real_bfp_2_in[4] => rail_p_r[2][1].IN0
real_bfp_2_in[4] => rail_n_r[2][1].IN0
real_bfp_2_in[5] => rail_p_r[2][2].IN0
real_bfp_2_in[5] => rail_n_r[2][2].IN0
real_bfp_2_in[6] => rail_p_r[2][3].IN0
real_bfp_2_in[6] => rail_n_r[2][3].IN0
real_bfp_2_in[7] => rail_p_r[2][3].IN1
real_bfp_2_in[7] => rail_n_r[2][3].IN1
real_bfp_2_in[7] => rail_p_r[2][2].IN1
real_bfp_2_in[7] => rail_n_r[2][2].IN1
real_bfp_2_in[7] => rail_p_r[2][1].IN1
real_bfp_2_in[7] => rail_n_r[2][1].IN1
real_bfp_2_in[7] => rail_p_r[2][0].IN1
real_bfp_2_in[7] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => rail_p_r[3][0].IN0
real_bfp_3_in[3] => rail_n_r[3][0].IN0
real_bfp_3_in[4] => rail_p_r[3][1].IN0
real_bfp_3_in[4] => rail_n_r[3][1].IN0
real_bfp_3_in[5] => rail_p_r[3][2].IN0
real_bfp_3_in[5] => rail_n_r[3][2].IN0
real_bfp_3_in[6] => rail_p_r[3][3].IN0
real_bfp_3_in[6] => rail_n_r[3][3].IN0
real_bfp_3_in[7] => rail_p_r[3][3].IN1
real_bfp_3_in[7] => rail_n_r[3][3].IN1
real_bfp_3_in[7] => rail_p_r[3][2].IN1
real_bfp_3_in[7] => rail_n_r[3][2].IN1
real_bfp_3_in[7] => rail_p_r[3][1].IN1
real_bfp_3_in[7] => rail_n_r[3][1].IN1
real_bfp_3_in[7] => rail_p_r[3][0].IN1
real_bfp_3_in[7] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => rail_p_i[1][0].IN0
imag_bfp_1_in[3] => rail_n_i[1][0].IN0
imag_bfp_1_in[4] => rail_p_i[1][1].IN0
imag_bfp_1_in[4] => rail_n_i[1][1].IN0
imag_bfp_1_in[5] => rail_p_i[1][2].IN0
imag_bfp_1_in[5] => rail_n_i[1][2].IN0
imag_bfp_1_in[6] => rail_p_i[1][3].IN0
imag_bfp_1_in[6] => rail_n_i[1][3].IN0
imag_bfp_1_in[7] => rail_p_i[1][3].IN1
imag_bfp_1_in[7] => rail_n_i[1][3].IN1
imag_bfp_1_in[7] => rail_p_i[1][2].IN1
imag_bfp_1_in[7] => rail_n_i[1][2].IN1
imag_bfp_1_in[7] => rail_p_i[1][1].IN1
imag_bfp_1_in[7] => rail_n_i[1][1].IN1
imag_bfp_1_in[7] => rail_p_i[1][0].IN1
imag_bfp_1_in[7] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => rail_p_i[2][0].IN0
imag_bfp_2_in[3] => rail_n_i[2][0].IN0
imag_bfp_2_in[4] => rail_p_i[2][1].IN0
imag_bfp_2_in[4] => rail_n_i[2][1].IN0
imag_bfp_2_in[5] => rail_p_i[2][2].IN0
imag_bfp_2_in[5] => rail_n_i[2][2].IN0
imag_bfp_2_in[6] => rail_p_i[2][3].IN0
imag_bfp_2_in[6] => rail_n_i[2][3].IN0
imag_bfp_2_in[7] => rail_p_i[2][3].IN1
imag_bfp_2_in[7] => rail_n_i[2][3].IN1
imag_bfp_2_in[7] => rail_p_i[2][2].IN1
imag_bfp_2_in[7] => rail_n_i[2][2].IN1
imag_bfp_2_in[7] => rail_p_i[2][1].IN1
imag_bfp_2_in[7] => rail_n_i[2][1].IN1
imag_bfp_2_in[7] => rail_p_i[2][0].IN1
imag_bfp_2_in[7] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => rail_p_i[3][0].IN0
imag_bfp_3_in[3] => rail_n_i[3][0].IN0
imag_bfp_3_in[4] => rail_p_i[3][1].IN0
imag_bfp_3_in[4] => rail_n_i[3][1].IN0
imag_bfp_3_in[5] => rail_p_i[3][2].IN0
imag_bfp_3_in[5] => rail_n_i[3][2].IN0
imag_bfp_3_in[6] => rail_p_i[3][3].IN0
imag_bfp_3_in[6] => rail_n_i[3][3].IN0
imag_bfp_3_in[7] => rail_p_i[3][3].IN1
imag_bfp_3_in[7] => rail_n_i[3][3].IN1
imag_bfp_3_in[7] => rail_p_i[3][2].IN1
imag_bfp_3_in[7] => rail_n_i[3][2].IN1
imag_bfp_3_in[7] => rail_p_i[3][1].IN1
imag_bfp_3_in[7] => rail_n_i[3][1].IN1
imag_bfp_3_in[7] => rail_p_i[3][0].IN1
imag_bfp_3_in[7] => rail_n_i[3][0].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
data_in => tdl_arr[0].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
clk => tdl_arr[20].CLK
clk => tdl_arr[21].CLK
clk => tdl_arr[22].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
global_clock_enable => tdl_arr[20].ENA
global_clock_enable => tdl_arr[21].ENA
global_clock_enable => tdl_arr[22].ENA
data_in => tdl_arr[0].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
next_pass => ~NO_FANOUT~
data_rdy => gain_lut_8pts.OUTPUTSELECT
data_rdy => gain_lut_8pts.OUTPUTSELECT
data_rdy => gain_lut_8pts.OUTPUTSELECT
data_rdy => gain_lut_8pts.OUTPUTSELECT
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => rail_p_r[1][0].IN0
real_bfp_1_in[3] => rail_n_r[1][0].IN0
real_bfp_1_in[4] => rail_p_r[1][1].IN0
real_bfp_1_in[4] => rail_n_r[1][1].IN0
real_bfp_1_in[5] => rail_p_r[1][2].IN0
real_bfp_1_in[5] => rail_n_r[1][2].IN0
real_bfp_1_in[6] => rail_p_r[1][3].IN0
real_bfp_1_in[6] => rail_n_r[1][3].IN0
real_bfp_1_in[7] => rail_p_r[1][3].IN1
real_bfp_1_in[7] => rail_n_r[1][3].IN1
real_bfp_1_in[7] => rail_p_r[1][2].IN1
real_bfp_1_in[7] => rail_n_r[1][2].IN1
real_bfp_1_in[7] => rail_p_r[1][1].IN1
real_bfp_1_in[7] => rail_n_r[1][1].IN1
real_bfp_1_in[7] => rail_p_r[1][0].IN1
real_bfp_1_in[7] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => rail_p_r[2][0].IN0
real_bfp_2_in[3] => rail_n_r[2][0].IN0
real_bfp_2_in[4] => rail_p_r[2][1].IN0
real_bfp_2_in[4] => rail_n_r[2][1].IN0
real_bfp_2_in[5] => rail_p_r[2][2].IN0
real_bfp_2_in[5] => rail_n_r[2][2].IN0
real_bfp_2_in[6] => rail_p_r[2][3].IN0
real_bfp_2_in[6] => rail_n_r[2][3].IN0
real_bfp_2_in[7] => rail_p_r[2][3].IN1
real_bfp_2_in[7] => rail_n_r[2][3].IN1
real_bfp_2_in[7] => rail_p_r[2][2].IN1
real_bfp_2_in[7] => rail_n_r[2][2].IN1
real_bfp_2_in[7] => rail_p_r[2][1].IN1
real_bfp_2_in[7] => rail_n_r[2][1].IN1
real_bfp_2_in[7] => rail_p_r[2][0].IN1
real_bfp_2_in[7] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => rail_p_r[3][0].IN0
real_bfp_3_in[3] => rail_n_r[3][0].IN0
real_bfp_3_in[4] => rail_p_r[3][1].IN0
real_bfp_3_in[4] => rail_n_r[3][1].IN0
real_bfp_3_in[5] => rail_p_r[3][2].IN0
real_bfp_3_in[5] => rail_n_r[3][2].IN0
real_bfp_3_in[6] => rail_p_r[3][3].IN0
real_bfp_3_in[6] => rail_n_r[3][3].IN0
real_bfp_3_in[7] => rail_p_r[3][3].IN1
real_bfp_3_in[7] => rail_n_r[3][3].IN1
real_bfp_3_in[7] => rail_p_r[3][2].IN1
real_bfp_3_in[7] => rail_n_r[3][2].IN1
real_bfp_3_in[7] => rail_p_r[3][1].IN1
real_bfp_3_in[7] => rail_n_r[3][1].IN1
real_bfp_3_in[7] => rail_p_r[3][0].IN1
real_bfp_3_in[7] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => rail_p_i[1][0].IN0
imag_bfp_1_in[3] => rail_n_i[1][0].IN0
imag_bfp_1_in[4] => rail_p_i[1][1].IN0
imag_bfp_1_in[4] => rail_n_i[1][1].IN0
imag_bfp_1_in[5] => rail_p_i[1][2].IN0
imag_bfp_1_in[5] => rail_n_i[1][2].IN0
imag_bfp_1_in[6] => rail_p_i[1][3].IN0
imag_bfp_1_in[6] => rail_n_i[1][3].IN0
imag_bfp_1_in[7] => rail_p_i[1][3].IN1
imag_bfp_1_in[7] => rail_n_i[1][3].IN1
imag_bfp_1_in[7] => rail_p_i[1][2].IN1
imag_bfp_1_in[7] => rail_n_i[1][2].IN1
imag_bfp_1_in[7] => rail_p_i[1][1].IN1
imag_bfp_1_in[7] => rail_n_i[1][1].IN1
imag_bfp_1_in[7] => rail_p_i[1][0].IN1
imag_bfp_1_in[7] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => rail_p_i[2][0].IN0
imag_bfp_2_in[3] => rail_n_i[2][0].IN0
imag_bfp_2_in[4] => rail_p_i[2][1].IN0
imag_bfp_2_in[4] => rail_n_i[2][1].IN0
imag_bfp_2_in[5] => rail_p_i[2][2].IN0
imag_bfp_2_in[5] => rail_n_i[2][2].IN0
imag_bfp_2_in[6] => rail_p_i[2][3].IN0
imag_bfp_2_in[6] => rail_n_i[2][3].IN0
imag_bfp_2_in[7] => rail_p_i[2][3].IN1
imag_bfp_2_in[7] => rail_n_i[2][3].IN1
imag_bfp_2_in[7] => rail_p_i[2][2].IN1
imag_bfp_2_in[7] => rail_n_i[2][2].IN1
imag_bfp_2_in[7] => rail_p_i[2][1].IN1
imag_bfp_2_in[7] => rail_n_i[2][1].IN1
imag_bfp_2_in[7] => rail_p_i[2][0].IN1
imag_bfp_2_in[7] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => rail_p_i[3][0].IN0
imag_bfp_3_in[3] => rail_n_i[3][0].IN0
imag_bfp_3_in[4] => rail_p_i[3][1].IN0
imag_bfp_3_in[4] => rail_n_i[3][1].IN0
imag_bfp_3_in[5] => rail_p_i[3][2].IN0
imag_bfp_3_in[5] => rail_n_i[3][2].IN0
imag_bfp_3_in[6] => rail_p_i[3][3].IN0
imag_bfp_3_in[6] => rail_n_i[3][3].IN0
imag_bfp_3_in[7] => rail_p_i[3][3].IN1
imag_bfp_3_in[7] => rail_n_i[3][3].IN1
imag_bfp_3_in[7] => rail_p_i[3][2].IN1
imag_bfp_3_in[7] => rail_n_i[3][2].IN1
imag_bfp_3_in[7] => rail_p_i[3][1].IN1
imag_bfp_3_in[7] => rail_n_i[3][1].IN1
imag_bfp_3_in[7] => rail_p_i[3][0].IN1
imag_bfp_3_in[7] => rail_n_i[3][0].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
clk => tdl_arr[20].CLK
clk => tdl_arr[21].CLK
clk => tdl_arr[22].CLK
clk => tdl_arr[23].CLK
clk => tdl_arr[24].CLK
clk => tdl_arr[25].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
global_clock_enable => tdl_arr[20].ENA
global_clock_enable => tdl_arr[21].ENA
global_clock_enable => tdl_arr[22].ENA
global_clock_enable => tdl_arr[23].ENA
global_clock_enable => tdl_arr[24].ENA
global_clock_enable => tdl_arr[25].ENA
data_in => tdl_arr[0].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc
global_clock_enable => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2.global_clock_enable
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.clk
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2.clk
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.reset
reset => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2.reset
next_pass => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => slb_last.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors
clk => twad_temp[0].CLK
clk => twad_temp[1].CLK
clk => twad_temp[2].CLK
clk => twad_temp[3].CLK
clk => twad_temp[4].CLK
clk => twad_temp[5].CLK
clk => twad_temp[6].CLK
clk => twad_tdl[6][0].CLK
clk => twad_tdl[6][1].CLK
clk => twad_tdl[6][2].CLK
clk => twad_tdl[6][3].CLK
clk => twad_tdl[6][4].CLK
clk => twad_tdl[6][5].CLK
clk => twad_tdl[6][6].CLK
clk => twad_tdl[5][0].CLK
clk => twad_tdl[5][1].CLK
clk => twad_tdl[5][2].CLK
clk => twad_tdl[5][3].CLK
clk => twad_tdl[5][4].CLK
clk => twad_tdl[5][5].CLK
clk => twad_tdl[5][6].CLK
clk => twad_tdl[4][0].CLK
clk => twad_tdl[4][1].CLK
clk => twad_tdl[4][2].CLK
clk => twad_tdl[4][3].CLK
clk => twad_tdl[4][4].CLK
clk => twad_tdl[4][5].CLK
clk => twad_tdl[4][6].CLK
clk => twad_tdl[3][0].CLK
clk => twad_tdl[3][1].CLK
clk => twad_tdl[3][2].CLK
clk => twad_tdl[3][3].CLK
clk => twad_tdl[3][4].CLK
clk => twad_tdl[3][5].CLK
clk => twad_tdl[3][6].CLK
clk => twad_tdl[2][0].CLK
clk => twad_tdl[2][1].CLK
clk => twad_tdl[2][2].CLK
clk => twad_tdl[2][3].CLK
clk => twad_tdl[2][4].CLK
clk => twad_tdl[2][5].CLK
clk => twad_tdl[2][6].CLK
clk => twad_tdl[1][0].CLK
clk => twad_tdl[1][1].CLK
clk => twad_tdl[1][2].CLK
clk => twad_tdl[1][3].CLK
clk => twad_tdl[1][4].CLK
clk => twad_tdl[1][5].CLK
clk => twad_tdl[1][6].CLK
clk => twad_tdl[0][0].CLK
clk => twad_tdl[0][1].CLK
clk => twad_tdl[0][2].CLK
clk => twad_tdl[0][3].CLK
clk => twad_tdl[0][4].CLK
clk => twad_tdl[0][5].CLK
clk => twad_tdl[0][6].CLK
global_clock_enable => twad_temp[4].ENA
global_clock_enable => twad_temp[3].ENA
global_clock_enable => twad_temp[2].ENA
global_clock_enable => twad_temp[1].ENA
global_clock_enable => twad_temp[0].ENA
global_clock_enable => twad_temp[5].ENA
global_clock_enable => twad_temp[6].ENA
global_clock_enable => twad_tdl[6][0].ENA
global_clock_enable => twad_tdl[6][1].ENA
global_clock_enable => twad_tdl[6][2].ENA
global_clock_enable => twad_tdl[6][3].ENA
global_clock_enable => twad_tdl[6][4].ENA
global_clock_enable => twad_tdl[6][5].ENA
global_clock_enable => twad_tdl[6][6].ENA
global_clock_enable => twad_tdl[5][0].ENA
global_clock_enable => twad_tdl[5][1].ENA
global_clock_enable => twad_tdl[5][2].ENA
global_clock_enable => twad_tdl[5][3].ENA
global_clock_enable => twad_tdl[5][4].ENA
global_clock_enable => twad_tdl[5][5].ENA
global_clock_enable => twad_tdl[5][6].ENA
global_clock_enable => twad_tdl[4][0].ENA
global_clock_enable => twad_tdl[4][1].ENA
global_clock_enable => twad_tdl[4][2].ENA
global_clock_enable => twad_tdl[4][3].ENA
global_clock_enable => twad_tdl[4][4].ENA
global_clock_enable => twad_tdl[4][5].ENA
global_clock_enable => twad_tdl[4][6].ENA
global_clock_enable => twad_tdl[3][0].ENA
global_clock_enable => twad_tdl[3][1].ENA
global_clock_enable => twad_tdl[3][2].ENA
global_clock_enable => twad_tdl[3][3].ENA
global_clock_enable => twad_tdl[3][4].ENA
global_clock_enable => twad_tdl[3][5].ENA
global_clock_enable => twad_tdl[3][6].ENA
global_clock_enable => twad_tdl[2][0].ENA
global_clock_enable => twad_tdl[2][1].ENA
global_clock_enable => twad_tdl[2][2].ENA
global_clock_enable => twad_tdl[2][3].ENA
global_clock_enable => twad_tdl[2][4].ENA
global_clock_enable => twad_tdl[2][5].ENA
global_clock_enable => twad_tdl[2][6].ENA
global_clock_enable => twad_tdl[1][0].ENA
global_clock_enable => twad_tdl[1][1].ENA
global_clock_enable => twad_tdl[1][2].ENA
global_clock_enable => twad_tdl[1][3].ENA
global_clock_enable => twad_tdl[1][4].ENA
global_clock_enable => twad_tdl[1][5].ENA
global_clock_enable => twad_tdl[1][6].ENA
global_clock_enable => twad_tdl[0][0].ENA
global_clock_enable => twad_tdl[0][1].ENA
global_clock_enable => twad_tdl[0][2].ENA
global_clock_enable => twad_tdl[0][3].ENA
global_clock_enable => twad_tdl[0][4].ENA
global_clock_enable => twad_tdl[0][5].ENA
global_clock_enable => twad_tdl[0][6].ENA
k_count[0] => Mux1.IN7
k_count[1] => Mux0.IN7
k_count[2] => Mux1.IN6
k_count[2] => Mux3.IN7
k_count[3] => Mux0.IN6
k_count[3] => Mux2.IN7
k_count[4] => Mux1.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux5.IN7
k_count[5] => Mux0.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux4.IN7
k_count[6] => Mux0.IN4
k_count[6] => Mux2.IN5
k_count[6] => Mux4.IN6
k_count[6] => Mux6.IN7
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom
clk => twid_rom_fft_111:gen_M4K:sin_1n.clock
clk => twid_rom_fft_111:gen_M4K:sin_2n.clock
clk => twid_rom_fft_111:gen_M4K:sin_3n.clock
clk => twid_rom_fft_111:gen_M4K:cos_1n.clock
clk => twid_rom_fft_111:gen_M4K:cos_2n.clock
clk => twid_rom_fft_111:gen_M4K:cos_3n.clock
global_clock_enable => twid_rom_fft_111:gen_M4K:sin_1n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:sin_2n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:sin_3n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:cos_1n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:cos_2n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:cos_3n.global_clock_enable
twad[0] => twid_rom_fft_111:gen_M4K:sin_1n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:sin_2n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:sin_3n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:cos_1n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:cos_2n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:cos_3n.address[0]
twad[1] => twid_rom_fft_111:gen_M4K:sin_1n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:sin_2n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:sin_3n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:cos_1n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:cos_2n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:cos_3n.address[1]
twad[2] => twid_rom_fft_111:gen_M4K:sin_1n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:sin_2n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:sin_3n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:cos_1n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:cos_2n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:cos_3n.address[2]
twad[3] => twid_rom_fft_111:gen_M4K:sin_1n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:sin_2n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:sin_3n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:cos_1n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:cos_2n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:cos_3n.address[3]
twad[4] => twid_rom_fft_111:gen_M4K:sin_1n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:sin_2n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:sin_3n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:cos_1n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:cos_2n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:cos_3n.address[4]
twad[5] => twid_rom_fft_111:gen_M4K:sin_1n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:sin_2n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:sin_3n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:cos_1n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:cos_2n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:cos_3n.address[5]
twad[6] => twid_rom_fft_111:gen_M4K:sin_1n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:sin_2n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:sin_3n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:cos_1n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:cos_2n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:cos_3n.address[6]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
clock => altsyncram:gen_auto:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fe91:auto_generated.address_a[0]
address_a[1] => altsyncram_fe91:auto_generated.address_a[1]
address_a[2] => altsyncram_fe91:auto_generated.address_a[2]
address_a[3] => altsyncram_fe91:auto_generated.address_a[3]
address_a[4] => altsyncram_fe91:auto_generated.address_a[4]
address_a[5] => altsyncram_fe91:auto_generated.address_a[5]
address_a[6] => altsyncram_fe91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fe91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_fe91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_fe91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
clock => altsyncram:gen_auto:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ge91:auto_generated.address_a[0]
address_a[1] => altsyncram_ge91:auto_generated.address_a[1]
address_a[2] => altsyncram_ge91:auto_generated.address_a[2]
address_a[3] => altsyncram_ge91:auto_generated.address_a[3]
address_a[4] => altsyncram_ge91:auto_generated.address_a[4]
address_a[5] => altsyncram_ge91:auto_generated.address_a[5]
address_a[6] => altsyncram_ge91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ge91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ge91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ge91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
clock => altsyncram:gen_auto:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_he91:auto_generated.address_a[0]
address_a[1] => altsyncram_he91:auto_generated.address_a[1]
address_a[2] => altsyncram_he91:auto_generated.address_a[2]
address_a[3] => altsyncram_he91:auto_generated.address_a[3]
address_a[4] => altsyncram_he91:auto_generated.address_a[4]
address_a[5] => altsyncram_he91:auto_generated.address_a[5]
address_a[6] => altsyncram_he91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_he91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_he91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_he91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
clock => altsyncram:gen_auto:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ae91:auto_generated.address_a[0]
address_a[1] => altsyncram_ae91:auto_generated.address_a[1]
address_a[2] => altsyncram_ae91:auto_generated.address_a[2]
address_a[3] => altsyncram_ae91:auto_generated.address_a[3]
address_a[4] => altsyncram_ae91:auto_generated.address_a[4]
address_a[5] => altsyncram_ae91:auto_generated.address_a[5]
address_a[6] => altsyncram_ae91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ae91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ae91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ae91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
clock => altsyncram:gen_auto:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_be91:auto_generated.address_a[0]
address_a[1] => altsyncram_be91:auto_generated.address_a[1]
address_a[2] => altsyncram_be91:auto_generated.address_a[2]
address_a[3] => altsyncram_be91:auto_generated.address_a[3]
address_a[4] => altsyncram_be91:auto_generated.address_a[4]
address_a[5] => altsyncram_be91:auto_generated.address_a[5]
address_a[6] => altsyncram_be91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_be91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_be91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_be91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
clock => altsyncram:gen_auto:altsyncram_component.clock0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ce91:auto_generated.address_a[0]
address_a[1] => altsyncram_ce91:auto_generated.address_a[1]
address_a[2] => altsyncram_ce91:auto_generated.address_a[2]
address_a[3] => altsyncram_ce91:auto_generated.address_a[3]
address_a[4] => altsyncram_ce91:auto_generated.address_a[4]
address_a[5] => altsyncram_ce91:auto_generated.address_a[5]
address_a[6] => altsyncram_ce91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ce91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ce91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ce91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst_fft_111:delay_en.clk
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => mid_point~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst_fft_111:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => mid_point~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => count[8].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst_fft_111:delay_en.reset
reset => asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.reset
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
data_rdy => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_111:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadr2gen_fft_111:\gen_radix_2_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_2_last_pass:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
sw_0_in[0] => Mux6.IN2
sw_0_in[0] => Mux13.IN2
sw_0_in[0] => Mux20.IN2
sw_0_in[0] => Mux27.IN2
sw_0_in[1] => Mux5.IN2
sw_0_in[1] => Mux12.IN2
sw_0_in[1] => Mux19.IN2
sw_0_in[1] => Mux26.IN2
sw_0_in[2] => Mux4.IN2
sw_0_in[2] => Mux11.IN2
sw_0_in[2] => Mux18.IN2
sw_0_in[2] => Mux25.IN2
sw_0_in[3] => Mux3.IN2
sw_0_in[3] => Mux10.IN2
sw_0_in[3] => Mux17.IN2
sw_0_in[3] => Mux24.IN2
sw_0_in[4] => Mux2.IN2
sw_0_in[4] => Mux9.IN2
sw_0_in[4] => Mux16.IN2
sw_0_in[4] => Mux23.IN2
sw_0_in[5] => Mux1.IN2
sw_0_in[5] => Mux8.IN2
sw_0_in[5] => Mux15.IN2
sw_0_in[5] => Mux22.IN2
sw_0_in[6] => Mux0.IN2
sw_0_in[6] => Mux7.IN2
sw_0_in[6] => Mux14.IN2
sw_0_in[6] => Mux21.IN2
sw_1_in[0] => Mux6.IN3
sw_1_in[0] => Mux13.IN3
sw_1_in[0] => Mux20.IN3
sw_1_in[0] => Mux27.IN3
sw_1_in[1] => Mux5.IN3
sw_1_in[1] => Mux12.IN3
sw_1_in[1] => Mux19.IN3
sw_1_in[1] => Mux26.IN3
sw_1_in[2] => Mux4.IN3
sw_1_in[2] => Mux11.IN3
sw_1_in[2] => Mux18.IN3
sw_1_in[2] => Mux25.IN3
sw_1_in[3] => Mux3.IN3
sw_1_in[3] => Mux10.IN3
sw_1_in[3] => Mux17.IN3
sw_1_in[3] => Mux24.IN3
sw_1_in[4] => Mux2.IN3
sw_1_in[4] => Mux9.IN3
sw_1_in[4] => Mux16.IN3
sw_1_in[4] => Mux23.IN3
sw_1_in[5] => Mux1.IN3
sw_1_in[5] => Mux8.IN3
sw_1_in[5] => Mux15.IN3
sw_1_in[5] => Mux22.IN3
sw_1_in[6] => Mux0.IN3
sw_1_in[6] => Mux7.IN3
sw_1_in[6] => Mux14.IN3
sw_1_in[6] => Mux21.IN3
sw_2_in[0] => Mux6.IN4
sw_2_in[0] => Mux13.IN4
sw_2_in[0] => Mux20.IN4
sw_2_in[0] => Mux27.IN4
sw_2_in[1] => Mux5.IN4
sw_2_in[1] => Mux12.IN4
sw_2_in[1] => Mux19.IN4
sw_2_in[1] => Mux26.IN4
sw_2_in[2] => Mux4.IN4
sw_2_in[2] => Mux11.IN4
sw_2_in[2] => Mux18.IN4
sw_2_in[2] => Mux25.IN4
sw_2_in[3] => Mux3.IN4
sw_2_in[3] => Mux10.IN4
sw_2_in[3] => Mux17.IN4
sw_2_in[3] => Mux24.IN4
sw_2_in[4] => Mux2.IN4
sw_2_in[4] => Mux9.IN4
sw_2_in[4] => Mux16.IN4
sw_2_in[4] => Mux23.IN4
sw_2_in[5] => Mux1.IN4
sw_2_in[5] => Mux8.IN4
sw_2_in[5] => Mux15.IN4
sw_2_in[5] => Mux22.IN4
sw_2_in[6] => Mux0.IN4
sw_2_in[6] => Mux7.IN4
sw_2_in[6] => Mux14.IN4
sw_2_in[6] => Mux21.IN4
sw_3_in[0] => Mux6.IN5
sw_3_in[0] => Mux13.IN5
sw_3_in[0] => Mux20.IN5
sw_3_in[0] => Mux27.IN5
sw_3_in[1] => Mux5.IN5
sw_3_in[1] => Mux12.IN5
sw_3_in[1] => Mux19.IN5
sw_3_in[1] => Mux26.IN5
sw_3_in[2] => Mux4.IN5
sw_3_in[2] => Mux11.IN5
sw_3_in[2] => Mux18.IN5
sw_3_in[2] => Mux25.IN5
sw_3_in[3] => Mux3.IN5
sw_3_in[3] => Mux10.IN5
sw_3_in[3] => Mux17.IN5
sw_3_in[3] => Mux24.IN5
sw_3_in[4] => Mux2.IN5
sw_3_in[4] => Mux9.IN5
sw_3_in[4] => Mux16.IN5
sw_3_in[4] => Mux23.IN5
sw_3_in[5] => Mux1.IN5
sw_3_in[5] => Mux8.IN5
sw_3_in[5] => Mux15.IN5
sw_3_in[5] => Mux22.IN5
sw_3_in[6] => Mux0.IN5
sw_3_in[6] => Mux7.IN5
sw_3_in[6] => Mux14.IN5
sw_3_in[6] => Mux21.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_fft_111:\gen_radix_2_last_pass:delay_mid
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_str_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
global_clock_enable => offset_counter[6].ENA
global_clock_enable => offset_counter[7].ENA
global_clock_enable => offset_counter[8].ENA
global_clock_enable => sign_sel.ENA
global_clock_enable => sign_sel_tmp.ENA
clk => asj_fft_tdl_bit_fft_111:gen_str_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => offset_counter[6].CLK
clk => offset_counter[7].CLK
clk => offset_counter[8].CLK
clk => sign_sel.CLK
clk => sign_sel_tmp.CLK
clk => asj_fft_pround_fft_111:gen_full_rnd:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => Add1.IN18
data_1_real_i[0] => Add3.IN9
data_1_real_i[1] => Add1.IN17
data_1_real_i[1] => Add3.IN8
data_1_real_i[2] => Add1.IN16
data_1_real_i[2] => Add3.IN7
data_1_real_i[3] => Add1.IN15
data_1_real_i[3] => Add3.IN6
data_1_real_i[4] => Add1.IN14
data_1_real_i[4] => Add3.IN5
data_1_real_i[5] => Add1.IN13
data_1_real_i[5] => Add3.IN4
data_1_real_i[6] => Add1.IN12
data_1_real_i[6] => Add3.IN3
data_1_real_i[7] => Add1.IN10
data_1_real_i[7] => Add3.IN1
data_1_real_i[7] => Add1.IN11
data_1_real_i[7] => Add3.IN2
data_2_real_i[0] => Add3.IN18
data_2_real_i[0] => Add1.IN9
data_2_real_i[1] => Add3.IN17
data_2_real_i[1] => Add1.IN8
data_2_real_i[2] => Add3.IN16
data_2_real_i[2] => Add1.IN7
data_2_real_i[3] => Add3.IN15
data_2_real_i[3] => Add1.IN6
data_2_real_i[4] => Add3.IN14
data_2_real_i[4] => Add1.IN5
data_2_real_i[5] => Add3.IN13
data_2_real_i[5] => Add1.IN4
data_2_real_i[6] => Add3.IN12
data_2_real_i[6] => Add1.IN3
data_2_real_i[7] => Add3.IN10
data_2_real_i[7] => Add3.IN11
data_2_real_i[7] => Add1.IN1
data_2_real_i[7] => Add1.IN2
data_1_imag_i[0] => Add2.IN18
data_1_imag_i[0] => Add4.IN9
data_1_imag_i[1] => Add2.IN17
data_1_imag_i[1] => Add4.IN8
data_1_imag_i[2] => Add2.IN16
data_1_imag_i[2] => Add4.IN7
data_1_imag_i[3] => Add2.IN15
data_1_imag_i[3] => Add4.IN6
data_1_imag_i[4] => Add2.IN14
data_1_imag_i[4] => Add4.IN5
data_1_imag_i[5] => Add2.IN13
data_1_imag_i[5] => Add4.IN4
data_1_imag_i[6] => Add2.IN12
data_1_imag_i[6] => Add4.IN3
data_1_imag_i[7] => Add2.IN10
data_1_imag_i[7] => Add4.IN1
data_1_imag_i[7] => Add2.IN11
data_1_imag_i[7] => Add4.IN2
data_2_imag_i[0] => Add4.IN18
data_2_imag_i[0] => Add2.IN9
data_2_imag_i[1] => Add4.IN17
data_2_imag_i[1] => Add2.IN8
data_2_imag_i[2] => Add4.IN16
data_2_imag_i[2] => Add2.IN7
data_2_imag_i[3] => Add4.IN15
data_2_imag_i[3] => Add2.IN6
data_2_imag_i[4] => Add4.IN14
data_2_imag_i[4] => Add2.IN5
data_2_imag_i[5] => Add4.IN13
data_2_imag_i[5] => Add2.IN4
data_2_imag_i[6] => Add4.IN12
data_2_imag_i[6] => Add2.IN3
data_2_imag_i[7] => Add4.IN10
data_2_imag_i[7] => Add4.IN11
data_2_imag_i[7] => Add2.IN1
data_2_imag_i[7] => Add2.IN2


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_tdl_bit_fft_111:\gen_str_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
data_in => tdl_arr[0].DATAIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7vj:auto_generated.dataa[0]
dataa[1] => add_sub_7vj:auto_generated.dataa[1]
dataa[2] => add_sub_7vj:auto_generated.dataa[2]
dataa[3] => add_sub_7vj:auto_generated.dataa[3]
dataa[4] => add_sub_7vj:auto_generated.dataa[4]
dataa[5] => add_sub_7vj:auto_generated.dataa[5]
dataa[6] => add_sub_7vj:auto_generated.dataa[6]
dataa[7] => add_sub_7vj:auto_generated.dataa[7]
dataa[8] => add_sub_7vj:auto_generated.dataa[8]
dataa[9] => add_sub_7vj:auto_generated.dataa[9]
datab[0] => add_sub_7vj:auto_generated.datab[0]
datab[1] => add_sub_7vj:auto_generated.datab[1]
datab[2] => add_sub_7vj:auto_generated.datab[2]
datab[3] => add_sub_7vj:auto_generated.datab[3]
datab[4] => add_sub_7vj:auto_generated.datab[4]
datab[5] => add_sub_7vj:auto_generated.datab[5]
datab[6] => add_sub_7vj:auto_generated.datab[6]
datab[7] => add_sub_7vj:auto_generated.datab[7]
datab[8] => add_sub_7vj:auto_generated.datab[8]
datab[9] => add_sub_7vj:auto_generated.datab[9]
cin => add_sub_7vj:auto_generated.cin
add_sub => add_sub_7vj:auto_generated.add_sub
clock => add_sub_7vj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7vj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7vj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN20
cin => op_1.IN21
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7vj:auto_generated.dataa[0]
dataa[1] => add_sub_7vj:auto_generated.dataa[1]
dataa[2] => add_sub_7vj:auto_generated.dataa[2]
dataa[3] => add_sub_7vj:auto_generated.dataa[3]
dataa[4] => add_sub_7vj:auto_generated.dataa[4]
dataa[5] => add_sub_7vj:auto_generated.dataa[5]
dataa[6] => add_sub_7vj:auto_generated.dataa[6]
dataa[7] => add_sub_7vj:auto_generated.dataa[7]
dataa[8] => add_sub_7vj:auto_generated.dataa[8]
dataa[9] => add_sub_7vj:auto_generated.dataa[9]
datab[0] => add_sub_7vj:auto_generated.datab[0]
datab[1] => add_sub_7vj:auto_generated.datab[1]
datab[2] => add_sub_7vj:auto_generated.datab[2]
datab[3] => add_sub_7vj:auto_generated.datab[3]
datab[4] => add_sub_7vj:auto_generated.datab[4]
datab[5] => add_sub_7vj:auto_generated.datab[5]
datab[6] => add_sub_7vj:auto_generated.datab[6]
datab[7] => add_sub_7vj:auto_generated.datab[7]
datab[8] => add_sub_7vj:auto_generated.datab[8]
datab[9] => add_sub_7vj:auto_generated.datab[9]
cin => add_sub_7vj:auto_generated.cin
add_sub => add_sub_7vj:auto_generated.add_sub
clock => add_sub_7vj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7vj:auto_generated.clken


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_r2_fft_111:\gen_radix_2_last_pass:lpp_r2|asj_fft_pround_fft_111:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7vj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN20
cin => op_1.IN21
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_lpp_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


