(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire14;
  wire signed [(3'h6):(1'h0)] wire13;
  wire [(4'hb):(1'h0)] wire12;
  wire signed [(2'h2):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire [(3'h6):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire signed [(2'h3):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  wire signed [(4'h8):(1'h0)] wire4;
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = $signed(wire0[(4'hb):(3'h7)]);
  assign wire5 = wire2[(1'h1):(1'h0)];
  assign wire6 = $unsigned(($signed(wire2[(1'h1):(1'h0)]) > $signed(wire0)));
  assign wire7 = wire1[(1'h0):(1'h0)];
  assign wire8 = $signed({$unsigned(wire4[(2'h2):(2'h2)])});
  assign wire9 = wire1[(1'h1):(1'h1)];
  assign wire10 = $unsigned(wire7);
  assign wire11 = wire9[(2'h3):(1'h1)];
  assign wire12 = {(^((wire10 ? wire2 : wire1) ? wire10 : $signed(wire1)))};
  assign wire13 = (wire7[(3'h5):(3'h5)] ? wire5 : wire10[(1'h0):(1'h0)]);
  assign wire14 = $unsigned((&{(wire7 ^ wire10)}));
endmodule