
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001311                       # Number of seconds simulated
sim_ticks                                  1310862690                       # Number of ticks simulated
final_tick                                 1310862690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 228424                       # Simulator instruction rate (inst/s)
host_op_rate                                   228423                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              125565001                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694892                       # Number of bytes of host memory used
host_seconds                                    10.44                       # Real time elapsed on the host
sim_insts                                     2384668                       # Number of instructions simulated
sim_ops                                       2384668                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        107200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        373184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data         11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             622720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       107200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        72320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         81778207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        284685805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8885751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4686990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          2685255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4296407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1318216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4345230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           195291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4589344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           439405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4052293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           341760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4931104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           537051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5028749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          2782900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4394053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         13768032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          9032220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           390582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          5077572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           244114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4735813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1025279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4882281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          2050558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4589344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           976456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4052293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           683519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3564065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             475045941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     81778207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8885751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      2685255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1318216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       195291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       439405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       341760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       537051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      2782900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     13768032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       390582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       244114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1025279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      2050558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       976456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       683519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118102377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55169775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55169775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55169775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        81778207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       284685805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8885751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4686990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         2685255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4296407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1318216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4345230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          195291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4589344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          439405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4052293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          341760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4931104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          537051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5028749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         2782900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4394053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        13768032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         9032220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          390582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         5077572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          244114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4735813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1025279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4882281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         2050558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4589344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          976456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4052293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          683519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3564065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            530215716                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                160866                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           94506                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            6096                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             108616                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 83289                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.682073                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 30124                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               77                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3501                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2846                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            655                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     203254                       # DTB read hits
system.cpu00.dtb.read_misses                      696                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 203950                       # DTB read accesses
system.cpu00.dtb.write_hits                    132560                       # DTB write hits
system.cpu00.dtb.write_misses                    1073                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                133633                       # DTB write accesses
system.cpu00.dtb.data_hits                     335814                       # DTB hits
system.cpu00.dtb.data_misses                     1769                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 337583                       # DTB accesses
system.cpu00.itb.fetch_hits                    175857                       # ITB hits
system.cpu00.itb.fetch_misses                     139                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                175996                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2722                       # Number of system calls
system.cpu00.numCycles                        1045428                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            79683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1333892                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    160866                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           116259                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      735179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 13613                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                535                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.NoActiveThreadStallCycles        48289                       # Number of stall cycles due to no active thread to fetch from
system.cpu00.fetch.PendingTrapStallCycles         5983                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          457                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  175857                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2635                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           876932                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.521089                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.731168                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 627688     71.58%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  17867      2.04%     73.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  19763      2.25%     75.87% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  22741      2.59%     78.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  47658      5.43%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16706      1.91%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  24634      2.81%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  12690      1.45%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  87185      9.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             876932                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.153876                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.275929                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  88163                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              543879                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  157935                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33845                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4821                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              30332                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2040                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1263065                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                8551                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4821                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 104666                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 83584                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       222464                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  175382                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              237726                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1242060                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2588                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22053                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1872                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               202736                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            843856                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1518544                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1360398                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155908                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              748265                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  95591                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4312                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         2010                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149334                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             203179                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            140831                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           34731                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          13906                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  1081930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3496                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 1063777                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1826                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        109261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        53992                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          493                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       876932                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.213067                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.964716                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            548816     62.58%     62.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             76063      8.67%     71.26% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             67814      7.73%     78.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             52396      5.97%     84.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             46759      5.33%     90.30% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             31529      3.60%     93.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             33028      3.77%     97.66% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             12167      1.39%     99.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8360      0.95%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        876932                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5204     16.13%     16.13% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     12.70%     28.82% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.82% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  77      0.24%     29.06% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.06% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.06% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5890     18.25%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                10344     32.05%     79.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6659     20.63%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               2      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              635083     59.70%     59.70% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12782      1.20%     60.90% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     60.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35773      3.36%     64.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     64.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     64.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.49%     67.75% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                13      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.76% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             207538     19.51%     87.27% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            135469     12.73%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              1063777                       # Type of FU issued
system.cpu00.iq.rate                         1.017552                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     32271                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.030336                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2795178                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         1071793                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       925532                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243405                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123333                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116981                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               971015                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125031                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          22218                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        20104                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        17255                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          214                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8915                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4821                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22879                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               53126                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1213167                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1722                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              203179                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             140831                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1906                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  134                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               52904                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1626                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3236                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4862                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             1055465                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              203962                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            8312                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      127741                       # number of nop insts executed
system.cpu00.iew.exec_refs                     337599                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 137033                       # Number of branches executed
system.cpu00.iew.exec_stores                   133637                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.009601                       # Inst execution rate
system.cpu00.iew.wb_sent                      1046317                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     1042513                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  610333                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  850745                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.997212                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.717410                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        114657                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          3003                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            4111                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       810955                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.347901                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.411446                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       534678     65.93%     65.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        58683      7.24%     73.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        53938      6.65%     79.82% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        31295      3.86%     83.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        37268      4.60%     88.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        13574      1.67%     89.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        13475      1.66%     91.61% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         9501      1.17%     92.78% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        58543      7.22%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       810955                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            1093087                       # Number of instructions committed
system.cpu00.commit.committedOps              1093087                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       306651                       # Number of memory references committed
system.cpu00.commit.loads                      183075                       # Number of loads committed
system.cpu00.commit.membars                      1367                       # Number of memory barriers committed
system.cpu00.commit.branches                   125642                       # Number of branches committed
system.cpu00.commit.fp_insts                   116013                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  897991                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              25262                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       116924     10.70%     10.70% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         583006     53.34%     64.03% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12693      1.16%     65.19% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35475      3.25%     68.44% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     68.44% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     68.44% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.38%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           12      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        184442     16.87%     88.69% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       123592     11.31%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         1093087                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               58543                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1956022                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2433319                       # The number of ROB writes
system.cpu00.timesIdled                          1253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        168496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      10018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    976165                       # Number of Instructions Simulated
system.cpu00.committedOps                      976165                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.070954                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.070954                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.933747                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.933747                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1284064                       # number of integer regfile reads
system.cpu00.int_regfile_writes                696838                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151839                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102971                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5944                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2616                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11575                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.550647                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            254431                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11698                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           21.749957                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86323968                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.550647                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.973052                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.973052                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1201971                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1201971                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       163447                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        163447                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        89094                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        89094                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         1074                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1074                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1193                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1193                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       252541                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         252541                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       252541                       # number of overall hits
system.cpu00.dcache.overall_hits::total        252541                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         9015                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         9015                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33196                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33196                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          293                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          293                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           90                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42211                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42211                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42211                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42211                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    391643586                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    391643586                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5413127448                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5413127448                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3296268                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3296268                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data      1033344                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total      1033344                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondFailReq_miss_latency::cpu00.data       308016                       # number of StoreCondFailReq miss cycles
system.cpu00.dcache.StoreCondFailReq_miss_latency::total       308016                       # number of StoreCondFailReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5804771034                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5804771034                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5804771034                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5804771034                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       172462                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       172462                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       122290                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       122290                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1283                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1283                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       294752                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       294752                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       294752                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       294752                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.052272                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.052272                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.271453                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.271453                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.214338                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.214338                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.070148                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.070148                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.143209                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.143209                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.143209                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.143209                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 43443.548087                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 43443.548087                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 163065.653934                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 163065.653934                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11250.061433                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11250.061433                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 11481.600000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 11481.600000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::cpu00.data          inf                       # average StoreCondFailReq miss latency
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 137517.970055                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 137517.970055                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 137517.970055                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 137517.970055                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       147930                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2581                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    57.314994                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8374                       # number of writebacks
system.cpu00.dcache.writebacks::total            8374                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3044                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3044                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26737                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26737                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          131                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29781                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29781                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29781                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29781                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5971                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5971                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6459                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6459                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          162                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          162                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           90                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           90                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12430                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12430                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12430                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12430                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    230270526                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    230270526                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1149778879                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1149778879                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1656828                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1656828                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       926532                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       926532                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::cpu00.data       303048                       # number of StoreCondFailReq MSHR miss cycles
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::total       303048                       # number of StoreCondFailReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1380049405                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1380049405                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1380049405                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1380049405                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.034622                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.034622                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.052817                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.052817                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.118508                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.118508                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.070148                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.070148                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.042171                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.042171                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.042171                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.042171                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 38564.817618                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 38564.817618                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 178011.902617                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 178011.902617                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10227.333333                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10227.333333                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 10294.800000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 10294.800000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 111025.696299                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 111025.696299                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 111025.696299                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 111025.696299                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7555                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.478366                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            166754                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            8067                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           20.671129                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       802358082                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.478366                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.922809                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.922809                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          359759                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         359759                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       166754                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        166754                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       166754                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         166754                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       166754                       # number of overall hits
system.cpu00.icache.overall_hits::total        166754                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         9092                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         9092                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         9092                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         9092                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         9092                       # number of overall misses
system.cpu00.icache.overall_misses::total         9092                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    607945325                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    607945325                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    607945325                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    607945325                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    607945325                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    607945325                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       175846                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       175846                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       175846                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       175846                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       175846                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       175846                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.051704                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.051704                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.051704                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.051704                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.051704                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.051704                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 66865.961835                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 66865.961835                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 66865.961835                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 66865.961835                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 66865.961835                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 66865.961835                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          935                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    34.629630                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7555                       # number of writebacks
system.cpu00.icache.writebacks::total            7555                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1025                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1025                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1025                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1025                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1025                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1025                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         8067                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         8067                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         8067                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         8067                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         8067                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         8067                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    442930721                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    442930721                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    442930721                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    442930721                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    442930721                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    442930721                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.045875                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.045875                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.045875                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.045875                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.045875                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.045875                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 54906.498203                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 54906.498203                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 54906.498203                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 54906.498203                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 54906.498203                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 54906.498203                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 28067                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           23404                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1143                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              20691                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 14198                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           68.619206                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2009                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           106                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      21660                       # DTB read hits
system.cpu01.dtb.read_misses                      423                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  22083                       # DTB read accesses
system.cpu01.dtb.write_hits                      6343                       # DTB write hits
system.cpu01.dtb.write_misses                      31                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6374                       # DTB write accesses
system.cpu01.dtb.data_hits                      28003                       # DTB hits
system.cpu01.dtb.data_misses                      454                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  28457                       # DTB accesses
system.cpu01.itb.fetch_hits                     25124                       # ITB hits
system.cpu01.itb.fetch_misses                      68                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 25192                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         138921                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       160300                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     28067                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            16207                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       51057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2541                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        48933                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2087                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   25124                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 541                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           114429                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.400869                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.545027                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  82979     72.52%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1156      1.01%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2067      1.81%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5284      4.62%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   7708      6.74%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    630      0.55%     87.24% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   4955      4.33%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1754      1.53%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7896      6.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             114429                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.202036                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.153893                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  12403                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               25352                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   24912                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1963                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  866                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2117                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 420                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               147216                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1679                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  866                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  13623                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7578                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        15144                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   25566                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2719                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               143537                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  386                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1018                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  332                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             95780                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              177003                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         164189                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12805                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               76664                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  19116                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              412                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          384                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    6904                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              22366                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              7839                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1920                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1956                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   123934                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               684                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  119600                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             365                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         21477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        10824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       114429                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.045190                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.960884                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             82389     72.00%     72.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4064      3.55%     75.55% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              6612      5.78%     81.33% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              5998      5.24%     86.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3701      3.23%     89.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              2984      2.61%     92.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6952      6.08%     98.49% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               950      0.83%     99.32% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               779      0.68%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        114429                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1036     30.27%     30.27% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     30.27% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     30.27% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  78      2.28%     32.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     32.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     32.55% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                317      9.26%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     41.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1365     39.89%     81.71% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 626     18.29%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               85248     71.28%     71.28% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                181      0.15%     71.43% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2935      2.45%     73.89% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.89% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.89% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1935      1.62%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.50% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              22667     18.95%     94.46% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              6630      5.54%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               119600                       # Type of FU issued
system.cpu01.iq.rate                         0.860921                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3422                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.028612                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           333420                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          132521                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       105870                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23996                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13598                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               110676                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12342                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            374                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         3793                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2352                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          932                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  866                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2833                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1091                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            138972                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             186                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               22366                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               7839                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              368                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1064                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          220                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          647                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                867                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              118206                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               22087                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1394                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       14354                       # number of nop insts executed
system.cpu01.iew.exec_refs                      28461                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  23735                       # Number of branches executed
system.cpu01.iew.exec_stores                     6374                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.850886                       # Inst execution rate
system.cpu01.iew.wb_sent                       117032                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      116280                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   67380                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   82273                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.837022                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.818981                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         21678                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           532                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             739                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        62218                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.859446                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.738643                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        35117     56.44%     56.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7123     11.45%     67.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2794      4.49%     72.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1391      2.24%     74.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2166      3.48%     78.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4341      6.98%     85.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          603      0.97%     86.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4644      7.46%     93.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4039      6.49%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        62218                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             115691                       # Number of instructions committed
system.cpu01.commit.committedOps               115691                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        24060                       # Number of memory references committed
system.cpu01.commit.loads                       18573                       # Number of loads committed
system.cpu01.commit.membars                       243                       # Number of memory barriers committed
system.cpu01.commit.branches                    21245                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   98033                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1159                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        12554     10.85%     10.85% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          73916     63.89%     74.74% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.10%     74.84% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.49%     77.33% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     77.33% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     77.33% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.66%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         18816     16.26%     95.25% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         5492      4.75%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          115691                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4039                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     194183                       # The number of ROB reads
system.cpu01.rob.rob_writes                    278013                       # The number of ROB writes
system.cpu01.timesIdled                           264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     916524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    103141                       # Number of Instructions Simulated
system.cpu01.committedOps                      103141                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.346904                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.346904                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.742444                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.742444                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 150730                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 79555                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8179                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   559                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  148                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             465                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          36.784823                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             23339                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             581                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           40.170396                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    36.784823                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.287381                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.287381                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          104629                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         104629                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        18470                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         18470                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         4471                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4471                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           59                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           39                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        22941                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          22941                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        22941                       # number of overall hits
system.cpu01.dcache.overall_hits::total         22941                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1888                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1888                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          954                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          954                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           29                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           21                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2842                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2842                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2842                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2842                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    112501602                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    112501602                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     84149156                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     84149156                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       616032                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       616032                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       173880                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       173880                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       226044                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       226044                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    196650758                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    196650758                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    196650758                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    196650758                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        20358                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        20358                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         5425                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5425                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        25783                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        25783                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        25783                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        25783                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.092740                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.092740                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.175853                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.175853                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.329545                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.329545                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.110228                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.110228                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.110228                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.110228                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 59587.712924                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 59587.712924                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 88206.662474                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 88206.662474                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 21242.482759                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 21242.482759                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         8280                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         8280                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 69194.496129                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 69194.496129                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 69194.496129                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 69194.496129                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2462                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.408696                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu01.dcache.writebacks::total             258                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1142                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1142                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          569                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          569                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1711                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1711                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1711                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1711                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          746                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          746                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          385                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          385                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           20                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           20                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1131                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1131                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1131                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1131                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     36311112                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     36311112                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     25453536                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     25453536                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       160218                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       160218                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       151524                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       151524                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       223560                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       223560                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     61764648                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     61764648                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     61764648                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     61764648                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.036644                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.036644                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.070968                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.070968                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.227273                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.227273                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.043866                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.043866                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.043866                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.043866                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 48674.412869                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 48674.412869                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 66113.080519                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 66113.080519                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  8010.900000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8010.900000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7576.200000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7576.200000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 54610.652520                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 54610.652520                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 54610.652520                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 54610.652520                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             409                       # number of replacements
system.cpu01.icache.tags.tagsinuse         121.652116                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             24024                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             884                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           27.176471                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   121.652116                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.237602                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.237602                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           51132                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          51132                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        24024                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         24024                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        24024                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          24024                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        24024                       # number of overall hits
system.cpu01.icache.overall_hits::total         24024                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1100                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1100                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1100                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1100                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1100                       # number of overall misses
system.cpu01.icache.overall_misses::total         1100                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     88523548                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     88523548                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     88523548                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     88523548                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     88523548                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     88523548                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        25124                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        25124                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        25124                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        25124                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        25124                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        25124                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.043783                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.043783                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.043783                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.043783                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.043783                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.043783                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 80475.952727                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 80475.952727                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 80475.952727                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 80475.952727                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 80475.952727                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 80475.952727                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          409                       # number of writebacks
system.cpu01.icache.writebacks::total             409                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          216                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          216                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          216                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          216                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          884                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          884                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          884                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     64896982                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     64896982                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     64896982                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     64896982                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     64896982                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     64896982                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.035185                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.035185                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.035185                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.035185                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.035185                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.035185                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 73412.875566                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 73412.875566                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 73412.875566                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 73412.875566                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 73412.875566                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 73412.875566                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 16907                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           13916                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             948                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              13121                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  7478                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           56.992607                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1217                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      13678                       # DTB read hits
system.cpu02.dtb.read_misses                      353                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  14031                       # DTB read accesses
system.cpu02.dtb.write_hits                      5002                       # DTB write hits
system.cpu02.dtb.write_misses                      33                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  5035                       # DTB write accesses
system.cpu02.dtb.data_hits                      18680                       # DTB hits
system.cpu02.dtb.data_misses                      386                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  19066                       # DTB accesses
system.cpu02.itb.fetch_hits                     14533                       # ITB hits
system.cpu02.itb.fetch_misses                      78                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 14611                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          56600                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             8068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       105401                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     16907                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             8698                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       34935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2117                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2451                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   14533                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 456                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            46587                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.262455                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.042156                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  26884     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    863      1.85%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1374      2.95%     62.51% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   2942      6.32%     68.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   4016      8.62%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    485      1.04%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2275      4.88%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1159      2.49%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   6589     14.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              46587                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.298710                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.862208                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   9864                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               19682                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   14765                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1563                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  703                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1299                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 368                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                94768                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1406                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  703                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10856                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6511                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10855                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   15268                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2384                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                91843                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 268                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  447                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  948                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  328                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             63251                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              118554                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         105656                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12886                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               48980                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  14271                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              309                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          277                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    5570                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              14007                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              5966                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1135                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1043                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    80456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               449                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   77667                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             236                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         15548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         7639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        46587                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.667139                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.316634                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             26342     56.54%     56.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              2922      6.27%     62.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              3498      7.51%     70.32% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              3533      7.58%     77.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              2438      5.23%     83.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2007      4.31%     87.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              4296      9.22%     96.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               821      1.76%     98.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               730      1.57%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         46587                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1006     35.70%     35.70% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     35.70% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     35.70% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  79      2.80%     38.50% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     38.50% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     38.50% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                316     11.21%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     49.72% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  988     35.06%     84.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 429     15.22%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               52952     68.18%     68.18% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                180      0.23%     68.42% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     68.42% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2947      3.79%     72.21% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 2      0.00%     72.21% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.21% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1929      2.48%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              14447     18.60%     93.30% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              5206      6.70%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                77667                       # Type of FU issued
system.cpu02.iq.rate                         1.372208                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2818                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.036283                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           181069                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           82818                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        64430                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23906                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13661                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10436                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                68189                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12292                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            262                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2610                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1561                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  703                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2020                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1145                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             88200                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             202                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               14007                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               5966                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              261                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1123                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          151                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          545                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                696                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               76573                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               14031                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1094                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        7295                       # number of nop insts executed
system.cpu02.iew.exec_refs                      19066                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  13628                       # Number of branches executed
system.cpu02.iew.exec_stores                     5035                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.352880                       # Inst execution rate
system.cpu02.iew.wb_sent                        75528                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       74866                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   43019                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   54811                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.322721                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.784861                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         15845                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             593                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        44136                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.625770                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.649101                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        27524     62.36%     62.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         3898      8.83%     71.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2051      4.65%     75.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1054      2.39%     78.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1720      3.90%     82.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2076      4.70%     86.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          455      1.03%     87.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2261      5.12%     92.98% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         3097      7.02%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        44136                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              71755                       # Number of instructions committed
system.cpu02.commit.committedOps                71755                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        15802                       # Number of memory references committed
system.cpu02.commit.loads                       11397                       # Number of loads committed
system.cpu02.commit.membars                       163                       # Number of memory barriers committed
system.cpu02.commit.branches                    11913                       # Number of branches committed
system.cpu02.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   60388                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                722                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         6402      8.92%      8.92% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          44459     61.96%     70.88% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           116      0.16%     71.04% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     71.04% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2887      4.02%     75.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            2      0.00%     75.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1921      2.68%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.75% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         11560     16.11%     93.86% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         4408      6.14%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           71755                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                3097                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     127521                       # The number of ROB reads
system.cpu02.rob.rob_writes                    177638                       # The number of ROB writes
system.cpu02.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         10013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     949431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     65357                       # Number of Instructions Simulated
system.cpu02.committedOps                       65357                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.866013                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.866013                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.154717                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.154717                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  96181                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 48858                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11173                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8191                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   247                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   97                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             377                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          35.068522                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             15047                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             491                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           30.645621                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    35.068522                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.273973                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.273973                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           68933                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          68933                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        11303                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         11303                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         3636                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3636                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           43                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           22                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        14939                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          14939                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        14939                       # number of overall hits
system.cpu02.dcache.overall_hits::total         14939                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1322                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1322                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          725                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          725                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           15                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           22                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2047                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2047                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2047                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2047                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     97582698                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     97582698                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     84679486                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     84679486                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       519156                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       519156                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       239706                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       239706                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       207414                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       207414                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    182262184                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    182262184                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    182262184                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    182262184                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        12625                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        12625                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         4361                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         4361                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        16986                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        16986                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        16986                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        16986                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.104713                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.104713                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.166246                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.166246                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.258621                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.258621                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.120511                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.120511                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.120511                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.120511                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 73814.446293                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 73814.446293                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 116799.291034                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 116799.291034                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 34610.400000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 34610.400000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10895.727273                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10895.727273                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 89038.682951                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 89038.682951                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 89038.682951                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 89038.682951                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2157                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    19.788991                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          214                       # number of writebacks
system.cpu02.dcache.writebacks::total             214                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          870                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          870                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          501                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          501                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            6                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1371                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1371                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1371                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1371                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          452                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          224                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          224                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            9                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           22                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          676                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          676                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     29635362                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     29635362                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     21299042                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     21299042                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        69552                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        69552                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       213624                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       206172                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       206172                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     50934404                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     50934404                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     50934404                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     50934404                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.035802                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.035802                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.051364                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.051364                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.039797                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.039797                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.039797                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.039797                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 65564.960177                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 65564.960177                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 95085.008929                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 95085.008929                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         7728                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7728                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9710.181818                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9710.181818                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 75346.751479                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 75346.751479                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 75346.751479                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 75346.751479                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             295                       # number of replacements
system.cpu02.icache.tags.tagsinuse         119.452316                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             13605                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             777                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           17.509653                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   119.452316                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.233305                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.233305                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           29843                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          29843                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        13605                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         13605                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        13605                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          13605                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        13605                       # number of overall hits
system.cpu02.icache.overall_hits::total         13605                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          928                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          928                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          928                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          928                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          928                       # number of overall misses
system.cpu02.icache.overall_misses::total          928                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     50944354                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     50944354                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     50944354                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     50944354                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     50944354                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     50944354                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        14533                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        14533                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        14533                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        14533                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        14533                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        14533                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.063855                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.063855                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.063855                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.063855                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.063855                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.063855                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 54896.933190                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 54896.933190                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 54896.933190                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 54896.933190                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 54896.933190                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 54896.933190                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          295                       # number of writebacks
system.cpu02.icache.writebacks::total             295                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          151                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          151                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          151                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          777                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          777                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          777                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          777                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          777                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     35723644                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     35723644                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     35723644                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     35723644                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     35723644                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     35723644                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.053465                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.053465                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.053465                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.053465                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.053465                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.053465                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 45976.375804                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 45976.375804                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 45976.375804                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 45976.375804                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 45976.375804                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 45976.375804                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 33420                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           26244                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1397                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              23844                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 17058                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           71.540010                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  3161                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             79                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      25425                       # DTB read hits
system.cpu03.dtb.read_misses                      420                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  25845                       # DTB read accesses
system.cpu03.dtb.write_hits                      7941                       # DTB write hits
system.cpu03.dtb.write_misses                      31                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  7972                       # DTB write accesses
system.cpu03.dtb.data_hits                      33366                       # DTB hits
system.cpu03.dtb.data_misses                      451                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  33817                       # DTB accesses
system.cpu03.itb.fetch_hits                     30143                       # ITB hits
system.cpu03.itb.fetch_misses                      69                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 30212                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         129449                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             9345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       189991                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     33420                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            20226                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       58586                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3053                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        48625                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2091                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   30143                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 513                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           120381                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.578247                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.638797                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  82395     68.45%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1854      1.54%     69.99% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3054      2.54%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   5975      4.96%     77.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   9067      7.53%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1050      0.87%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   5674      4.71%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1954      1.62%     92.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   9358      7.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             120381                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.258171                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.467690                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11903                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               26802                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   29668                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2326                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1057                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               3335                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 491                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               172320                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2064                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1057                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  13417                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8537                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        15201                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   30383                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3161                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               167327                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 406                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  587                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1291                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  365                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            111107                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              202795                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         190057                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12730                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               87525                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  23582                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              524                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          502                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8334                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              26637                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              9856                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2423                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2078                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   143384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               858                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  137488                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             393                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         26698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        13395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       120381                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.142107                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.014538                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             83190     69.11%     69.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4758      3.95%     73.06% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              8024      6.67%     79.72% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              6804      5.65%     85.38% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4253      3.53%     88.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3975      3.30%     92.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              7213      5.99%     98.20% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1207      1.00%     99.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               957      0.79%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        120381                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1176     31.09%     31.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     31.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     31.09% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  93      2.46%     33.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     33.55% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                345      9.12%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     42.68% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1397     36.94%     79.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 771     20.39%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               97607     70.99%     71.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                185      0.13%     71.13% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.13% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2928      2.13%     73.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.26% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1926      1.40%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              26530     19.30%     93.96% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              8308      6.04%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               137488                       # Type of FU issued
system.cpu03.iq.rate                         1.062102                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3782                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.027508                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           375746                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          157517                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       123345                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23786                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13462                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10403                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               129006                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12260                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            752                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4763                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3202                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1057                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3639                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1488                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            161520                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             271                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               26637                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               9856                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              463                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1461                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          327                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          763                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1090                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              135728                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               25845                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1760                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       17278                       # number of nop insts executed
system.cpu03.iew.exec_refs                      33817                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  27501                       # Number of branches executed
system.cpu03.iew.exec_stores                     7972                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.048506                       # Inst execution rate
system.cpu03.iew.wb_sent                       134584                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      133748                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   76661                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   93981                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.033210                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.815707                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         28438                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             928                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        67526                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.957794                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.804042                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        36858     54.58%     54.58% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         7827     11.59%     66.17% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3482      5.16%     71.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1727      2.56%     73.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2322      3.44%     77.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4492      6.65%     83.98% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          789      1.17%     85.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         4484      6.64%     91.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5545      8.21%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        67526                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             132202                       # Number of instructions committed
system.cpu03.commit.committedOps               132202                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        28528                       # Number of memory references committed
system.cpu03.commit.loads                       21874                       # Number of loads committed
system.cpu03.commit.membars                       275                       # Number of memory barriers committed
system.cpu03.commit.branches                    24485                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  112425                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1956                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        14662     11.09%     11.09% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          83813     63.40%     74.49% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.09%     74.58% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.18%     76.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.75% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.45%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.20% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         22149     16.75%     94.96% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6665      5.04%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          132202                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5545                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     221386                       # The number of ROB reads
system.cpu03.rob.rob_writes                    325505                       # The number of ROB writes
system.cpu03.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          9068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     925996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    117544                       # Number of Instructions Simulated
system.cpu03.committedOps                      117544                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.101281                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.101281                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.908033                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.908033                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 171955                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 92844                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   818                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  290                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             565                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          33.004794                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             27388                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             679                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           40.335788                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    33.004794                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.257850                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.257850                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          123400                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         123400                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        21704                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         21704                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         5556                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         5556                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          128                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           76                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        27260                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          27260                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        27260                       # number of overall hits
system.cpu03.dcache.overall_hits::total         27260                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2055                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2055                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          968                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          968                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           46                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           51                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3023                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3023                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3023                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3023                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    109806462                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    109806462                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     89092306                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     89092306                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       943920                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       943920                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       607338                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       607338                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       228528                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       228528                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    198898768                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    198898768                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    198898768                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    198898768                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        23759                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        23759                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         6524                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6524                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        30283                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        30283                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        30283                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        30283                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.086494                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.086494                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.148375                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.148375                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.264368                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.264368                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.401575                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.401575                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.099825                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.099825                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.099825                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.099825                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 53433.801460                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 53433.801460                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 92037.506198                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 92037.506198                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        20520                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        20520                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11908.588235                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11908.588235                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 65795.159775                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 65795.159775                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 65795.159775                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 65795.159775                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2396                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.185185                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          267                       # number of writebacks
system.cpu03.dcache.writebacks::total             267                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1188                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1188                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          567                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          567                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           10                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1755                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1755                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1755                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1755                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          867                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          867                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          401                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          401                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           36                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           47                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1268                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1268                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1268                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1268                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     34020864                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     34020864                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     25582701                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     25582701                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       394956                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       394956                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       551448                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       551448                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       226044                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       226044                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     59603565                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     59603565                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     59603565                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     59603565                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.036491                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.036491                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.061465                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.061465                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.041872                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.041872                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.041872                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.041872                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 39239.750865                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 39239.750865                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 63797.259352                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 63797.259352                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data        10971                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10971                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 11732.936170                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 11732.936170                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 47005.966088                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 47005.966088                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 47005.966088                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 47005.966088                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             442                       # number of replacements
system.cpu03.icache.tags.tagsinuse         114.969094                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             29048                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             926                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           31.369330                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   114.969094                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.224549                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.224549                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           61200                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          61200                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        29048                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         29048                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        29048                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          29048                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        29048                       # number of overall hits
system.cpu03.icache.overall_hits::total         29048                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1089                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1089                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1089                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1089                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1089                       # number of overall misses
system.cpu03.icache.overall_misses::total         1089                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     44312071                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     44312071                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     44312071                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     44312071                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     44312071                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     44312071                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        30137                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        30137                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        30137                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        30137                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        30137                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        30137                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.036135                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.036135                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.036135                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.036135                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.036135                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.036135                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 40690.606979                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 40690.606979                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 40690.606979                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 40690.606979                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 40690.606979                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 40690.606979                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          442                       # number of writebacks
system.cpu03.icache.writebacks::total             442                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          163                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          163                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          163                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          926                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          926                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          926                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          926                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          926                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     32968885                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     32968885                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     32968885                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     32968885                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     32968885                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     32968885                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.030726                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.030726                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.030726                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.030726                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.030726                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.030726                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 35603.547516                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 35603.547516                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 35603.547516                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 35603.547516                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 35603.547516                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 35603.547516                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 35863                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           26603                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1537                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              25756                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 17962                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           69.739090                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  4156                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      29810                       # DTB read hits
system.cpu04.dtb.read_misses                      414                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  30224                       # DTB read accesses
system.cpu04.dtb.write_hits                     10464                       # DTB write hits
system.cpu04.dtb.write_misses                      32                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                 10496                       # DTB write accesses
system.cpu04.dtb.data_hits                      40274                       # DTB hits
system.cpu04.dtb.data_misses                      446                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  40720                       # DTB accesses
system.cpu04.itb.fetch_hits                     31829                       # ITB hits
system.cpu04.itb.fetch_misses                      68                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 31897                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          88247                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             9500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       212306                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     35863                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            22130                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       67879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3359                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2012                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   31829                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 545                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            81191                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.614896                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.018259                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  39268     48.36%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2148      2.65%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   4043      4.98%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   5467      6.73%     62.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   9928     12.23%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1309      1.61%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   5026      6.19%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   2758      3.40%     86.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  11244     13.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              81191                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.406393                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.405815                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12256                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               33650                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   31218                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2893                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1164                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               4371                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 533                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               192654                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2319                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1164                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  14150                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9226                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        20811                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   32085                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3745                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               186904                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 278                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  675                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1380                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  377                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            124431                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              227059                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         214219                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12832                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               96385                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  28046                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              742                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          718                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   10864                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              31330                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             12734                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            4007                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           3467                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   159994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              1317                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  153020                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             476                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         32023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        16019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          341                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        81191                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.884692                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.301214                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             39706     48.90%     48.90% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              6298      7.76%     56.66% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              7584      9.34%     66.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              6855      8.44%     74.45% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              6047      7.45%     81.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              5036      6.20%     88.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              7144      8.80%     96.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1411      1.74%     98.63% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1110      1.37%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         81191                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1215     24.42%     24.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     24.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     24.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  95      1.91%     26.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     26.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     26.33% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                347      6.97%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     33.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 2140     43.01%     76.31% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                1179     23.69%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              105918     69.22%     69.22% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                183      0.12%     69.34% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     69.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2934      1.92%     71.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     71.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     71.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      1.26%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              31170     20.37%     92.89% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             10883      7.11%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               153020                       # Type of FU issued
system.cpu04.iq.rate                         1.733997                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4976                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.032519                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           368823                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          179842                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       138510                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23860                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13542                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               145706                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12286                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1032                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         5798                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3823                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1164                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4315                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1107                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            180430                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             292                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               31330                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              12734                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              674                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1073                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          366                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          833                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1199                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              151018                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               30224                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2002                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       19119                       # number of nop insts executed
system.cpu04.iew.exec_refs                      40720                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  29148                       # Number of branches executed
system.cpu04.iew.exec_stores                    10496                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.711310                       # Inst execution rate
system.cpu04.iew.wb_sent                       149804                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      148918                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   82661                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  104008                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.687513                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.794756                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         33918                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            1022                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        76219                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.903580                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.784525                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        42083     55.21%     55.21% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         8591     11.27%     66.48% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         4343      5.70%     72.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         2429      3.19%     75.37% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         3175      4.17%     79.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3807      4.99%     84.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          899      1.18%     85.71% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3740      4.91%     90.62% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         7152      9.38%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        76219                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             145089                       # Number of instructions committed
system.cpu04.commit.committedOps               145089                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        34443                       # Number of memory references committed
system.cpu04.commit.loads                       25532                       # Number of loads committed
system.cpu04.commit.membars                       472                       # Number of memory barriers committed
system.cpu04.commit.branches                    25546                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  123814                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2702                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        15805     10.89%     10.89% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          89444     61.65%     72.54% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.08%     72.62% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     72.62% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.98%     74.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.32%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.93% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         26004     17.92%     93.85% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         8923      6.15%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          145089                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                7152                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     246800                       # The number of ROB reads
system.cpu04.rob.rob_writes                    362977                       # The number of ROB writes
system.cpu04.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     918426                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    129288                       # Number of Instructions Simulated
system.cpu04.committedOps                      129288                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.682561                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.682561                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.465070                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.465070                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 193447                       # number of integer regfile reads
system.cpu04.int_regfile_writes                104832                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  1061                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  365                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             634                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          30.957014                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             33285                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             751                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           44.320905                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    30.957014                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.241852                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.241852                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          117                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          148819                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         148819                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        25450                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         25450                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         7845                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         7845                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          146                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          146                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          101                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          101                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        33295                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          33295                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        33295                       # number of overall hits
system.cpu04.dcache.overall_hits::total         33295                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2323                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2323                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          904                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          904                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           55                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           59                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3227                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3227                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3227                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3227                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    125302896                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    125302896                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     89176767                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     89176767                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       935226                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       935226                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       624726                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       624726                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       270756                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       270756                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    214479663                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    214479663                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    214479663                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    214479663                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        27773                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        27773                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         8749                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         8749                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        36522                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        36522                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        36522                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        36522                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.083642                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083642                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.103326                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.103326                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.273632                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.273632                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.368750                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.368750                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.088358                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.088358                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.088358                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.088358                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 53940.118812                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 53940.118812                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 98646.866150                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 98646.866150                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 17004.109091                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 17004.109091                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10588.576271                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10588.576271                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 66464.103812                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 66464.103812                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 66464.103812                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 66464.103812                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2303                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.324074                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          239                       # number of writebacks
system.cpu04.dcache.writebacks::total             239                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1254                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1254                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          545                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          545                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1799                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1799                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1799                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1799                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1069                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1069                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          359                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          359                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           46                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           58                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1428                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1428                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1428                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1428                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     37482318                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     37482318                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     24585371                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     24585371                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       466992                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       466992                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       556416                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       556416                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       267030                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       267030                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     62067689                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     62067689                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     62067689                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     62067689                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.038491                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.038491                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041033                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041033                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.228856                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.228856                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.362500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.362500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.039100                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.039100                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.039100                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.039100                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 35062.972872                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 35062.972872                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 68482.927577                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 68482.927577                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data        10152                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10152                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  9593.379310                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  9593.379310                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 43464.768207                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 43464.768207                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 43464.768207                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 43464.768207                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             503                       # number of replacements
system.cpu04.icache.tags.tagsinuse         107.942396                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             30676                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             988                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           31.048583                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   107.942396                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.210825                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.210825                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           64642                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          64642                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        30676                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         30676                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        30676                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          30676                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        30676                       # number of overall hits
system.cpu04.icache.overall_hits::total         30676                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1151                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1151                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1151                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1151                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1151                       # number of overall misses
system.cpu04.icache.overall_misses::total         1151                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     35091467                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     35091467                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     35091467                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     35091467                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     35091467                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     35091467                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        31827                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        31827                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        31827                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        31827                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        31827                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        31827                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.036164                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.036164                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.036164                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.036164                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.036164                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.036164                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 30487.807993                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 30487.807993                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 30487.807993                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 30487.807993                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 30487.807993                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 30487.807993                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          503                       # number of writebacks
system.cpu04.icache.writebacks::total             503                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          163                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          163                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          163                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          988                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          988                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          988                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          988                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          988                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          988                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     27207251                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     27207251                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     27207251                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     27207251                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     27207251                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     27207251                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.031043                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.031043                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.031043                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.031043                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.031043                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.031043                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 27537.703441                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 27537.703441                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 27537.703441                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 27537.703441                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 27537.703441                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 27537.703441                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7299                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            5779                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             653                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               5916                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  1947                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           32.910751                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   572                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       5862                       # DTB read hits
system.cpu05.dtb.read_misses                      302                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6164                       # DTB read accesses
system.cpu05.dtb.write_hits                      3224                       # DTB write hits
system.cpu05.dtb.write_misses                      27                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3251                       # DTB write accesses
system.cpu05.dtb.data_hits                       9086                       # DTB hits
system.cpu05.dtb.data_misses                      329                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                   9415                       # DTB accesses
system.cpu05.itb.fetch_hits                      6035                       # ITB hits
system.cpu05.itb.fetch_misses                      71                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6106                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          84344                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4666                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        55873                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7299                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2519                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1467                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        50184                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1809                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6035                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 259                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            78008                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.716247                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.125355                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  68721     88.09%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    551      0.71%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    629      0.81%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    771      0.99%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1169      1.50%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    337      0.43%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    441      0.57%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    368      0.47%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5021      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              78008                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.086538                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.662442                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   6538                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               13572                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    6074                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1133                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  507                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                602                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                47738                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 959                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  507                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7205                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6468                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5321                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6473                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1850                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                45651                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 239                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  733                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  910                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   56                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             33781                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               65175                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          52476                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12693                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               22276                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11505                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              108                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4063                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6156                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3947                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             277                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            150                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    41072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   38537                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             252                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         12241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        78008                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.494013                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.541281                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             68545     87.87%     87.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1721      2.21%     90.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1286      1.65%     91.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1053      1.35%     93.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1278      1.64%     94.71% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               890      1.14%     95.85% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1811      2.32%     98.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               735      0.94%     99.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               689      0.88%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         78008                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   962     50.77%     50.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  89      4.70%     55.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     55.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     55.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                354     18.68%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     74.14% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  371     19.58%     93.72% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 119      6.28%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               23744     61.61%     61.62% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                192      0.50%     62.12% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     62.12% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2922      7.58%     69.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     69.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1927      5.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               6398     16.60%     91.31% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3350      8.69%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                38537                       # Type of FU issued
system.cpu05.iq.rate                         0.456903                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1895                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049174                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           133795                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           40119                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        26066                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23434                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13322                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10383                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                28375                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12053                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            203                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1703                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1133                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  507                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1932                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1350                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             42682                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             164                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6156                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               3947                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               83                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1331                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          398                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                515                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               37672                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6164                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             865                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1502                       # number of nop insts executed
system.cpu05.iew.exec_refs                       9415                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   4917                       # Number of branches executed
system.cpu05.iew.exec_stores                     3251                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.446647                       # Inst execution rate
system.cpu05.iew.wb_sent                        36965                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       36449                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   21654                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   30725                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.432147                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.704768                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         12313                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             427                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        25951                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.149744                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.461825                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19696     75.90%     75.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          902      3.48%     79.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1156      4.45%     83.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          624      2.40%     86.23% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          613      2.36%     88.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          248      0.96%     89.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          207      0.80%     90.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          223      0.86%     91.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2282      8.79%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        25951                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              29837                       # Number of instructions committed
system.cpu05.commit.committedOps                29837                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7267                       # Number of memory references committed
system.cpu05.commit.loads                        4453                       # Number of loads committed
system.cpu05.commit.membars                        19                       # Number of memory barriers committed
system.cpu05.commit.branches                     3542                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   24289                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                221                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          902      3.02%      3.02% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          16738     56.10%     59.12% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.38%     59.50% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.50% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      9.65%     69.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     69.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     69.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      6.43%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4472     14.99%     90.57% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2814      9.43%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           29837                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2282                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      65000                       # The number of ROB reads
system.cpu05.rob.rob_writes                     86164                       # The number of ROB writes
system.cpu05.timesIdled                           109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     971101                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     28939                       # Number of Instructions Simulated
system.cpu05.committedOps                       28939                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.914544                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.914544                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.343107                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.343107                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  44338                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 20319                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8133                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   104                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             306                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          28.753406                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6170                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             414                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           14.903382                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    28.753406                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.224636                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.224636                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           32197                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          32197                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3889                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3889                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2303                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2303                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           26                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           15                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6192                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6192                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6192                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6192                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1205                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1205                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          487                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1692                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1692                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1692                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1692                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    114513642                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    114513642                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     66704034                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     66704034                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       185058                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       185058                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       368874                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       368874                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    181217676                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    181217676                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    181217676                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    181217676                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5094                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5094                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         7884                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7884                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         7884                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7884                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.236553                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.236553                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.174552                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.174552                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.103448                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.103448                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.375000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.375000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.214612                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.214612                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.214612                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.214612                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 95032.068050                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 95032.068050                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 136969.268994                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 136969.268994                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        61686                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        61686                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        40986                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        40986                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 107102.645390                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 107102.645390                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 107102.645390                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 107102.645390                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         1769                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              85                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    20.811765                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          158                       # number of writebacks
system.cpu05.dcache.writebacks::total             158                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          856                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          370                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          370                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            1                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1226                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1226                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1226                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1226                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          349                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          117                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          466                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          466                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     29155950                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     29155950                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     16812941                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     16812941                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       357696                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       357696                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     45968891                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     45968891                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     45968891                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     45968891                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.068512                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.068512                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.041935                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.041935                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.068966                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.068966                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.059107                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.059107                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.059107                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.059107                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 83541.404011                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 83541.404011                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 143700.350427                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 143700.350427                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data        39744                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total        39744                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 98645.688841                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 98645.688841                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 98645.688841                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 98645.688841                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              66                       # number of replacements
system.cpu05.icache.tags.tagsinuse          93.219804                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5502                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           11.986928                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    93.219804                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.182070                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.182070                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           12525                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          12525                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5502                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5502                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5502                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5502                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5502                       # number of overall hits
system.cpu05.icache.overall_hits::total          5502                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          531                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          531                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          531                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          531                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          531                       # number of overall misses
system.cpu05.icache.overall_misses::total          531                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     25217566                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     25217566                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     25217566                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     25217566                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     25217566                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     25217566                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6033                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6033                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6033                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6033                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6033                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6033                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.088016                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.088016                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.088016                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.088016                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.088016                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.088016                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 47490.708098                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 47490.708098                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 47490.708098                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 47490.708098                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 47490.708098                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 47490.708098                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           66                       # number of writebacks
system.cpu05.icache.writebacks::total              66                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           72                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           72                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           72                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          459                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          459                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     19859578                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     19859578                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     19859578                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     19859578                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     19859578                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     19859578                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.076082                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.076082                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.076082                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.076082                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.076082                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.076082                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 43267.054466                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 43267.054466                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 43267.054466                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 43267.054466                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 43267.054466                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 43267.054466                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 30379                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           24238                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1256                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              21728                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 15213                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           70.015648                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2649                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      22780                       # DTB read hits
system.cpu06.dtb.read_misses                      397                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  23177                       # DTB read accesses
system.cpu06.dtb.write_hits                      6876                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  6911                       # DTB write accesses
system.cpu06.dtb.data_hits                      29656                       # DTB hits
system.cpu06.dtb.data_misses                      432                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  30088                       # DTB accesses
system.cpu06.itb.fetch_hits                     26805                       # ITB hits
system.cpu06.itb.fetch_misses                      74                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 26879                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         120254                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       170920                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     30379                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            17863                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       51634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2777                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        50027                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1986                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   26805                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 494                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           113822                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.501643                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.610864                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  79939     70.23%     70.23% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1691      1.49%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2558      2.25%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   5382      4.73%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   7984      7.01%     85.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    850      0.75%     86.45% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   4936      4.34%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1691      1.49%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   8791      7.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             113822                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.252624                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.421325                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10926                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               23065                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   26782                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2085                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  937                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               2826                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 469                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               155623                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1999                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  937                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12288                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8143                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        11784                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   27401                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3242                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               151407                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 316                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  824                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1442                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  360                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            101048                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              184142                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         171352                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12782                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               80384                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  20664                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              403                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          369                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    7408                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              23658                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              8334                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            1825                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1637                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   130194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               631                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  125476                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             352                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         22939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        11155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       113822                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.102388                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.003109                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             80200     70.46%     70.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              4248      3.73%     74.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7268      6.39%     80.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              5994      5.27%     85.84% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3688      3.24%     89.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3661      3.22%     92.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              6579      5.78%     98.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1293      1.14%     99.22% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               891      0.78%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        113822                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1143     33.94%     33.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  92      2.73%     36.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     36.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     36.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                343     10.18%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     46.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1177     34.95%     81.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 613     18.20%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               89469     71.30%     71.31% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                186      0.15%     71.46% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2932      2.34%     73.79% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.79% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.79% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      1.54%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.33% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              23774     18.95%     94.28% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              7183      5.72%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               125476                       # Type of FU issued
system.cpu06.iq.rate                         1.043425                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3368                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.026842                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           344562                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          140313                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       111589                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23932                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13486                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               116510                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12330                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            649                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4055                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2519                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  937                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3377                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 932                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            146145                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             302                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               23658                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               8334                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              340                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 898                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          694                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                968                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              123900                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               23177                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1576                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       15320                       # number of nop insts executed
system.cpu06.iew.exec_refs                      30088                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  25246                       # Number of branches executed
system.cpu06.iew.exec_stores                     6911                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.030319                       # Inst execution rate
system.cpu06.iew.wb_sent                       122789                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      122007                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   70623                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   86552                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.014577                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.815960                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         23721                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             805                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        60240                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.010027                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.834846                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        32455     53.88%     53.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         6843     11.36%     65.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3295      5.47%     70.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1520      2.52%     73.23% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2053      3.41%     76.64% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         4094      6.80%     83.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          664      1.10%     84.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         4103      6.81%     91.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         5213      8.65%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        60240                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             121084                       # Number of instructions committed
system.cpu06.commit.committedOps               121084                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        25418                       # Number of memory references committed
system.cpu06.commit.loads                       19603                       # Number of loads committed
system.cpu06.commit.membars                       216                       # Number of memory barriers committed
system.cpu06.commit.branches                    22547                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  102862                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1645                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        13202     10.90%     10.90% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          77328     63.86%     74.77% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.09%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.38%     77.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.59%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         19819     16.37%     95.19% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5822      4.81%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          121084                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                5213                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     198519                       # The number of ROB reads
system.cpu06.rob.rob_writes                    293157                       # The number of ROB writes
system.cpu06.timesIdled                           139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     935191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    107886                       # Number of Instructions Simulated
system.cpu06.committedOps                      107886                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.114640                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.114640                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.897151                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.897151                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 156252                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 83890                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   588                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  209                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             543                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          27.859465                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             23595                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             652                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           36.188650                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    27.859465                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.217652                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.217652                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          109771                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         109771                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        19367                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         19367                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4950                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4950                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           93                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           55                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           55                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        24317                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          24317                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        24317                       # number of overall hits
system.cpu06.dcache.overall_hits::total         24317                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1906                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1906                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          773                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          773                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           29                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           33                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2679                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2679                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2679                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2679                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    127933452                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    127933452                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     91221096                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     91221096                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       702972                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       702972                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       413586                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       413586                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       187542                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       187542                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    219154548                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    219154548                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    219154548                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    219154548                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        21273                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        21273                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5723                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5723                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           88                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           88                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        26996                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        26996                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        26996                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        26996                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.089597                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.089597                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.135069                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.135069                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.237705                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.237705                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.375000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.375000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.099237                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.099237                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.099237                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.099237                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 67121.433368                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 67121.433368                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 118009.179819                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 118009.179819                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 24240.413793                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 24240.413793                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 12532.909091                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 12532.909091                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 81804.609183                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 81804.609183                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 81804.609183                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 81804.609183                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3283                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             122                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.909836                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          223                       # number of writebacks
system.cpu06.dcache.writebacks::total             223                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1136                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1136                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          520                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          520                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1656                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1656                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1656                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1656                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          770                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          253                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          253                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           22                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           33                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1023                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1023                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1023                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1023                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     36106182                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     36106182                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     23417895                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     23417895                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       212382                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       212382                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       373842                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       373842                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       186300                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       186300                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     59524077                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     59524077                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     59524077                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     59524077                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.036196                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.036196                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.044208                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.044208                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.180328                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.180328                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.037895                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.037895                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.037895                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.037895                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 46891.145455                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 46891.145455                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 92560.849802                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 92560.849802                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  9653.727273                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9653.727273                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 11328.545455                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 11328.545455                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 58185.803519                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 58185.803519                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 58185.803519                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 58185.803519                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             416                       # number of replacements
system.cpu06.icache.tags.tagsinuse         100.391285                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             25780                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           28.708241                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   100.391285                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.196077                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.196077                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           54502                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          54502                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        25780                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         25780                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        25780                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          25780                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        25780                       # number of overall hits
system.cpu06.icache.overall_hits::total         25780                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1022                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1022                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1022                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1022                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1022                       # number of overall misses
system.cpu06.icache.overall_misses::total         1022                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     32924178                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     32924178                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     32924178                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     32924178                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     32924178                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     32924178                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        26802                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        26802                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        26802                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        26802                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        26802                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        26802                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.038131                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.038131                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.038131                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.038131                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.038131                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.038131                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 32215.438356                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 32215.438356                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 32215.438356                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 32215.438356                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 32215.438356                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 32215.438356                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          416                       # number of writebacks
system.cpu06.icache.writebacks::total             416                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          124                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          124                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          124                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          898                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          898                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          898                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          898                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          898                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          898                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     26249670                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     26249670                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     26249670                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     26249670                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     26249670                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     26249670                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.033505                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.033505                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.033505                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.033505                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.033505                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.033505                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 29231.258352                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 29231.258352                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 29231.258352                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 29231.258352                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 29231.258352                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 29231.258352                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 43027                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           32717                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1603                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              28844                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 22356                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           77.506587                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  4585                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           135                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               21                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            114                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      33679                       # DTB read hits
system.cpu07.dtb.read_misses                      456                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  34135                       # DTB read accesses
system.cpu07.dtb.write_hits                     10850                       # DTB write hits
system.cpu07.dtb.write_misses                      32                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 10882                       # DTB write accesses
system.cpu07.dtb.data_hits                      44529                       # DTB hits
system.cpu07.dtb.data_misses                      488                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  45017                       # DTB accesses
system.cpu07.itb.fetch_hits                     39054                       # ITB hits
system.cpu07.itb.fetch_misses                      73                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 39127                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         141953                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            10388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       240498                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     43027                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            26962                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       71046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3527                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        49245                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2100                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   39054                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 570                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           134806                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.784030                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.712023                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  85993     63.79%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2530      1.88%     65.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3770      2.80%     68.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   7853      5.83%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  12085      8.96%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1733      1.29%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   7388      5.48%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2096      1.55%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  11358      8.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             134806                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.303107                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.694209                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  13054                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               29676                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   38841                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2791                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1199                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4864                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 585                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               220386                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2552                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1199                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  14934                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9260                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        16807                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   39654                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3707                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               214778                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 322                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  973                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1577                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  377                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            141270                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              254022                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         241278                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12736                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              113931                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  27339                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              579                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          548                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    9575                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              35085                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             12822                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            3319                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2060                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   182942                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1001                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  176711                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             449                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         30659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        14426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       134806                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.310854                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.111303                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             86965     64.51%     64.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              6118      4.54%     69.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10269      7.62%     76.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              9289      6.89%     83.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5305      3.94%     87.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4832      3.58%     91.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              8761      6.50%     97.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1894      1.40%     98.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1373      1.02%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        134806                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1376     31.05%     31.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     31.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     31.05% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  91      2.05%     33.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     33.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                344      7.76%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     40.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1565     35.31%     76.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1056     23.83%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              125359     70.94%     70.94% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                188      0.11%     71.05% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     71.05% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2924      1.65%     72.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1928      1.09%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.79% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              34957     19.78%     93.58% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             11351      6.42%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               176711                       # Type of FU issued
system.cpu07.iq.rate                         1.244856                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4432                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.025080                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           469408                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          201215                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       162031                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23701                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13446                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               168935                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12204                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1538                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         5413                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3770                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          809                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1199                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4052                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1317                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            207626                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             367                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               35085                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              12822                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              512                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1289                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          398                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          841                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1239                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              174597                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               34135                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2114                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       23683                       # number of nop insts executed
system.cpu07.iew.exec_refs                      45017                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  36274                       # Number of branches executed
system.cpu07.iew.exec_stores                    10882                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.229963                       # Inst execution rate
system.cpu07.iew.wb_sent                       173440                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      172427                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   98664                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  120201                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.214677                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.820825                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         32367                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1039                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        80803                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.150477                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.901401                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        41346     51.17%     51.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         9622     11.91%     63.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4624      5.72%     68.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2183      2.70%     71.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2851      3.53%     75.03% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5723      7.08%     82.11% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          971      1.20%     83.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         5363      6.64%     89.95% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         8120     10.05%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        80803                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             173765                       # Number of instructions committed
system.cpu07.commit.committedOps               173765                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        38724                       # Number of memory references committed
system.cpu07.commit.loads                       29672                       # Number of loads committed
system.cpu07.commit.membars                       376                       # Number of memory barriers committed
system.cpu07.commit.branches                    32641                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  148058                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3147                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        20485     11.79%     11.79% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         109249     62.87%     74.66% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.07%     74.73% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     74.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.66%     76.38% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.38% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.38% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.10%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         30048     17.29%     94.78% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         9070      5.22%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          173765                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                8120                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     277398                       # The number of ROB reads
system.cpu07.rob.rob_writes                    417024                       # The number of ROB writes
system.cpu07.timesIdled                           134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     913492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    153284                       # Number of Instructions Simulated
system.cpu07.committedOps                      153284                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.926078                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.926078                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.079822                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.079822                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 220479                       # number of integer regfile reads
system.cpu07.int_regfile_writes                121344                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8145                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1170                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  508                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             767                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          26.744634                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             36754                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             886                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           41.483070                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    26.744634                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.208942                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.208942                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          163244                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         163244                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        28899                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         28899                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         7888                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         7888                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          198                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          152                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        36787                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          36787                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        36787                       # number of overall hits
system.cpu07.dcache.overall_hits::total         36787                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2259                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2259                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          929                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          929                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           73                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           81                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3188                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3188                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3188                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3188                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    139736178                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    139736178                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     93917483                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     93917483                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1141398                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1141398                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       890514                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       890514                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       267030                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       267030                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    233653661                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    233653661                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    233653661                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    233653661                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        31158                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        31158                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         8817                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         8817                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          233                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          233                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        39975                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        39975                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        39975                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        39975                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.072501                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.072501                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.105365                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.105365                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.269373                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.269373                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.347639                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.347639                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.079750                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.079750                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.079750                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.079750                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 61857.537849                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 61857.537849                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 101095.245425                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 101095.245425                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 15635.589041                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 15635.589041                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        10994                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        10994                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 73291.612610                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 73291.612610                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 73291.612610                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 73291.612610                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2248                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.938776                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu07.dcache.writebacks::total             229                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1169                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1169                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          573                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          573                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           10                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1742                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1742                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1742                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1742                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1090                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1090                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          356                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          356                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           63                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           78                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1446                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1446                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1446                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1446                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     38983896                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     38983896                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     25274686                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     25274686                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       642114                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       642114                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       798606                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       798606                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       262062                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       262062                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     64258582                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     64258582                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     64258582                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     64258582                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.034983                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.034983                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.040377                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.040377                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.232472                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.232472                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.334764                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.334764                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.036173                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.036173                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.036173                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.036173                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 35765.042202                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 35765.042202                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 70996.308989                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 70996.308989                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 10192.285714                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10192.285714                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 10238.538462                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 10238.538462                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 44438.853389                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 44438.853389                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 44438.853389                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 44438.853389                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             635                       # number of replacements
system.cpu07.icache.tags.tagsinuse          95.773136                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             37761                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1122                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           33.655080                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    95.773136                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.187057                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.187057                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           79222                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          79222                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        37761                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         37761                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        37761                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          37761                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        37761                       # number of overall hits
system.cpu07.icache.overall_hits::total         37761                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1289                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1289                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1289                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1289                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1289                       # number of overall misses
system.cpu07.icache.overall_misses::total         1289                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     36735876                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     36735876                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     36735876                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     36735876                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     36735876                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     36735876                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        39050                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        39050                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        39050                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        39050                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        39050                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        39050                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.033009                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.033009                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.033009                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.033009                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.033009                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.033009                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 28499.515904                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 28499.515904                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 28499.515904                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 28499.515904                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 28499.515904                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 28499.515904                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          635                       # number of writebacks
system.cpu07.icache.writebacks::total             635                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          167                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          167                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          167                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1122                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1122                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1122                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1122                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1122                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1122                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     28356102                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     28356102                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     28356102                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     28356102                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     28356102                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     28356102                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.028732                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.028732                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.028732                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.028732                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.028732                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.028732                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 25272.818182                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 25272.818182                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 25272.818182                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 25272.818182                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 25272.818182                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 25272.818182                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 20782                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           16010                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1192                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              16418                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  9250                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           56.340602                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2007                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           116                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            116                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      15389                       # DTB read hits
system.cpu08.dtb.read_misses                      397                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  15786                       # DTB read accesses
system.cpu08.dtb.write_hits                      5409                       # DTB write hits
system.cpu08.dtb.write_misses                      34                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  5443                       # DTB write accesses
system.cpu08.dtb.data_hits                      20798                       # DTB hits
system.cpu08.dtb.data_misses                      431                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  21229                       # DTB accesses
system.cpu08.itb.fetch_hits                     17904                       # ITB hits
system.cpu08.itb.fetch_misses                      75                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 17979                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         112884                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       123197                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     20782                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            11257                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       35893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2627                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        49723                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2227                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   17904                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 509                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            98987                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.244578                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.510642                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  75453     76.23%     76.23% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1403      1.42%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1927      1.95%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   3158      3.19%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   4784      4.83%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    725      0.73%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   2782      2.81%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1027      1.04%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7728      7.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              98987                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.184100                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.091359                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  11609                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               16884                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   18236                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1653                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  882                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               2152                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 449                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               109773                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1812                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  882                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  12724                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7490                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         6994                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   18682                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2492                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               106093                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 319                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  440                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1123                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  366                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             72455                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              132745                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         119872                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12864                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               53703                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  18752                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              240                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    5400                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              16041                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              6632                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             872                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            519                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    91673                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               316                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   87644                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             345                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         20442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         9696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           96                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        98987                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.885409                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.878998                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             75909     76.69%     76.69% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3140      3.17%     79.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              4852      4.90%     84.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              3605      3.64%     88.40% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              2575      2.60%     91.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              2685      2.71%     93.72% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              4121      4.16%     97.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1266      1.28%     99.16% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               834      0.84%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         98987                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1082     43.23%     43.23% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     43.23% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     43.23% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  76      3.04%     46.26% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     46.26% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     46.26% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                315     12.58%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     58.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  682     27.25%     86.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 348     13.90%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               60633     69.18%     69.19% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                186      0.21%     69.40% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2932      3.35%     72.74% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.74% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.74% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1928      2.20%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.94% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              16253     18.54%     93.49% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              5708      6.51%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                87644                       # Type of FU issued
system.cpu08.iq.rate                         0.776408                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2503                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028559                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           253228                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           98769                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        73868                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23895                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13694                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10415                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                77860                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12283                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            521                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         3551                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  882                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2598                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1124                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            101091                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             258                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               16041                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               6632                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              185                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1109                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          225                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          673                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                898                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               86158                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               15786                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1486                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        9102                       # number of nop insts executed
system.cpu08.iew.exec_refs                      21229                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  16409                       # Number of branches executed
system.cpu08.iew.exec_stores                     5443                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.763244                       # Inst execution rate
system.cpu08.iew.wb_sent                        85070                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       84283                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   48872                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   62234                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.746634                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.785294                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         20912                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           220                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             761                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        46068                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.713272                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.748184                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        28299     61.43%     61.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         3849      8.36%     69.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2695      5.85%     75.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1104      2.40%     78.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1367      2.97%     81.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2051      4.45%     85.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          503      1.09%     86.54% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1965      4.27%     90.81% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         4235      9.19%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        46068                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              78927                       # Number of instructions committed
system.cpu08.commit.committedOps                78927                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        16983                       # Number of memory references committed
system.cpu08.commit.loads                       12490                       # Number of loads committed
system.cpu08.commit.membars                        91                       # Number of memory barriers committed
system.cpu08.commit.branches                    13954                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   66756                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1171                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         7384      9.36%      9.36% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          49551     62.78%     72.14% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.15%     72.28% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.28% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      3.65%     75.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.93% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      2.43%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         12581     15.94%     94.30% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         4498      5.70%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           78927                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                4235                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     140450                       # The number of ROB reads
system.cpu08.rob.rob_writes                    202866                       # The number of ROB writes
system.cpu08.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         13897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     942561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     71547                       # Number of Instructions Simulated
system.cpu08.committedOps                       71547                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.577760                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.577760                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.633810                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.633810                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 106243                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 55879                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   383                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  166                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             483                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          25.680554                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             16096                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             599                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           26.871452                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    25.680554                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.200629                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.200629                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           75234                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          75234                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        12512                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         12512                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         3748                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         3748                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           70                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           47                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        16260                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          16260                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        16260                       # number of overall hits
system.cpu08.dcache.overall_hits::total         16260                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1520                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1520                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          671                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          671                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           28                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           26                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2191                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2191                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2191                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2191                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    104367744                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    104367744                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     86461758                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     86461758                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       623484                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       623484                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       278208                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       278208                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       222318                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       222318                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    190829502                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    190829502                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    190829502                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    190829502                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        14032                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        14032                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         4419                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         4419                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        18451                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        18451                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        18451                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        18451                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.108324                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.108324                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.151844                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.151844                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.356164                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.356164                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.118747                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.118747                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.118747                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.118747                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 68662.989474                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 68662.989474                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 128855.078987                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 128855.078987                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 22267.285714                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 22267.285714                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10700.307692                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10700.307692                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 87096.988590                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 87096.988590                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 87096.988590                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 87096.988590                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2357                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.234234                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu08.dcache.writebacks::total             225                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          927                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          927                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          465                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          465                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1392                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1392                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1392                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1392                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          593                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          206                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           19                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           26                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          799                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          799                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     32301936                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     32301936                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     21276689                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     21276689                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       188784                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       188784                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       247158                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       247158                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       221076                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       221076                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     53578625                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     53578625                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     53578625                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     53578625                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.042261                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.042261                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.046617                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.046617                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.193878                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.193878                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.356164                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.356164                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.043304                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.043304                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.043304                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.043304                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 54472.067454                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 54472.067454                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 103284.898058                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 103284.898058                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         9936                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9936                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9506.076923                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9506.076923                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 67057.102628                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 67057.102628                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 67057.102628                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 67057.102628                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             445                       # number of replacements
system.cpu08.icache.tags.tagsinuse          92.350078                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             16822                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             925                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           18.185946                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    92.350078                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.180371                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.180371                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           36729                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          36729                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        16822                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         16822                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        16822                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          16822                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        16822                       # number of overall hits
system.cpu08.icache.overall_hits::total         16822                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1080                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1080                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1080                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1080                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1080                       # number of overall misses
system.cpu08.icache.overall_misses::total         1080                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     55577013                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     55577013                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     55577013                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     55577013                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     55577013                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     55577013                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        17902                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        17902                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        17902                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        17902                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        17902                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        17902                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.060328                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.060328                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.060328                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.060328                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.060328                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.060328                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 51460.197222                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 51460.197222                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 51460.197222                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 51460.197222                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 51460.197222                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 51460.197222                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          445                       # number of writebacks
system.cpu08.icache.writebacks::total             445                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          155                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          155                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          155                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          925                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          925                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          925                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     40523973                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     40523973                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     40523973                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     40523973                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     40523973                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     40523973                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.051670                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.051670                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.051670                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.051670                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.051670                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.051670                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 43809.700541                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 43809.700541                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 43809.700541                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 43809.700541                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 43809.700541                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 43809.700541                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 40546                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           31261                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            2076                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              28277                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 19816                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           70.078155                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  3910                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               24                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           305                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               52                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            253                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      30266                       # DTB read hits
system.cpu09.dtb.read_misses                      456                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  30722                       # DTB read accesses
system.cpu09.dtb.write_hits                     11070                       # DTB write hits
system.cpu09.dtb.write_misses                      41                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 11111                       # DTB write accesses
system.cpu09.dtb.data_hits                      41336                       # DTB hits
system.cpu09.dtb.data_misses                      497                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  41833                       # DTB accesses
system.cpu09.itb.fetch_hits                     36373                       # ITB hits
system.cpu09.itb.fetch_misses                     121                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 36494                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         124848                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            16731                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       230663                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     40546                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            23778                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       69543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  4550                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         2507                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   36373                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 859                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            91177                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.529838                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.989546                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  45350     49.74%     49.74% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2566      2.81%     52.55% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3748      4.11%     56.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   6899      7.57%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  10359     11.36%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1594      1.75%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   6359      6.97%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   2072      2.27%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  12230     13.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              91177                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.324763                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.847551                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  19471                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               31833                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   35207                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                3064                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1602                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               4295                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 697                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               208726                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2912                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1602                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  21520                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 10206                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        16972                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   36101                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                4776                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               201907                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 344                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  478                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1796                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                 1258                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            133959                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              244147                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         231239                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12849                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps              101657                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  32302                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              627                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          530                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    9556                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              31944                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             13344                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            3018                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2112                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   172116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               923                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  163728                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             528                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         35390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        17931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          254                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        91177                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.795716                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.290586                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             46632     51.14%     51.14% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              6271      6.88%     58.02% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              9470     10.39%     68.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              7858      8.62%     77.03% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              5092      5.58%     82.61% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4879      5.35%     87.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              7985      8.76%     96.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1650      1.81%     98.53% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1340      1.47%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         91177                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1330     30.63%     30.63% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     30.63% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     30.63% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  88      2.03%     32.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     32.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     32.66% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                342      7.88%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     40.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1579     36.37%     76.90% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                1003     23.10%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              115395     70.48%     70.48% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                225      0.14%     70.62% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.62% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2935      1.79%     72.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     72.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     72.41% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1927      1.18%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 3      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.59% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              31688     19.35%     92.95% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             11551      7.05%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               163728                       # Type of FU issued
system.cpu09.iq.rate                         1.311419                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4342                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.026520                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           399504                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          194911                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       148129                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23999                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13595                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10455                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               155711                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12355                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1194                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         6358                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3950                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1602                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  4562                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1321                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            192629                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             450                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               31944                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              13344                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              487                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1282                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          481                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1233                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1714                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              161073                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               30725                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2655                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       19590                       # number of nop insts executed
system.cpu09.iew.exec_refs                      41839                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  32289                       # Number of branches executed
system.cpu09.iew.exec_stores                    11114                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.290153                       # Inst execution rate
system.cpu09.iew.wb_sent                       159685                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      158584                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   89309                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  111556                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.270217                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.800575                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         37120                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            1403                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        85528                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.800440                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.732144                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        49452     57.82%     57.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         8860     10.36%     68.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         4839      5.66%     73.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2190      2.56%     76.40% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2791      3.26%     79.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4916      5.75%     85.41% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         1015      1.19%     86.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4674      5.46%     92.06% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         6791      7.94%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        85528                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             153988                       # Number of instructions committed
system.cpu09.commit.committedOps               153988                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        34980                       # Number of memory references committed
system.cpu09.commit.loads                       25586                       # Number of loads committed
system.cpu09.commit.membars                       298                       # Number of memory barriers committed
system.cpu09.commit.branches                    28224                       # Number of branches committed
system.cpu09.commit.fp_insts                    10275                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  132285                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               2390                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        16344     10.61%     10.61% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          97399     63.25%     73.86% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           151      0.10%     73.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.96% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2883      1.87%     75.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.25%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            2      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.08% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         25884     16.81%     93.89% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         9405      6.11%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          153988                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                6791                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     268142                       # The number of ROB reads
system.cpu09.rob.rob_writes                    387859                       # The number of ROB writes
system.cpu09.timesIdled                           350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                         33671                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     930597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    137648                       # Number of Instructions Simulated
system.cpu09.committedOps                      137648                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.907009                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.907009                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.102525                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.102525                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 204107                       # number of integer regfile reads
system.cpu09.int_regfile_writes                110542                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11185                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8183                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   945                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  434                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             798                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          24.295759                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             34460                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             926                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           37.213823                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1269305370                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    24.295759                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.189811                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.189811                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          151679                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         151679                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        25622                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25622                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         8053                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         8053                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          194                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          194                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          151                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        33675                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          33675                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        33675                       # number of overall hits
system.cpu09.dcache.overall_hits::total         33675                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2346                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2346                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1140                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1140                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           45                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           48                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3486                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3486                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3486                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3486                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    140691276                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    140691276                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    120362149                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    120362149                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       839592                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       839592                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       529092                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       529092                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       249642                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       249642                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    261053425                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    261053425                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    261053425                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    261053425                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        27968                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        27968                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         9193                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         9193                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          199                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          199                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        37161                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        37161                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        37161                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        37161                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.083882                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.083882                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.124007                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.124007                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.188285                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.188285                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.241206                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.241206                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.093808                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.093808                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.093808                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.093808                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 59970.705882                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 59970.705882                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 105580.832456                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 105580.832456                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 18657.600000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 18657.600000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11022.750000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11022.750000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 74886.237808                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 74886.237808                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 74886.237808                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 74886.237808                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3065                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    24.133858                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu09.dcache.writebacks::total             339                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1302                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1302                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          747                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          747                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           10                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         2049                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         2049                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         2049                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         2049                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1044                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          393                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          393                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           35                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           46                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1437                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1437                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1437                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1437                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     49919706                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     49919706                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     29524808                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     29524808                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       358938                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       358938                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       475686                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       475686                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       245916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       245916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     79444514                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     79444514                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     79444514                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     79444514                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.037328                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.037328                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.042750                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.042750                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.146444                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.146444                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.231156                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.231156                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.038670                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.038670                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.038670                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.038670                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 47815.810345                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 47815.810345                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 75126.737913                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 75126.737913                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10255.371429                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10255.371429                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        10341                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        10341                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 55284.978427                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 55284.978427                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 55284.978427                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 55284.978427                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1008                       # number of replacements
system.cpu09.icache.tags.tagsinuse          87.287014                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             34528                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1510                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           22.866225                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    87.287014                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.170482                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.170482                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           74252                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          74252                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        34528                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         34528                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        34528                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          34528                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        34528                       # number of overall hits
system.cpu09.icache.overall_hits::total         34528                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1843                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1843                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1843                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1843                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1843                       # number of overall misses
system.cpu09.icache.overall_misses::total         1843                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    129377893                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    129377893                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    129377893                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    129377893                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    129377893                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    129377893                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        36371                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        36371                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        36371                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        36371                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        36371                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        36371                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.050672                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.050672                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.050672                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.050672                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.050672                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.050672                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 70199.616386                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 70199.616386                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 70199.616386                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 70199.616386                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 70199.616386                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 70199.616386                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1008                       # number of writebacks
system.cpu09.icache.writebacks::total            1008                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          333                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          333                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          333                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          333                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          333                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1510                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1510                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1510                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1510                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1510                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1510                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     91246009                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     91246009                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     91246009                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     91246009                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     91246009                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     91246009                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.041517                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.041517                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.041517                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.041517                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.041517                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.041517                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 60427.820530                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 60427.820530                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 60427.820530                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 60427.820530                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 60427.820530                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 60427.820530                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 34167                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           26519                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1329                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              25537                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 17459                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           68.367467                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  3343                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      26480                       # DTB read hits
system.cpu10.dtb.read_misses                      443                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  26923                       # DTB read accesses
system.cpu10.dtb.write_hits                      8285                       # DTB write hits
system.cpu10.dtb.write_misses                      37                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  8322                       # DTB write accesses
system.cpu10.dtb.data_hits                      34765                       # DTB hits
system.cpu10.dtb.data_misses                      480                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  35245                       # DTB accesses
system.cpu10.itb.fetch_hits                     30629                       # ITB hits
system.cpu10.itb.fetch_misses                      74                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 30703                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         126413                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             9627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       192598                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     34167                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            20811                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       57242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2955                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        48446                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2195                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   30629                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 480                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           119049                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.617804                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.656862                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  80461     67.59%     67.59% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1923      1.62%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2975      2.50%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   6219      5.22%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   9224      7.75%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1224      1.03%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   5733      4.82%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1666      1.40%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   9624      8.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             119049                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.270281                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.523562                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  11843                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               24877                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   30590                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2262                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1031                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               3584                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 463                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               176206                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1959                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1031                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  13319                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7997                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        13126                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   31279                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3851                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               171535                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 293                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  410                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 2084                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  376                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            113857                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              206048                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         193261                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12779                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               90308                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  23549                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              454                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          426                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    7676                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              27547                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              9941                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            2300                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1579                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   146637                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               746                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  141312                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             385                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         26149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        12567                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       119049                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.187007                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.054168                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             81075     68.10%     68.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              4830      4.06%     72.16% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              8103      6.81%     78.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              7150      6.01%     84.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              4202      3.53%     88.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              3881      3.26%     91.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              7139      6.00%     97.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1573      1.32%     99.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1096      0.92%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        119049                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1217     33.23%     33.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     33.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     33.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  77      2.10%     35.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                312      8.52%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     43.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1282     35.01%     78.86% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 774     21.14%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               99961     70.74%     70.74% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                192      0.14%     70.88% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.88% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2933      2.08%     72.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      1.36%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.32% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              27619     19.54%     93.86% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              8675      6.14%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               141312                       # Type of FU issued
system.cpu10.iq.rate                         1.117860                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3662                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.025914                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           381862                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          160092                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       126985                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23858                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13484                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               132702                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12268                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            990                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4625                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2997                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1031                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3370                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 993                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            165326                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             311                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               27547                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               9941                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              394                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 961                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          328                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          729                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1057                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              139475                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               26925                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1837                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       17943                       # number of nop insts executed
system.cpu10.iew.exec_refs                      35247                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  28551                       # Number of branches executed
system.cpu10.iew.exec_stores                     8322                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.103328                       # Inst execution rate
system.cpu10.iew.wb_sent                       138280                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      137383                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   79293                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   97181                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.086779                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.815931                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         27078                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           566                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             883                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        66582                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.052116                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.865344                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        35484     53.29%     53.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         7572     11.37%     64.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3719      5.59%     70.25% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1687      2.53%     72.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2256      3.39%     76.17% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         4518      6.79%     82.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          748      1.12%     84.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         4323      6.49%     90.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         6275      9.42%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        66582                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             136634                       # Number of instructions committed
system.cpu10.commit.committedOps               136634                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        29866                       # Number of memory references committed
system.cpu10.commit.loads                       22922                       # Number of loads committed
system.cpu10.commit.membars                       262                       # Number of memory barriers committed
system.cpu10.commit.branches                    25421                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  116162                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               2199                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        15404     11.27%     11.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          86177     63.07%     74.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.08%     74.43% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.43% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      2.11%     76.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.41%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.94% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         23184     16.97%     94.91% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         6958      5.09%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          136634                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                6275                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     222589                       # The number of ROB reads
system.cpu10.rob.rob_writes                    331438                       # The number of ROB writes
system.cpu10.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     929032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    121234                       # Number of Instructions Simulated
system.cpu10.committedOps                      121234                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.042719                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.042719                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.959031                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.959031                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 175491                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 95311                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   864                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  329                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             593                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          22.937297                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             29041                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             713                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.730715                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    22.937297                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.179198                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.179198                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          127597                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         127597                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        22543                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         22543                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         5924                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         5924                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          128                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           92                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        28467                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          28467                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        28467                       # number of overall hits
system.cpu10.dcache.overall_hits::total         28467                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1968                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1968                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          869                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          869                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           52                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           58                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2837                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2837                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2837                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2837                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    116447436                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    116447436                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     87240494                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     87240494                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       900450                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       900450                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       635904                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       635904                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       226044                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       226044                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    203687930                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    203687930                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    203687930                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    203687930                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        24511                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        24511                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         6793                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         6793                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        31304                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        31304                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        31304                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        31304                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.080290                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.080290                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.127926                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.127926                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.386667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.386667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.090627                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.090627                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.090627                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.090627                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 59170.445122                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 59170.445122                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 100391.822785                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 100391.822785                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 17316.346154                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 17316.346154                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 10963.862069                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10963.862069                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 71796.943955                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 71796.943955                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 71796.943955                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 71796.943955                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3138                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.270270                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          196                       # number of writebacks
system.cpu10.dcache.writebacks::total             196                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1103                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          552                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          552                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1655                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1655                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1655                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1655                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          865                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          317                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          317                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           44                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           55                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1182                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1182                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     36677502                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     36677502                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     23183159                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     23183159                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       439668                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       439668                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       568836                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       568836                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       224802                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       224802                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     59860661                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     59860661                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     59860661                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     59860661                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.035290                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.035290                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.046666                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.046666                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.244444                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.244444                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.366667                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.037759                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.037759                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.037759                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.037759                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 42401.736416                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 42401.736416                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 73132.993691                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 73132.993691                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  9992.454545                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9992.454545                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 10342.472727                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 10342.472727                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 50643.537225                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 50643.537225                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 50643.537225                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 50643.537225                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             469                       # number of replacements
system.cpu10.icache.tags.tagsinuse          81.583288                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             29561                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             936                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           31.582265                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    81.583288                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.159342                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.159342                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           62194                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          62194                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        29561                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         29561                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        29561                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          29561                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        29561                       # number of overall hits
system.cpu10.icache.overall_hits::total         29561                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1068                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1068                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1068                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1068                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1068                       # number of overall misses
system.cpu10.icache.overall_misses::total         1068                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     37656195                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     37656195                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     37656195                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     37656195                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     37656195                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     37656195                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        30629                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        30629                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        30629                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        30629                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        30629                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        30629                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.034869                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.034869                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.034869                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.034869                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.034869                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.034869                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 35258.609551                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 35258.609551                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 35258.609551                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 35258.609551                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 35258.609551                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 35258.609551                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          469                       # number of writebacks
system.cpu10.icache.writebacks::total             469                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          132                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          132                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          132                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          936                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          936                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          936                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          936                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          936                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          936                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     28199607                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     28199607                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     28199607                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     28199607                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     28199607                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     28199607                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.030559                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.030559                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.030559                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.030559                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.030559                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.030559                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 30127.785256                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 30127.785256                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 30127.785256                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 30127.785256                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 30127.785256                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 30127.785256                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 36684                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           28215                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1460                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              25843                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 18822                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           72.832102                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3741                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           116                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      29105                       # DTB read hits
system.cpu11.dtb.read_misses                      423                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  29528                       # DTB read accesses
system.cpu11.dtb.write_hits                      9591                       # DTB write hits
system.cpu11.dtb.write_misses                      32                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9623                       # DTB write accesses
system.cpu11.dtb.data_hits                      38696                       # DTB hits
system.cpu11.dtb.data_misses                      455                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  39151                       # DTB accesses
system.cpu11.itb.fetch_hits                     32979                       # ITB hits
system.cpu11.itb.fetch_misses                      66                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 33045                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          85313                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       210176                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     36684                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            22577                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       65467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3187                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1858                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   32979                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 535                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            78462                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.678698                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.980566                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  36385     46.37%     46.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2151      2.74%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3504      4.47%     53.58% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   6356      8.10%     61.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10131     12.91%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1267      1.61%     76.21% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5972      7.61%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2310      2.94%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10386     13.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              78462                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.429993                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.463587                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  11715                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               30588                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   32447                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2613                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1089                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3973                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 529                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               191365                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2242                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1089                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13446                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8810                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        18346                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   33229                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3532                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               186172                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 326                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  730                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1403                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  376                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            123499                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              224543                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         211767                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12768                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               98409                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  25090                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              642                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          615                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    9655                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              30454                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11498                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3256                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2811                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   159410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1100                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  153301                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             398                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         28317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        14028                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          260                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        78462                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.953825                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.311500                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             36935     47.07%     47.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5623      7.17%     54.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              8469     10.79%     65.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              7422      9.46%     74.49% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5252      6.69%     81.19% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4583      5.84%     87.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              7771      9.90%     96.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1331      1.70%     98.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1076      1.37%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         78462                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1221     27.37%     27.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     27.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     27.37% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  88      1.97%     29.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                341      7.64%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     36.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1786     40.04%     77.02% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1025     22.98%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              107923     70.40%     70.40% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                187      0.12%     70.52% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.52% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2928      1.91%     72.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1925      1.26%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.69% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              30358     19.80%     93.49% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9976      6.51%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               153301                       # Type of FU issued
system.cpu11.iq.rate                         1.796924                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4461                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.029100                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           366306                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          175367                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       139132                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23617                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13502                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10399                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               145595                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12163                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1006                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4980                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3358                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1089                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4223                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1117                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            180040                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             338                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               30454                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11498                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              575                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1076                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          341                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          790                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1131                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              151474                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               29528                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1827                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       19530                       # number of nop insts executed
system.cpu11.iew.exec_refs                      39151                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  30389                       # Number of branches executed
system.cpu11.iew.exec_stores                     9623                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.775509                       # Inst execution rate
system.cpu11.iew.wb_sent                       150419                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      149531                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   84478                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  104018                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.752734                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812148                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         29866                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           840                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             956                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        74077                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.010165                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.825809                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        39476     53.29%     53.29% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8707     11.75%     65.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4079      5.51%     70.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2117      2.86%     73.41% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2895      3.91%     77.32% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         4676      6.31%     83.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          845      1.14%     84.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         4595      6.20%     90.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6687      9.03%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        74077                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             148907                       # Number of instructions committed
system.cpu11.commit.committedOps               148907                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        33614                       # Number of memory references committed
system.cpu11.commit.loads                       25474                       # Number of loads committed
system.cpu11.commit.membars                       398                       # Number of memory barriers committed
system.cpu11.commit.branches                    27148                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  126866                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2502                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        16718     11.23%     11.23% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          93249     62.62%     73.85% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.08%     73.93% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.93% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.93%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.29%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         25872     17.37%     94.52% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         8155      5.48%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          148907                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6687                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     244915                       # The number of ROB reads
system.cpu11.rob.rob_writes                    361916                       # The number of ROB writes
system.cpu11.timesIdled                           135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     920568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    132193                       # Number of Instructions Simulated
system.cpu11.committedOps                      132193                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.645367                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.645367                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.549506                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.549506                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 193013                       # number of integer regfile reads
system.cpu11.int_regfile_writes                104749                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8149                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   971                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  372                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             642                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          21.186639                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             32240                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             757                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           42.589168                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    21.186639                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.165521                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.165521                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          143453                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         143453                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        25112                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         25112                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         7137                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         7137                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          163                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          104                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        32249                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          32249                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        32249                       # number of overall hits
system.cpu11.dcache.overall_hits::total         32249                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2105                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2105                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          834                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          834                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           52                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           62                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2939                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2939                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2939                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2939                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    118018566                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    118018566                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     85192437                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     85192437                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       943920                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       943920                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       768798                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       768798                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       253368                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       253368                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    203211003                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    203211003                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    203211003                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    203211003                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        27217                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        27217                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7971                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7971                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        35188                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        35188                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        35188                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        35188                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.077341                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.077341                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.104629                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.104629                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.241860                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.241860                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.373494                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.373494                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.083523                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.083523                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.083523                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.083523                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 56065.827078                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 56065.827078                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 102149.205036                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 102149.205036                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 18152.307692                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 18152.307692                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12399.967742                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12399.967742                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 69142.906771                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 69142.906771                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 69142.906771                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 69142.906771                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2349                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    23.257426                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          263                       # number of writebacks
system.cpu11.dcache.writebacks::total             263                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1145                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1145                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          512                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          512                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            8                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1657                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1657                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1657                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1657                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          960                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          960                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          322                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           44                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           62                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1282                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1282                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1282                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1282                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     35964594                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     35964594                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     24027717                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     24027717                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       465750                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       465750                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       695520                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       695520                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       249642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       249642                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     59992311                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     59992311                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     59992311                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     59992311                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.035272                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.035272                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.040396                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.040396                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.204651                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.204651                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.373494                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.373494                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.036433                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.036433                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.036433                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.036433                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 37463.118750                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 37463.118750                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 74620.239130                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 74620.239130                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 10585.227273                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10585.227273                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 11218.064516                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 11218.064516                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 46795.874415                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 46795.874415                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 46795.874415                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 46795.874415                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             495                       # number of replacements
system.cpu11.icache.tags.tagsinuse          78.422172                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             31847                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             983                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           32.397762                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    78.422172                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.153168                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.153168                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           66939                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          66939                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        31847                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         31847                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        31847                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          31847                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        31847                       # number of overall hits
system.cpu11.icache.overall_hits::total         31847                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1131                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1131                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1131                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1131                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1131                       # number of overall misses
system.cpu11.icache.overall_misses::total         1131                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     35292671                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     35292671                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     35292671                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     35292671                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     35292671                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     35292671                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        32978                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        32978                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        32978                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        32978                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        32978                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        32978                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.034296                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.034296                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.034296                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.034296                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.034296                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.034296                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 31204.837312                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 31204.837312                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 31204.837312                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 31204.837312                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 31204.837312                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 31204.837312                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          495                       # number of writebacks
system.cpu11.icache.writebacks::total             495                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          148                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          148                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          148                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          983                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          983                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          983                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          983                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     27900287                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     27900287                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     27900287                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     27900287                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     27900287                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     27900287                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.029808                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.029808                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.029808                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.029808                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.029808                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.029808                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 28382.794507                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 28382.794507                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 28382.794507                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 28382.794507                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 28382.794507                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 28382.794507                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 21353                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           17983                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             888                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              16320                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 10645                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           65.226716                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  1442                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            82                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             81                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      19199                       # DTB read hits
system.cpu12.dtb.read_misses                      328                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  19527                       # DTB read accesses
system.cpu12.dtb.write_hits                      6535                       # DTB write hits
system.cpu12.dtb.write_misses                      31                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  6566                       # DTB write accesses
system.cpu12.dtb.data_hits                      25734                       # DTB hits
system.cpu12.dtb.data_misses                      359                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  26093                       # DTB accesses
system.cpu12.itb.fetch_hits                     19131                       # ITB hits
system.cpu12.itb.fetch_misses                      66                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 19197                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          66440                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             6750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       131591                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     21353                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            12088                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       47533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1969                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2074                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   19131                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 403                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            57387                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.293045                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.986146                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  32166     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    882      1.54%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   1671      2.91%     60.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   4385      7.64%     68.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   5598      9.75%     77.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    542      0.94%     78.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3334      5.81%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1366      2.38%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   7443     12.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              57387                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.321388                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.980599                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8982                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               27117                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   18675                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1950                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  653                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1485                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 341                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               120938                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1386                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  653                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  10127                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7318                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        16586                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   19409                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3284                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               118308                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 306                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 1079                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1403                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  227                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             79949                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              148263                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         135507                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12748                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               66041                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  13908                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              462                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          435                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7621                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              19601                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              7470                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2269                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2517                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   103064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               801                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  100497                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             291                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         15082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         7562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        57387                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.751215                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.307682                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             30932     53.90%     53.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              3637      6.34%     60.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              4396      7.66%     67.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              5277      9.20%     77.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3330      5.80%     82.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              2300      4.01%     86.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              5843     10.18%     97.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1017      1.77%     98.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               655      1.14%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         57387                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1012     25.91%     25.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     25.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     25.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  83      2.12%     28.03% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     28.03% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     28.03% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                369      9.45%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     37.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1655     42.37%     79.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 787     20.15%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               68642     68.30%     68.31% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                188      0.19%     68.49% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     68.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2921      2.91%     71.40% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     71.40% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     71.40% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1929      1.92%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              20100     20.00%     93.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              6713      6.68%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               100497                       # Type of FU issued
system.cpu12.iq.rate                         1.512598                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3906                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.038867                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           238988                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          105542                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        87570                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23590                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13428                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                92255                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12144                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2417                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1542                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  653                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2536                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1145                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            114724                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             205                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               19601                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               7470                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              425                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1117                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          518                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                661                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               99477                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               19527                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1020                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       10859                       # number of nop insts executed
system.cpu12.iew.exec_refs                      26093                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  18256                       # Number of branches executed
system.cpu12.iew.exec_stores                     6566                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.497246                       # Inst execution rate
system.cpu12.iew.wb_sent                        98558                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       97956                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   55135                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   67942                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.474353                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.811501                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         15561                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           723                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             557                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        55009                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.794706                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.708814                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        31706     57.64%     57.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         6189     11.25%     68.89% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         2209      4.02%     72.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1485      2.70%     75.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         2333      4.24%     79.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         3366      6.12%     85.96% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          403      0.73%     86.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         3461      6.29%     92.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         3857      7.01%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        55009                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              98725                       # Number of instructions committed
system.cpu12.commit.committedOps                98725                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        23112                       # Number of memory references committed
system.cpu12.commit.loads                       17184                       # Number of loads committed
system.cpu12.commit.membars                       340                       # Number of memory barriers committed
system.cpu12.commit.branches                    16605                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   83493                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                922                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         9946     10.07%     10.07% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          60412     61.19%     71.27% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.12%     71.38% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     71.38% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.92%     74.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.94%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.24% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         17524     17.75%     93.99% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         5930      6.01%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           98725                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                3857                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     164450                       # The number of ROB reads
system.cpu12.rob.rob_writes                    230930                       # The number of ROB writes
system.cpu12.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          9053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     939139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     88783                       # Number of Instructions Simulated
system.cpu12.committedOps                       88783                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.748341                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.748341                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.336288                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.336288                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 126894                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 66019                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8146                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   315                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   94                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             364                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          19.702076                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             22104                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             477                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           46.339623                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    19.702076                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.153922                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.153922                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           97522                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          97522                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        16777                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         16777                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         5025                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5025                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           39                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           39                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           27                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        21802                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          21802                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        21802                       # number of overall hits
system.cpu12.dcache.overall_hits::total         21802                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1465                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1465                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          859                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          859                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           14                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           17                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2324                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2324                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2324                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2324                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    131639580                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    131639580                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     90739203                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     90739203                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       290628                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       290628                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       165186                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       165186                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    222378783                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    222378783                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    222378783                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    222378783                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        18242                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        18242                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         5884                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5884                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        24126                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        24126                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        24126                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        24126                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.080309                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.080309                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.145989                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.145989                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.264151                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.264151                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.386364                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.386364                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.096328                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.096328                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.096328                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.096328                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 89856.368601                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 89856.368601                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 105633.530850                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 105633.530850                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 20759.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 20759.142857                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  9716.823529                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9716.823529                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 95687.944492                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 95687.944492                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 95687.944492                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 95687.944492                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2194                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.618557                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu12.dcache.writebacks::total             202                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          965                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          965                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          541                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          541                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            4                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1506                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1506                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1506                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1506                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          500                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          318                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           16                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          818                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          818                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     33596100                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     33596100                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     25760306                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     25760306                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        70794                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        70794                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       145314                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       145314                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     59356406                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     59356406                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     59356406                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     59356406                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.027409                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.027409                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.054045                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.054045                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.188679                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.188679                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.033905                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.033905                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.033905                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.033905                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 67192.200000                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 67192.200000                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 81007.251572                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 81007.251572                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7079.400000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7079.400000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9082.125000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9082.125000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 72562.843521                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 72562.843521                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 72562.843521                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 72562.843521                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             217                       # number of replacements
system.cpu12.icache.tags.tagsinuse          71.868460                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             18333                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             679                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                  27                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    71.868460                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.140368                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.140368                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           38941                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          38941                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        18333                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         18333                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        18333                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          18333                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        18333                       # number of overall hits
system.cpu12.icache.overall_hits::total         18333                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          798                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          798                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          798                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          798                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          798                       # number of overall misses
system.cpu12.icache.overall_misses::total          798                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     35713710                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     35713710                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     35713710                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     35713710                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     35713710                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     35713710                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        19131                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        19131                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        19131                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        19131                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        19131                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        19131                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.041712                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.041712                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.041712                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.041712                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.041712                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.041712                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 44754.022556                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 44754.022556                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 44754.022556                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 44754.022556                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 44754.022556                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 44754.022556                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          217                       # number of writebacks
system.cpu12.icache.writebacks::total             217                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          119                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          119                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          119                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          679                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          679                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          679                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          679                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          679                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          679                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     26303076                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     26303076                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     26303076                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     26303076                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     26303076                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     26303076                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.035492                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.035492                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.035492                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.035492                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.035492                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.035492                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 38737.961708                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 38737.961708                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 38737.961708                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 38737.961708                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 38737.961708                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 38737.961708                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 26444                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           19876                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1323                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              19994                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 12677                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           63.404021                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2839                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           116                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      21956                       # DTB read hits
system.cpu13.dtb.read_misses                      427                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  22383                       # DTB read accesses
system.cpu13.dtb.write_hits                      7620                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  7655                       # DTB write accesses
system.cpu13.dtb.data_hits                      29576                       # DTB hits
system.cpu13.dtb.data_misses                      462                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  30038                       # DTB accesses
system.cpu13.itb.fetch_hits                     23975                       # ITB hits
system.cpu13.itb.fetch_misses                      78                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 24053                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          75294                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10167                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       156795                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     26444                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            15522                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       48303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2921                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1994                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   23975                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 542                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            62087                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.525408                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.023908                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  31448     50.65%     50.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   1572      2.53%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2542      4.09%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   4391      7.07%     64.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   6895     11.11%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1101      1.77%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   4048      6.52%     83.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1127      1.82%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   8963     14.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              62087                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.351210                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.082437                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  12282                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               23121                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   23639                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2057                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  978                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               3023                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 497                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               141563                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2103                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  978                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  13647                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8179                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12037                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   24231                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3005                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               137382                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 296                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  427                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1316                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  366                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             92280                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              166985                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         154061                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12915                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               70312                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  21968                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              399                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          371                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    6782                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              22978                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              9111                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2026                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1409                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   117828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               654                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  112881                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             365                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         24349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        11667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        62087                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.818110                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.322683                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             31657     50.99%     50.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              4477      7.21%     58.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              6083      9.80%     68.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              5413      8.72%     76.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3617      5.83%     82.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              3051      4.91%     87.45% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              5273      8.49%     95.95% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1490      2.40%     98.35% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1026      1.65%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         62087                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1134     33.95%     33.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     33.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     33.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  78      2.34%     36.29% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     36.29% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     36.29% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                316      9.46%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     45.75% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1158     34.67%     80.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 654     19.58%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               76816     68.05%     68.05% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.17%     68.22% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     68.22% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2940      2.60%     70.83% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     70.83% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     70.83% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1935      1.71%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.54% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              23028     20.40%     92.94% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              7970      7.06%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               112881                       # Type of FU issued
system.cpu13.iq.rate                         1.499203                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3340                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.029589                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           267684                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          129229                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        98810                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23870                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13642                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10427                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               103942                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12275                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            885                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4434                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         2663                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  978                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3370                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1170                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            131774                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             347                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               22978                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               9111                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              342                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1147                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          278                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          710                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                988                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              111218                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               22387                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1663                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       13292                       # number of nop insts executed
system.cpu13.iew.exec_refs                      30042                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  21314                       # Number of branches executed
system.cpu13.iew.exec_stores                     7655                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.477116                       # Inst execution rate
system.cpu13.iew.wb_sent                       110089                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      109237                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   62163                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   78006                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.450806                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.796900                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         25228                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             841                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        58307                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.801928                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.790933                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        34384     58.97%     58.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         5839     10.01%     68.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3056      5.24%     74.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1549      2.66%     76.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1702      2.92%     79.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2978      5.11%     84.91% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          503      0.86%     85.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2617      4.49%     90.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         5679      9.74%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        58307                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             105065                       # Number of instructions committed
system.cpu13.commit.committedOps               105065                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        24992                       # Number of memory references committed
system.cpu13.commit.loads                       18544                       # Number of loads committed
system.cpu13.commit.membars                       232                       # Number of memory barriers committed
system.cpu13.commit.branches                    18422                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   89111                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1783                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        10936     10.41%     10.41% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          63981     60.90%     71.31% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.11%     71.41% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     71.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.74%     74.15% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.83%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         18776     17.87%     93.85% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6459      6.15%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          105065                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                5679                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     181595                       # The number of ROB reads
system.cpu13.rob.rob_writes                    264349                       # The number of ROB writes
system.cpu13.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         13207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     931072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     94133                       # Number of Instructions Simulated
system.cpu13.committedOps                       94133                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.799868                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.799868                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.250206                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.250206                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 138070                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 74506                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8180                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   722                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  281                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             578                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          18.490441                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             23773                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             696                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           34.156609                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    18.490441                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.144457                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.144457                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          108142                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         108142                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        18261                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         18261                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         5454                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5454                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          109                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           82                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        23715                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          23715                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        23715                       # number of overall hits
system.cpu13.dcache.overall_hits::total         23715                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1920                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1920                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          865                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          865                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           43                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           46                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2785                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2785                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2785                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2785                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    113878980                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    113878980                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     84736614                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     84736614                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       683100                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       683100                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       614790                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       614790                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        14904                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        14904                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    198615594                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    198615594                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    198615594                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    198615594                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        20181                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        20181                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         6319                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         6319                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        26500                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        26500                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        26500                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        26500                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.095139                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.095139                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.136889                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.136889                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.282895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.282895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.359375                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.359375                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.105094                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.105094                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.105094                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.105094                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 59311.968750                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 59311.968750                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 97961.403468                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 97961.403468                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 15886.046512                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 15886.046512                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        13365                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        13365                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 71316.191741                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 71316.191741                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 71316.191741                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 71316.191741                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2547                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          273                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    22.741071                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          273                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          203                       # number of writebacks
system.cpu13.dcache.writebacks::total             203                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1082                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1082                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          548                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          548                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            8                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1630                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1630                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1630                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1630                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          838                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          838                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          317                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          317                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           35                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           46                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1155                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1155                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1155                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1155                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     35030610                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     35030610                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     22293881                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     22293881                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       387504                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       387504                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       558900                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       558900                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        13662                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        13662                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     57324491                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     57324491                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     57324491                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     57324491                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.041524                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.041524                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.050166                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.050166                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.230263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.230263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.359375                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.359375                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.043585                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.043585                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.043585                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.043585                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 41802.637232                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 41802.637232                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 70327.700315                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 70327.700315                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 11071.542857                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11071.542857                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data        12150                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total        12150                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 49631.593939                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 49631.593939                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 49631.593939                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 49631.593939                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             498                       # number of replacements
system.cpu13.icache.tags.tagsinuse          69.887561                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             22814                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             987                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           23.114488                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    69.887561                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.136499                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.136499                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           48927                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          48927                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        22814                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         22814                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        22814                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          22814                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        22814                       # number of overall hits
system.cpu13.icache.overall_hits::total         22814                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1156                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1156                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1156                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1156                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1156                       # number of overall misses
system.cpu13.icache.overall_misses::total         1156                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     55254094                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     55254094                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     55254094                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     55254094                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     55254094                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     55254094                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        23970                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        23970                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        23970                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        23970                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        23970                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        23970                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.048227                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.048227                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.048227                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.048227                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.048227                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.048227                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 47797.659170                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 47797.659170                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 47797.659170                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 47797.659170                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 47797.659170                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 47797.659170                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          498                       # number of writebacks
system.cpu13.icache.writebacks::total             498                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          169                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          169                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          169                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          987                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          987                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          987                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          987                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          987                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          987                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     40551298                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     40551298                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     40551298                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     40551298                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     40551298                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     40551298                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.041176                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.041176                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.041176                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.041176                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.041176                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.041176                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 41085.408308                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 41085.408308                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 41085.408308                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 41085.408308                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 41085.408308                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 41085.408308                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6933                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5487                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             616                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5602                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1854                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           33.095323                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   548                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6099                       # DTB read hits
system.cpu14.dtb.read_misses                      280                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6379                       # DTB read accesses
system.cpu14.dtb.write_hits                      3180                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3205                       # DTB write accesses
system.cpu14.dtb.data_hits                       9279                       # DTB hits
system.cpu14.dtb.data_misses                      305                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9584                       # DTB accesses
system.cpu14.itb.fetch_hits                      5969                       # ITB hits
system.cpu14.itb.fetch_misses                      70                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6039                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          84938                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             4723                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53526                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6933                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2402                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       18113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1385                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        50651                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2294                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5969                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 263                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            76505                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.699641                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.103944                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  67592     88.35%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    603      0.79%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    529      0.69%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    744      0.97%     90.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1125      1.47%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    304      0.40%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    469      0.61%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    313      0.41%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4826      6.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              76505                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.081624                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.630177                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6788                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               11665                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5790                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1136                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  475                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                587                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                46122                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 950                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  475                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7433                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6026                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         3693                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6216                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2011                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44327                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 307                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  664                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  822                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  165                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32886                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63512                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50902                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12606                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22049                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10837                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               92                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4095                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6065                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3893                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             261                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            307                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    40176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                92                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38148                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             265                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        76505                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.498634                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.543261                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             67102     87.71%     87.71% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1679      2.19%     89.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1342      1.75%     91.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1002      1.31%     92.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1314      1.72%     94.69% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               899      1.18%     95.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1798      2.35%     98.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               712      0.93%     99.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               657      0.86%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         76505                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   965     49.13%     49.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  77      3.92%     53.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     53.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     53.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                380     19.35%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.40% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  426     21.69%     94.09% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 116      5.91%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23204     60.83%     60.84% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                187      0.49%     61.33% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.33% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2914      7.64%     68.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      5.05%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.02% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6599     17.30%     91.32% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3312      8.68%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38148                       # Type of FU issued
system.cpu14.iq.rate                         0.449128                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1964                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.051484                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           131129                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38702                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25458                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23901                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13216                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27792                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12316                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            203                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1661                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1107                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  475                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1753                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1119                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41586                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             150                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6065                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3893                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               73                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1092                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          105                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                474                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37330                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6379                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             818                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1318                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9584                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4827                       # Number of branches executed
system.cpu14.iew.exec_stores                     3205                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.439497                       # Inst execution rate
system.cpu14.iew.wb_sent                        36325                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35830                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21246                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   30156                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.421837                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.704536                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11732                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             399                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        24085                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.222919                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.517536                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        17914     74.38%     74.38% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          877      3.64%     78.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1129      4.69%     82.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          617      2.56%     85.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          616      2.56%     87.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          264      1.10%     88.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          205      0.85%     89.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          250      1.04%     90.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2213      9.19%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        24085                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29454                       # Number of instructions committed
system.cpu14.commit.committedOps                29454                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7190                       # Number of memory references committed
system.cpu14.commit.loads                        4404                       # Number of loads committed
system.cpu14.commit.membars                        16                       # Number of memory barriers committed
system.cpu14.commit.branches                     3488                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   23992                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.79%      2.79% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16516     56.07%     58.86% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.77%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.52%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4420     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2786      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29454                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2213                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      62265                       # The number of ROB reads
system.cpu14.rob.rob_writes                     84128                       # The number of ROB writes
system.cpu14.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     970507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28637                       # Number of Instructions Simulated
system.cpu14.committedOps                       28637                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.966023                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.966023                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.337152                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.337152                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43727                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19839                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11110                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    86                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             298                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          16.565545                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6045                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           14.889163                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    16.565545                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.129418                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.129418                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          108                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           31802                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          31802                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3773                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3773                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2286                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2286                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           20                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6059                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6059                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6059                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6059                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1260                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1260                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          480                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            9                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1740                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1740                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1740                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1740                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    134162082                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    134162082                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     69325885                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     69325885                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       178848                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       178848                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       286902                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       286902                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    203487967                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    203487967                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    203487967                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    203487967                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5033                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5033                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2766                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2766                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7799                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7799                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7799                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7799                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.250348                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.250348                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.173536                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.173536                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.450000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.450000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.223106                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.223106                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.223106                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.223106                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 106477.842857                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 106477.842857                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 144428.927083                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 144428.927083                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        59616                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        59616                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        31878                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        31878                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 116947.107471                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 116947.107471                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 116947.107471                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 116947.107471                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4399                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    36.966387                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          207                       # number of writebacks
system.cpu14.dcache.writebacks::total             207                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          915                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          915                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          372                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          372                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1287                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1287                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1287                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1287                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          345                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          108                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          453                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          453                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     35082774                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     35082774                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     16626641                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     16626641                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        11178                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        11178                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       275724                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       275724                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     51709415                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     51709415                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     51709415                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     51709415                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.068548                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.068548                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.039046                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.039046                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.450000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.450000                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.058084                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.058084                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.058084                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.058084                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 101689.200000                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 101689.200000                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 153950.379630                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 153950.379630                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         5589                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5589                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        30636                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        30636                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 114148.818985                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 114148.818985                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 114148.818985                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 114148.818985                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              54                       # number of replacements
system.cpu14.icache.tags.tagsinuse          51.906911                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5449                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.555300                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    51.906911                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.101381                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.101381                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12372                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12372                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5449                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5449                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5449                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5449                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5449                       # number of overall hits
system.cpu14.icache.overall_hits::total          5449                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          520                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          520                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          520                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          520                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          520                       # number of overall misses
system.cpu14.icache.overall_misses::total          520                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     29069010                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     29069010                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     29069010                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     29069010                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     29069010                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     29069010                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5969                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5969                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5969                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5969                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5969                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5969                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.087117                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.087117                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.087117                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.087117                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.087117                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.087117                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 55901.942308                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 55901.942308                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 55901.942308                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 55901.942308                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 55901.942308                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 55901.942308                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.icache.writebacks::total              54                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           86                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           86                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           86                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          434                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          434                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     20233422                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     20233422                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     20233422                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     20233422                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     20233422                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     20233422                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072709                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072709                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072709                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072709                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072709                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072709                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 46620.788018                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 46620.788018                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 46620.788018                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 46620.788018                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 46620.788018                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 46620.788018                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  7158                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5651                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             648                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5792                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1877                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           32.406768                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   564                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6130                       # DTB read hits
system.cpu15.dtb.read_misses                      321                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6451                       # DTB read accesses
system.cpu15.dtb.write_hits                      3210                       # DTB write hits
system.cpu15.dtb.write_misses                      26                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3236                       # DTB write accesses
system.cpu15.dtb.data_hits                       9340                       # DTB hits
system.cpu15.dtb.data_misses                      347                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                   9687                       # DTB accesses
system.cpu15.itb.fetch_hits                      6177                       # ITB hits
system.cpu15.itb.fetch_misses                      74                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  6251                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          85163                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        55025                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      7158                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2441                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       18423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1457                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        50650                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2145                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    6177                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 270                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            76894                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.715595                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.126797                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  67765     88.13%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    612      0.80%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    515      0.67%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    749      0.97%     90.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1170      1.52%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    313      0.41%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    490      0.64%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    289      0.38%     93.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   4991      6.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              76894                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.084051                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.646114                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6654                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               11993                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5955                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1150                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  492                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                609                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 245                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                46999                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1040                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  492                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7330                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6591                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3886                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6375                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1570                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                45056                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  440                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  497                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  105                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             33443                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               64498                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          51710                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12782                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               22238                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11205                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              104                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4188                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6147                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3906                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             252                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            343                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    40778                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   38643                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             256                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         11988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         5945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        76894                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.502549                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.547277                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             67361     87.60%     87.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1702      2.21%     89.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1349      1.75%     91.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1017      1.32%     92.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1366      1.78%     94.67% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               904      1.18%     95.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1800      2.34%     98.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               752      0.98%     99.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               643      0.84%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         76894                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   952     48.57%     48.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     48.67% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     48.67% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  87      4.44%     53.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     53.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     53.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                358     18.27%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     71.38% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  445     22.70%     94.08% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 116      5.92%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               23564     60.98%     60.99% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                196      0.51%     61.50% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.50% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2931      7.58%     69.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     69.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     69.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1930      4.99%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.08% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               6679     17.28%     91.36% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3339      8.64%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                38643                       # Type of FU issued
system.cpu15.iq.rate                         0.453753                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1960                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.050721                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           132380                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           39444                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        25910                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             24016                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13440                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                28226                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12373                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1700                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1091                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  492                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1810                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1553                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             42246                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             161                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6147                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               3906                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1530                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          390                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                492                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               37823                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6451                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             820                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        1369                       # number of nop insts executed
system.cpu15.iew.exec_refs                       9687                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4902                       # Number of branches executed
system.cpu15.iew.exec_stores                     3236                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.444125                       # Inst execution rate
system.cpu15.iew.wb_sent                        36839                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       36303                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   21406                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   30397                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.426277                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.704214                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         12165                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             412                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        24396                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.217946                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.516925                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        18187     74.55%     74.55% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          880      3.61%     78.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1138      4.66%     82.82% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          618      2.53%     85.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          609      2.50%     87.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          261      1.07%     88.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          202      0.83%     89.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          258      1.06%     90.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2243      9.19%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        24396                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              29713                       # Number of instructions committed
system.cpu15.commit.committedOps                29713                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7262                       # Number of memory references committed
system.cpu15.commit.loads                        4447                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                     3528                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   24240                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                220                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          828      2.79%      2.79% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          16696     56.19%     58.98% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.38%     59.36% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      9.69%     69.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     69.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     69.04% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      6.46%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4463     15.02%     90.53% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2815      9.47%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           29713                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2243                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      63199                       # The number of ROB reads
system.cpu15.rob.rob_writes                     85591                       # The number of ROB writes
system.cpu15.timesIdled                           123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     970282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     28889                       # Number of Instructions Simulated
system.cpu15.committedOps                       28889                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.947939                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.947939                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.339220                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.339220                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  44388                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 20180                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8151                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                    84                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             312                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          15.615941                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6176                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             423                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           14.600473                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    15.615941                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.122000                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.122000                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           32178                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          32178                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3878                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3878                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2293                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2293                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           23                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           12                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6171                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6171                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6171                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6171                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1212                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          501                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            9                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1713                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1713                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1713                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1713                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     93342510                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     93342510                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     76253765                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     76253765                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       168912                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       168912                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       320436                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       320436                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    169596275                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    169596275                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    169596275                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    169596275                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5090                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5090                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2794                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2794                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         7884                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7884                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         7884                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7884                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.238114                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.238114                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.179313                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.179313                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.217275                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.217275                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.217275                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.217275                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 77015.272277                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 77015.272277                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 152203.123752                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 152203.123752                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        42228                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        42228                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data        35604                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total        35604                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 99005.414478                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 99005.414478                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 99005.414478                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 99005.414478                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2272                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    23.183673                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu15.dcache.writebacks::total             191                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          856                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          385                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          385                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1241                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1241                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1241                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1241                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          356                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            9                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          472                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          472                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     27685422                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     27685422                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     18186591                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     18186591                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       309258                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       309258                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     45872013                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     45872013                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     45872013                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     45872013                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.069941                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.069941                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.041518                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.041518                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.059868                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.059868                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.059868                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.059868                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 77768.039326                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 77768.039326                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 156780.956897                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 156780.956897                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data        34362                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total        34362                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 97186.468220                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 97186.468220                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 97186.468220                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 97186.468220                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              79                       # number of replacements
system.cpu15.icache.tags.tagsinuse          50.308512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              5632                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             473                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           11.906977                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    50.308512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.098259                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.098259                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12827                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12827                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         5632                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          5632                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         5632                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           5632                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         5632                       # number of overall hits
system.cpu15.icache.overall_hits::total          5632                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          545                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          545                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          545                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          545                       # number of overall misses
system.cpu15.icache.overall_misses::total          545                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     27398520                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     27398520                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     27398520                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     27398520                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     27398520                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     27398520                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         6177                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6177                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         6177                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6177                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         6177                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6177                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.088231                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.088231                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.088231                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.088231                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.088231                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.088231                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 50272.513761                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 50272.513761                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 50272.513761                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 50272.513761                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 50272.513761                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 50272.513761                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu15.icache.writebacks::total              79                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           72                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           72                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           72                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          473                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          473                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          473                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21615768                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21615768                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21615768                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21615768                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21615768                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21615768                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.076574                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.076574                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.076574                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.076574                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.076574                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.076574                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 45699.298097                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 45699.298097                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 45699.298097                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 45699.298097                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 45699.298097                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 45699.298097                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1520                       # number of replacements
system.l2.tags.tagsinuse                  4104.043221                       # Cycle average of tags in use
system.l2.tags.total_refs                       41608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.534438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2240.421182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1213.550367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      484.287528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.777385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.394663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        7.793350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.028649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        3.099658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.213456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.329305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.440674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.517206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.937791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.764770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.954268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.092546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.305181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        6.224476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        4.342750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        8.554365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        5.393912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.829181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.808486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.567052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.639662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        2.512007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.177137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        4.426910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.515890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        2.090691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.809301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.411845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.831576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.136744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.250491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1950                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.467285                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2014221                       # Number of tag accesses
system.l2.tags.data_accesses                  2014221                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11788                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6818                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6818                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  100                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1908                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          6363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           639                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          1175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17805                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8564                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                6363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5538                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 639                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 343                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 664                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 833                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 927                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 364                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 841                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 316                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1066                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 402                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 322                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                1175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 480                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 867                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 314                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 911                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 613                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 864                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 336                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 391                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 269                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 252                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28277                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               6363                       # number of overall hits
system.l2.overall_hits::cpu00.data               5538                       # number of overall hits
system.l2.overall_hits::cpu01.inst                639                       # number of overall hits
system.l2.overall_hits::cpu01.data                343                       # number of overall hits
system.l2.overall_hits::cpu02.inst                664                       # number of overall hits
system.l2.overall_hits::cpu02.data                294                       # number of overall hits
system.l2.overall_hits::cpu03.inst                833                       # number of overall hits
system.l2.overall_hits::cpu03.data                362                       # number of overall hits
system.l2.overall_hits::cpu04.inst                927                       # number of overall hits
system.l2.overall_hits::cpu04.data                364                       # number of overall hits
system.l2.overall_hits::cpu05.inst                420                       # number of overall hits
system.l2.overall_hits::cpu05.data                213                       # number of overall hits
system.l2.overall_hits::cpu06.inst                841                       # number of overall hits
system.l2.overall_hits::cpu06.data                316                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1066                       # number of overall hits
system.l2.overall_hits::cpu07.data                402                       # number of overall hits
system.l2.overall_hits::cpu08.inst                794                       # number of overall hits
system.l2.overall_hits::cpu08.data                322                       # number of overall hits
system.l2.overall_hits::cpu09.inst               1175                       # number of overall hits
system.l2.overall_hits::cpu09.data                480                       # number of overall hits
system.l2.overall_hits::cpu10.inst                867                       # number of overall hits
system.l2.overall_hits::cpu10.data                314                       # number of overall hits
system.l2.overall_hits::cpu11.inst                911                       # number of overall hits
system.l2.overall_hits::cpu11.data                385                       # number of overall hits
system.l2.overall_hits::cpu12.inst                613                       # number of overall hits
system.l2.overall_hits::cpu12.data                282                       # number of overall hits
system.l2.overall_hits::cpu13.inst                864                       # number of overall hits
system.l2.overall_hits::cpu13.data                336                       # number of overall hits
system.l2.overall_hits::cpu14.inst                391                       # number of overall hits
system.l2.overall_hits::cpu14.data                269                       # number of overall hits
system.l2.overall_hits::cpu15.inst                437                       # number of overall hits
system.l2.overall_hits::cpu15.data                252                       # number of overall hits
system.l2.overall_hits::total                   28277                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data           110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           113                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data           167                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1328                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5893                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3243                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data          111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1520                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1704                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5847                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               245                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst               131                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst               335                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               190                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                43                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10656                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1704                       # number of overall misses
system.l2.overall_misses::cpu00.data             5847                       # number of overall misses
system.l2.overall_misses::cpu01.inst              245                       # number of overall misses
system.l2.overall_misses::cpu01.data              106                       # number of overall misses
system.l2.overall_misses::cpu02.inst              113                       # number of overall misses
system.l2.overall_misses::cpu02.data               94                       # number of overall misses
system.l2.overall_misses::cpu03.inst               93                       # number of overall misses
system.l2.overall_misses::cpu03.data               95                       # number of overall misses
system.l2.overall_misses::cpu04.inst               61                       # number of overall misses
system.l2.overall_misses::cpu04.data               99                       # number of overall misses
system.l2.overall_misses::cpu05.inst               39                       # number of overall misses
system.l2.overall_misses::cpu05.data               86                       # number of overall misses
system.l2.overall_misses::cpu06.inst               57                       # number of overall misses
system.l2.overall_misses::cpu06.data              107                       # number of overall misses
system.l2.overall_misses::cpu07.inst               56                       # number of overall misses
system.l2.overall_misses::cpu07.data              108                       # number of overall misses
system.l2.overall_misses::cpu08.inst              131                       # number of overall misses
system.l2.overall_misses::cpu08.data               99                       # number of overall misses
system.l2.overall_misses::cpu09.inst              335                       # number of overall misses
system.l2.overall_misses::cpu09.data              190                       # number of overall misses
system.l2.overall_misses::cpu10.inst               69                       # number of overall misses
system.l2.overall_misses::cpu10.data              113                       # number of overall misses
system.l2.overall_misses::cpu11.inst               72                       # number of overall misses
system.l2.overall_misses::cpu11.data              103                       # number of overall misses
system.l2.overall_misses::cpu12.inst               66                       # number of overall misses
system.l2.overall_misses::cpu12.data              106                       # number of overall misses
system.l2.overall_misses::cpu13.inst              123                       # number of overall misses
system.l2.overall_misses::cpu13.data              101                       # number of overall misses
system.l2.overall_misses::cpu14.inst               43                       # number of overall misses
system.l2.overall_misses::cpu14.data               86                       # number of overall misses
system.l2.overall_misses::cpu15.inst               36                       # number of overall misses
system.l2.overall_misses::cpu15.data               73                       # number of overall misses
system.l2.overall_misses::total                 10656                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       247158                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        70794                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        38502                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        52164                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        18630                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        19872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        37260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        17388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        37260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        37260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        18630                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        17388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        17388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       629694                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        36018                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        18630                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        54648                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1114737228                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10894824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11001636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11223954                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11246310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9668970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11681010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     12157938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11109690                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     17009190                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11344428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11893392                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11934378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10386846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      8576010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9470250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1284336054                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    372238881                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     50920758                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     22090212                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     17649493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     10920906                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7043382                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      9704125                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      9596934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     25766789                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     70628814                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     12829860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     11965563                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     11939346                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     23830254                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      8105292                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6442254                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    671672863                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    165246858                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11237616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      9235512                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      8958546                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     10191852                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      9131184                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     11237616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     11146950                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      9503784                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data     24148206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data     12522291                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     10199304                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     10651392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     11190420                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10114848                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6598746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    331315125                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    372238881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1279984086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     50920758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     22132440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     22090212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     20237148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     17649493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     20182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     10920906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     21438162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7043382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     18800154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      9704125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     22918626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      9596934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     23304888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     25766789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20613474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     70628814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     41157396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     12829860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     23866719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     11965563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     22092696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     11939346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     22585770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     23830254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21577266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      8105292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     18690858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6442254                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     16068996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2287324042                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    372238881                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1279984086                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     50920758                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     22132440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     22090212                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     20237148                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     17649493                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     20182500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     10920906                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     21438162                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7043382                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     18800154                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      9704125                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     22918626                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      9596934                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     23304888                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     25766789                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20613474                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     70628814                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     41157396                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     12829860                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     23866719                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     11965563                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     22092696                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     11939346                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     22585770                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     23830254                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21577266                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      8105292                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     18690858                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6442254                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     16068996                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2287324042                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6818                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6818                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1428                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           99                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           81                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         8067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            8067                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11385                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             884                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             777                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             926                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             463                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1122                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             510                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             925                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             421                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1510                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             670                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             936                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             983                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             987                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             473                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38933                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           8067                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11385                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            884                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            777                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            926                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            463                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1122                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            510                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            925                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            421                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1510                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            670                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            936                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            983                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            987                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            473                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38933                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.971429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.921053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.965116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.957627                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.960784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.934066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.939024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.976608                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.936170                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.929972                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.821782                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.828697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.482143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.515152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.445378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.436975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.478261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.462185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.495413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.487654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.509259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.466667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.542857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.445455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.493827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.505882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.755416                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.211231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.277149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.145431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.100432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.061741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.084967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.063474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.049911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.141622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.221854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.073718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.073245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.097202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.124620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.099078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.076110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.154076                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.143757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.154303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.148789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.124260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.136628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.202899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.171053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.128788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.144231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.218504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.181818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.127717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.173145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.159021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.167883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150734                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.211231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.513570                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.277149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.236080                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.145431                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.242268                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.100432                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.207877                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.061741                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.213823                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.084967                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.287625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.063474                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.252955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.049911                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.211765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.141622                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.235154                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.221854                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.283582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.073718                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.264637                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.073245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.211066                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.097202                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.273196                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.124620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.231121                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.099078                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.242254                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.076110                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.224615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273701                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.211231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.513570                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.277149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.236080                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.145431                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.242268                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.100432                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.207877                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.061741                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.213823                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.084967                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.287625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.063474                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.252955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.049911                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.211765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.141622                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.235154                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.221854                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.283582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.073718                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.264637                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.073245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.211066                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.097202                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.273196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.124620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.231121                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.099078                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.242254                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.076110                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.224615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273701                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  2246.890909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   347.029412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   550.028571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   314.240964                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   164.867257                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   584.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   380.204082                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   915.157895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   392.210526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   438.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   241.948052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   104.119760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   197.590909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   474.167169                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data  2251.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         1863                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   658.409639                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218833.378092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       201756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215718.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 211772.716981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216275.192308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 219749.318182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       212382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 213297.157895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       205735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 215306.202532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 206262.327273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       212382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 209375.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 211976.448980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 214400.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 220238.372093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 217942.652978                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218450.047535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 207839.828571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 195488.601770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 189779.494624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 179031.245902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 180599.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 170247.807018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 171373.821429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 196693.045802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 210832.280597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst       185940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 166188.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 180899.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 193741.902439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 188495.162791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 178951.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 207114.666358                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 219451.338645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data       216108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 214779.348837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 213298.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216847.914894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217409.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data       216108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218567.647059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 211195.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 217551.405405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 215901.568966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217006.468085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 217375.346939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 215200.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data       219888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 219958.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217970.476974                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218450.047535                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218912.961519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 207839.828571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 208796.603774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 195488.601770                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215288.808511                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 189779.494624                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 212447.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 179031.245902                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 216547.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 180599.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 218606.441860                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 170247.807018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214192.766355                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 171373.821429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       215786                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 196693.045802                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 208216.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 210832.280597                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216617.873684                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       185940                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 211209.902655                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 166188.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 214492.194175                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 180899.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 213073.301887                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 193741.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 213636.297030                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 188495.162791                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217335.558140                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 178951.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 220123.232877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214651.280218                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218450.047535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218912.961519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 207839.828571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 208796.603774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 195488.601770                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215288.808511                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 189779.494624                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 212447.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 179031.245902                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 216547.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 180599.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 218606.441860                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 170247.807018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214192.766355                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 171373.821429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       215786                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 196693.045802                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 208216.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 210832.280597                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216617.873684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       185940                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 211209.902655                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 166188.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 214492.194175                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 180899.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 213073.301887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 193741.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 213636.297030                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 188495.162791                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217335.558140                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 178951.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 220123.232877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214651.280218                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 62                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5840                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                      49                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   119.183673                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1130                       # number of writebacks
system.l2.writebacks::total                      1130                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           824                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           56                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 880                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                880                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data          110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          204                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data          167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1328                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           83                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5893                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           57                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2419                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1464                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9776                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data      1557290                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      2915668                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       990712                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2357032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      1611906                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       484428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      1404840                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       268698                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      1363764                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      1217170                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      1095942                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data      2370254                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      1245008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        26168                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18908880                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data       224348                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        14186                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        29984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       128310                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       112624                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        14006                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        56680                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       144448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        14374                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        70830                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        83358                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       143396                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        14582                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       110440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        14086                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1175652                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1093046763                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10660397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10783734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11001830                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11024662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      9481316                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11448747                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11914804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10880323                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     16671264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11107552                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11655398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11689244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10176109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8406110                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9286708                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1259234961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    359729237                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39073022                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     11806106                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      5797229                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       857708                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1929302                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1503154                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      2365944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     12286403                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     60520800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      1723886                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1159251                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4529559                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      9039019                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      4329190                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3022736                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    519672546                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    161813124                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     10117986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      8168074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      8170138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9247200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8497083                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     10316302                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     10322398                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      8613267                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data     23218609                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data     11410726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      9243617                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9902712                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data     10094681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9540798                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6471284                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    315147999                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    359729237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1254859887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39073022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     20778383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     11806106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     18951808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      5797229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     19171968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       857708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     20271862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1929302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     17978399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1503154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     21765049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      2365944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     22237202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     12286403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     19493590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     60520800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     39889873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      1723886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     22518278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1159251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20899015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4529559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21591956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      9039019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20270790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      4329190                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     17946908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3022736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     15757992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2094055506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    359729237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1254859887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39073022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     20778383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     11806106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     18951808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      5797229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     19171968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       857708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     20271862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1929302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     17978399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1503154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     21765049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      2365944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     22237202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     12286403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     19493590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     60520800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     39889873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      1723886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     22518278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1159251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20899015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4529559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21591956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      9039019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20270790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      4329190                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     17946908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3022736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     15757992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2094055506                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.971429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.921053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.965116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.957627                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.904762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.934066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.939024                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.976608                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.936170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.929972                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.821782                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.828697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.482143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.515152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.445378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.436975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.478261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.462185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.495413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.487654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.509259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.466667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.542857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.445455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.493827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.505882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.755416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.207636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.205882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.070785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.029158                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.004049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.019608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.007795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.009804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.061622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.186755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.008547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.005086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.030928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.042553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.046083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.029598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.114928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.143566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.139466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.131488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.112426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.188406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.157895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.121212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.128205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.212598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.166144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.116848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.162544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.143731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.160584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.125000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.145180                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.207636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.513483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.205882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.224944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.070785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.229381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.029158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.199125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.004049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.205184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.277592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.007795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.243499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.009804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.205882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.061622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.223278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.186755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.279104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.008547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.252927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.005086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.202869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.030928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.265464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.042553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.219680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.046083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.236620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.029598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.224615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.207636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.513483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.205882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.224944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.070785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.229381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.029158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.199125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.004049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.205184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.277592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.007795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.243499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.009804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.205882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.061622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.223278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.186755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.279104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.008547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.252927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.005086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.202869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.030928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.265464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.042553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.219680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.046083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.236620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.029598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.224615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251098                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 14157.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14292.490196                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14153.028571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14198.987952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 14264.654867                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14247.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14335.102041                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        14142                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14355.410526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14319.647059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14233.012987                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14193.137725                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14147.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13084                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14238.614458                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data 14021.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14186                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        14992                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 14256.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        14078                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        14006                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        14170                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 14444.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        14374                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        14166                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13893                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 14339.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        14582                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        13805                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        14086                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14164.481928                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214575.336278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 197414.759259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211445.764706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 207581.698113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 212012.730769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 215484.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 208159.036364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 209031.649123                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 201487.462963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211028.658228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 201955.490909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 208132.107143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 205074.456140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 207675.693878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 210152.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 215969.953488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213683.176820                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214763.723582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214686.934066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214656.472727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214712.185185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       214427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214366.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214736.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215085.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215550.929825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214612.765957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215485.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 231850.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215693.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215214.738095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 216459.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215909.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214829.494006                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 215177.026596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215276.297872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214949.315789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215003.631579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215051.162791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 217873.923077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214922.958333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215049.958333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215331.675000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214987.120370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215296.716981                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214967.837209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215276.347826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214780.446809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216836.318182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215709.466667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215265.026639                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214763.723582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214652.734690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214686.934066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 205726.564356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214656.472727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 212941.662921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214712.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 210680.967033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       214427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213388.021053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214366.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216607.216867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214736.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 211311.155340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215085.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 211782.876190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215550.929825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 207378.617021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214612.765957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213314.828877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215485.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 208502.574074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 231850.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 211101.161616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215693.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 209630.640777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215214.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 211154.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 216459.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213653.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215909.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 215862.904110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214203.713789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214763.723582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214652.734690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214686.934066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 205726.564356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214656.472727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 212941.662921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214712.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 210680.967033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       214427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213388.021053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214366.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216607.216867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214736.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 211311.155340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215085.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 211782.876190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215550.929825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 207378.617021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214612.765957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213314.828877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215485.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 208502.574074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 231850.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 211101.161616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215693.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 209630.640777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215214.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 211154.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 216459.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213653.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215909.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 215862.904110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214203.713789                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1130                       # Transaction distribution
system.membus.trans_dist::CleanEvict              253                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2293                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            582                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5945                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5847                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3883                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       695040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  695040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1517                       # Total snoops (count)
system.membus.snoop_fanout::samples             15752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15752                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25147107                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48650000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        82660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        27554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        31386                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            148                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             38406                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7902                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           600                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2947                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8343                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21048                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        35790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         2759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       999808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1264576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        82752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        45248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        68608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        87552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        46336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        95424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        44928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        33600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        29248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        84096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       112448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        47296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        87680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       161152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        64576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        89920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        39872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        94592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        48064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        57344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        37760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        95040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        40960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        35968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        33024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4115648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10780                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            51281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.531288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.980951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25182     49.11%     49.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8892     17.34%     66.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2887      5.63%     72.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1829      3.57%     75.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1443      2.81%     78.46% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1289      2.51%     80.97% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1232      2.40%     83.37% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1165      2.27%     85.64% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1135      2.21%     87.86% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1100      2.15%     90.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   992      1.93%     91.94% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   923      1.80%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   923      1.80%     95.54% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   849      1.66%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   876      1.71%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   564      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          165830687                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30376864                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          46795805                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3400231                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3843863                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3008737                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2395742                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3541875                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4419762                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3762598                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5180991                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1753797                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1757604                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3413449                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3755738                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4249706                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5359552                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3558023                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2972028                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          5715450                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          5172835                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3579174                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          4323309                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3755464                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4736898                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2592573                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2718313                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3802832                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4171776                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1658628                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1695233                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1803257                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1769417                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
