#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 23 15:50:32 2023
# Process ID: 16496
# Current directory: C:/Users/kbastola1/Desktop/Lab5/Lab5.runs/synth_1
# Command line: vivado.exe -log Lab5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5.tcl
# Log file: C:/Users/kbastola1/Desktop/Lab5/Lab5.runs/synth_1/Lab5.vds
# Journal file: C:/Users/kbastola1/Desktop/Lab5/Lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab5.tcl -notrace
Command: synth_design -top Lab5 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15716 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 563.352 ; gain = 184.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab5' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/new/Lab5.vhd:40]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd:34' bound to instance 'ff0' of component 'Counter' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/new/Lab5.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'FrequencyDivider' declared at 'C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/FrequencyDivider.vhd:35' bound to instance 'fd' of component 'FrequencyDivider' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FrequencyDivider' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/FrequencyDivider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FrequencyDivider' (1#1) [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/FrequencyDivider.vhd:40]
INFO: [Synth 8-3491] module 'Lab_4B' declared at 'C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Lab_4B.vhd:34' bound to instance 'ff0' of component 'Lab_4B' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd:63]
ERROR: [Synth 8-3493] module 'lab_4b' declared at 'C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Lab_4B.vhd:34' does not have matching formal port for component port 'reset' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd:63]
ERROR: [Synth 8-285] failed synthesizing module 'Counter' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/imports/new/Counter.vhd:42]
ERROR: [Synth 8-285] failed synthesizing module 'Lab5' [C:/Users/kbastola1/Desktop/Lab5/Lab5.srcs/sources_1/new/Lab5.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 626.441 ; gain = 247.813
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 15:50:42 2023...
