{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.648896,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.737222,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.121104,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.122199,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0327457,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.122199,
	"finish__design__instance__count__class:fill_cell": 88769,
	"finish__design__instance__area__class:fill_cell": 13738.6,
	"finish__design__instance__count__class:tap_cell": 2394,
	"finish__design__instance__area__class:tap_cell": 69.809,
	"finish__design__instance__count__class:tie_cell": 66,
	"finish__design__instance__area__class:tie_cell": 2.88684,
	"finish__design__instance__count__class:buffer": 2061,
	"finish__design__instance__area__class:buffer": 396.284,
	"finish__design__instance__count__class:clock_buffer": 129,
	"finish__design__instance__area__class:clock_buffer": 55.6956,
	"finish__design__instance__count__class:timing_repair_buffer": 74,
	"finish__design__instance__area__class:timing_repair_buffer": 10.1039,
	"finish__design__instance__count__class:inverter": 13848,
	"finish__design__instance__area__class:inverter": 659.628,
	"finish__design__instance__count__class:clock_inverter": 98,
	"finish__design__instance__area__class:clock_inverter": 21.3305,
	"finish__design__instance__count__class:sequential_cell": 4383,
	"finish__design__instance__area__class:sequential_cell": 1352.98,
	"finish__design__instance__count__class:multi_input_combinational_cell": 35480,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4286.35,
	"finish__design__instance__count": 147302,
	"finish__design__instance__area": 20593.7,
	"finish__timing__setup__tns": -360.21,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -58.9991,
	"finish__timing__hold__ws": 30.8347,
	"finish__clock__skew__setup": 39.9518,
	"finish__clock__skew__hold": 46.8308,
	"finish__timing__drv__max_slew_limit": -0.441348,
	"finish__timing__drv__max_slew": 40,
	"finish__timing__drv__max_cap_limit": 0.149268,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 23,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0490435,
	"finish__power__switching__total": 0.0549391,
	"finish__power__leakage__total": 4.85059e-06,
	"finish__power__total": 0.103987,
	"finish__design__io": 47,
	"finish__design__die__area": 21822.7,
	"finish__design__core__area": 20593.7,
	"finish__design__instance__count": 58533,
	"finish__design__instance__area": 6855.06,
	"finish__design__instance__count__stdcell": 58533,
	"finish__design__instance__area__stdcell": 6855.06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.332872,
	"finish__design__instance__utilization__stdcell": 0.332872,
	"finish__design__rows": 531,
	"finish__design__rows:asap7sc7p5t": 531,
	"finish__design__sites": 1412460,
	"finish__design__sites:asap7sc7p5t": 1412460,
	"finish__flow__warnings__count": 22,
	"finish__flow__errors__count": 0
}